// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Sun Apr 24 10:06:35 2022
// Host        : DESKTOP-95QVU9S running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               D:/Projects/femto/rtl/imp/integration/block_design/femto_bd/femto_bd_sim_netlist.v
// Design      : femto_bd
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* HW_HANDOFF = "femto_bd.hwdef" *) 
(* NotValidForBitStream *)
module femto_bd
   (pad_clk_0,
    pad_gpio_0,
    pad_qspi_csb_0,
    pad_qspi_sck_0,
    pad_qspi_sio_0,
    pad_rstn_0,
    pad_sram_addr_0,
    pad_sram_ce_bar_0,
    pad_sram_data_0,
    pad_sram_oe_bar_0,
    pad_sram_we_bar_0,
    pad_uart_rx_0,
    pad_uart_tx_0);
  input pad_clk_0;
  inout [3:0]pad_gpio_0;
  output pad_qspi_csb_0;
  output pad_qspi_sck_0;
  inout [3:0]pad_qspi_sio_0;
  input pad_rstn_0;
  output [18:0]pad_sram_addr_0;
  output pad_sram_ce_bar_0;
  inout [7:0]pad_sram_data_0;
  output pad_sram_oe_bar_0;
  output pad_sram_we_bar_0;
  input pad_uart_rx_0;
  output pad_uart_tx_0;

  wire [1:0]bus_bridge_0_p_ACC;
  wire [31:0]bus_bridge_0_p_RDATA;
  wire bus_bridge_0_p_REQ;
  wire bus_bridge_0_p_RESP;
  wire [31:0]bus_bridge_0_p_WDATA;
  wire bus_bridge_0_p_W_RB;
  wire [31:0]bus_bridge_0_p_addr;
  wire core_0_core_fault;
  wire [31:0]core_0_core_fault_pc;
  wire [1:0]core_0_d_ACC;
  wire [31:0]core_0_d_RDATA;
  wire core_0_d_REQ;
  wire core_0_d_RESP;
  wire [31:0]core_0_d_WDATA;
  wire core_0_d_W_RB;
  wire [31:0]core_0_dbus_addr;
  wire core_0_ext_int_handled;
  wire [1:0]core_0_i_ACC;
  wire [31:0]core_0_i_RDATA;
  wire core_0_i_REQ;
  wire core_0_i_RESP;
  wire [31:0]core_0_i_WDATA;
  wire core_0_i_W_RB;
  wire [31:0]core_0_ibus_addr;
  wire dbus_conn_0_bus_fault;
  wire [1:0]dbus_conn_0_d_bridge_ACC;
  wire [31:0]dbus_conn_0_d_bridge_ADDR;
  wire [31:0]dbus_conn_0_d_bridge_RDATA;
  wire dbus_conn_0_d_bridge_REQ;
  wire dbus_conn_0_d_bridge_RESP;
  wire [31:0]dbus_conn_0_d_bridge_WDATA;
  wire dbus_conn_0_d_bridge_W_RB;
  wire [1:0]dbus_conn_0_d_nor_ACC;
  wire [31:0]dbus_conn_0_d_nor_ADDR;
  wire [31:0]dbus_conn_0_d_nor_RDATA;
  wire dbus_conn_0_d_nor_REQ;
  wire dbus_conn_0_d_nor_RESP;
  wire [31:0]dbus_conn_0_d_nor_WDATA;
  wire dbus_conn_0_d_nor_W_RB;
  wire [1:0]dbus_conn_0_d_qspi_ACC;
  wire [31:0]dbus_conn_0_d_qspi_ADDR;
  wire [31:0]dbus_conn_0_d_qspi_RDATA;
  wire dbus_conn_0_d_qspi_REQ;
  wire dbus_conn_0_d_qspi_RESP;
  wire [31:0]dbus_conn_0_d_qspi_WDATA;
  wire dbus_conn_0_d_qspi_W_RB;
  wire [1:0]dbus_conn_0_d_rom_ACC;
  wire [31:0]dbus_conn_0_d_rom_ADDR;
  wire [31:0]dbus_conn_0_d_rom_RDATA;
  wire dbus_conn_0_d_rom_REQ;
  wire dbus_conn_0_d_rom_RESP;
  wire [31:0]dbus_conn_0_d_rom_WDATA;
  wire dbus_conn_0_d_rom_W_RB;
  wire [1:0]dbus_conn_0_d_sram_ACC;
  wire [31:0]dbus_conn_0_d_sram_ADDR;
  wire [31:0]dbus_conn_0_d_sram_RDATA;
  wire dbus_conn_0_d_sram_REQ;
  wire dbus_conn_0_d_sram_RESP;
  wire [31:0]dbus_conn_0_d_sram_WDATA;
  wire dbus_conn_0_d_sram_W_RB;
  wire [1:0]dbus_conn_0_d_tcm_ACC;
  wire [31:0]dbus_conn_0_d_tcm_ADDR;
  wire [31:0]dbus_conn_0_d_tcm_RDATA;
  wire dbus_conn_0_d_tcm_REQ;
  wire dbus_conn_0_d_tcm_RESP;
  wire [31:0]dbus_conn_0_d_tcm_WDATA;
  wire dbus_conn_0_d_tcm_W_RB;
  wire eic_wrapper_0_eic_fault;
  wire eic_wrapper_0_ext_int_trigger;
  wire fault_encoder_0_fault;
  wire [31:0]fault_encoder_0_fault1_ADDR;
  wire [7:0]fault_encoder_0_fault1_CAUSE;
  wire [3:0]gpio_wrapper_0_gpio_GPIO_DIN;
  wire [3:0]gpio_wrapper_0_gpio_GPIO_DIR;
  wire [3:0]gpio_wrapper_0_gpio_GPIO_DOUT;
  wire gpio_wrapper_0_gpio_fault;
  wire ibus_conn_0_bus_fault;
  wire [1:0]ibus_conn_0_i_nor_ACC;
  wire [31:0]ibus_conn_0_i_nor_ADDR;
  wire [31:0]ibus_conn_0_i_nor_RDATA;
  wire ibus_conn_0_i_nor_REQ;
  wire ibus_conn_0_i_nor_RESP;
  wire [31:0]ibus_conn_0_i_nor_WDATA;
  wire ibus_conn_0_i_nor_W_RB;
  wire [1:0]ibus_conn_0_i_rom_ACC;
  wire [31:0]ibus_conn_0_i_rom_ADDR;
  wire [31:0]ibus_conn_0_i_rom_RDATA;
  wire ibus_conn_0_i_rom_REQ;
  wire ibus_conn_0_i_rom_RESP;
  wire [31:0]ibus_conn_0_i_rom_WDATA;
  wire ibus_conn_0_i_rom_W_RB;
  wire [1:0]ibus_conn_0_i_sram_ACC;
  wire [31:0]ibus_conn_0_i_sram_ADDR;
  wire [31:0]ibus_conn_0_i_sram_RDATA;
  wire ibus_conn_0_i_sram_REQ;
  wire ibus_conn_0_i_sram_RESP;
  wire [31:0]ibus_conn_0_i_sram_WDATA;
  wire ibus_conn_0_i_sram_W_RB;
  wire [1:0]ibus_conn_0_i_tcm_ACC;
  wire [31:0]ibus_conn_0_i_tcm_ADDR;
  wire [31:0]ibus_conn_0_i_tcm_RDATA;
  wire ibus_conn_0_i_tcm_REQ;
  wire ibus_conn_0_i_tcm_RESP;
  wire [31:0]ibus_conn_0_i_tcm_WDATA;
  wire ibus_conn_0_i_tcm_W_RB;
  wire ioring_0_clk;
  wire ioring_0_rstn;
  wire [1:0]merger_0_o;
  wire pad_clk_0;
  wire [3:0]pad_gpio_0;
  wire pad_qspi_csb_0;
  wire pad_qspi_sck_0;
  wire [3:0]pad_qspi_sio_0;
  wire pad_rstn_0;
  wire [18:0]pad_sram_addr_0;
  wire pad_sram_ce_bar_0;
  wire [7:0]pad_sram_data_0;
  wire pad_sram_oe_bar_0;
  wire pad_sram_we_bar_0;
  wire pad_uart_rx_0;
  wire pad_uart_tx_0;
  wire pbus_conn_0_bus_fault;
  wire [1:0]pbus_conn_0_p_eic_ACC;
  wire [31:0]pbus_conn_0_p_eic_ADDR;
  wire [31:0]pbus_conn_0_p_eic_RDATA;
  wire pbus_conn_0_p_eic_REQ;
  wire pbus_conn_0_p_eic_RESP;
  wire [31:0]pbus_conn_0_p_eic_WDATA;
  wire pbus_conn_0_p_eic_W_RB;
  wire [1:0]pbus_conn_0_p_gpio_ACC;
  wire [31:0]pbus_conn_0_p_gpio_ADDR;
  wire [31:0]pbus_conn_0_p_gpio_RDATA;
  wire pbus_conn_0_p_gpio_REQ;
  wire pbus_conn_0_p_gpio_RESP;
  wire [31:0]pbus_conn_0_p_gpio_WDATA;
  wire pbus_conn_0_p_gpio_W_RB;
  wire [1:0]pbus_conn_0_p_rst_ACC;
  wire [31:0]pbus_conn_0_p_rst_ADDR;
  wire [31:0]pbus_conn_0_p_rst_RDATA;
  wire pbus_conn_0_p_rst_REQ;
  wire pbus_conn_0_p_rst_RESP;
  wire [31:0]pbus_conn_0_p_rst_WDATA;
  wire pbus_conn_0_p_rst_W_RB;
  wire [1:0]pbus_conn_0_p_tmr_ACC;
  wire [31:0]pbus_conn_0_p_tmr_ADDR;
  wire [31:0]pbus_conn_0_p_tmr_RDATA;
  wire pbus_conn_0_p_tmr_REQ;
  wire pbus_conn_0_p_tmr_RESP;
  wire [31:0]pbus_conn_0_p_tmr_WDATA;
  wire pbus_conn_0_p_tmr_W_RB;
  wire [1:0]pbus_conn_0_p_uart_ACC;
  wire [31:0]pbus_conn_0_p_uart_ADDR;
  wire [31:0]pbus_conn_0_p_uart_RDATA;
  wire pbus_conn_0_p_uart_REQ;
  wire pbus_conn_0_p_uart_RESP;
  wire [31:0]pbus_conn_0_p_uart_WDATA;
  wire pbus_conn_0_p_uart_W_RB;
  wire qspi_wrapper_0_nor_d_fault;
  wire qspi_wrapper_0_nor_i_fault;
  wire qspi_wrapper_0_qspi_CSb;
  wire [3:0]qspi_wrapper_0_qspi_DIR;
  wire qspi_wrapper_0_qspi_SCLK;
  wire [3:0]qspi_wrapper_0_qspi_SIN;
  wire [3:0]qspi_wrapper_0_qspi_SOUT;
  wire qspi_wrapper_0_qspi_fault;
  wire rom_wrapper_0_rom_d_fault;
  wire rom_wrapper_0_rom_i_fault;
  wire rst_wrapper_0_rst_fault;
  wire [9:0]rst_wrapper_0_rst_ob;
  wire splitter_0_o0;
  wire splitter_0_o1;
  wire splitter_0_o2;
  wire splitter_0_o3;
  wire splitter_0_o4;
  wire splitter_0_o5;
  wire splitter_0_o6;
  wire splitter_0_o7;
  wire splitter_0_o8;
  wire splitter_0_o9;
  wire [18:0]sram_wrapper_0_sram_ADDR;
  wire sram_wrapper_0_sram_CEb;
  wire [7:0]sram_wrapper_0_sram_DIN;
  wire [7:0]sram_wrapper_0_sram_DOUT;
  wire sram_wrapper_0_sram_OEb;
  wire sram_wrapper_0_sram_WEb;
  wire sram_wrapper_0_sram_W_RB;
  wire sram_wrapper_0_sram_d_fault;
  wire sram_wrapper_0_sram_i_fault;
  wire tcm_wrapper_0_tcm_d_fault;
  wire tcm_wrapper_0_tcm_i_fault;
  wire tmr_wrapper_0_interrupt;
  wire tmr_wrapper_0_tmr_fault;
  wire uart_wrapper_0_interrupt;
  wire uart_wrapper_0_uart_RX;
  wire uart_wrapper_0_uart_TX;
  wire uart_wrapper_0_uart_fault;

  (* CHECK_LICENSE_TYPE = "femto_bus_bridge_0_0,bus_bridge,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "bus_bridge,Vivado 2018.2" *) 
  femto_bd_femto_bus_bridge_0_0 bus_bridge_0
       (.clk(ioring_0_clk),
        .d_acc(dbus_conn_0_d_bridge_ACC),
        .d_addr(dbus_conn_0_d_bridge_ADDR),
        .d_rdata(dbus_conn_0_d_bridge_RDATA),
        .d_req(dbus_conn_0_d_bridge_REQ),
        .d_resp(dbus_conn_0_d_bridge_RESP),
        .d_w_rb(dbus_conn_0_d_bridge_W_RB),
        .d_wdata(dbus_conn_0_d_bridge_WDATA),
        .p_acc(bus_bridge_0_p_ACC),
        .p_addr(bus_bridge_0_p_addr),
        .p_rdata(bus_bridge_0_p_RDATA),
        .p_req(bus_bridge_0_p_REQ),
        .p_resp(bus_bridge_0_p_RESP),
        .p_w_rb(bus_bridge_0_p_W_RB),
        .p_wdata(bus_bridge_0_p_WDATA),
        .rstn(splitter_0_o9));
  (* CHECK_LICENSE_TYPE = "femto_core_0_0,core,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "core,Vivado 2018.2" *) 
  femto_bd_femto_core_0_0 core_0
       (.clk(ioring_0_clk),
        .core_fault(core_0_core_fault),
        .core_fault_pc(core_0_core_fault_pc),
        .dbus_acc(core_0_d_ACC),
        .dbus_addr(core_0_dbus_addr),
        .dbus_rdata(core_0_d_RDATA),
        .dbus_req(core_0_d_REQ),
        .dbus_resp(core_0_d_RESP),
        .dbus_w_rb(core_0_d_W_RB),
        .dbus_wdata(core_0_d_WDATA),
        .ext_int_handled(core_0_ext_int_handled),
        .ext_int_trigger(eic_wrapper_0_ext_int_trigger),
        .ibus_acc(core_0_i_ACC),
        .ibus_addr(core_0_ibus_addr),
        .ibus_rdata(core_0_i_RDATA),
        .ibus_req(core_0_i_REQ),
        .ibus_resp(core_0_i_RESP),
        .ibus_w_rb(core_0_i_W_RB),
        .ibus_wdata(core_0_i_WDATA),
        .rstn(splitter_0_o0));
  (* CHECK_LICENSE_TYPE = "femto_dbus_conn_0_0,dbus_conn,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "dbus_conn,Vivado 2018.2" *) 
  femto_bd_femto_dbus_conn_0_0 dbus_conn_0
       (.bus_fault(dbus_conn_0_bus_fault),
        .bus_halt(fault_encoder_0_fault),
        .m_acc(core_0_d_ACC),
        .m_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_rdata(core_0_d_RDATA),
        .m_req(core_0_d_REQ),
        .m_resp(core_0_d_RESP),
        .m_w_rb(core_0_d_W_RB),
        .m_wdata(core_0_d_WDATA),
        .s_bridge_acc(dbus_conn_0_d_bridge_ACC),
        .s_bridge_addr(dbus_conn_0_d_bridge_ADDR),
        .s_bridge_rdata(dbus_conn_0_d_bridge_RDATA),
        .s_bridge_req(dbus_conn_0_d_bridge_REQ),
        .s_bridge_resp(dbus_conn_0_d_bridge_RESP),
        .s_bridge_w_rb(dbus_conn_0_d_bridge_W_RB),
        .s_bridge_wdata(dbus_conn_0_d_bridge_WDATA),
        .s_nor_acc(dbus_conn_0_d_nor_ACC),
        .s_nor_addr(dbus_conn_0_d_nor_ADDR),
        .s_nor_rdata(dbus_conn_0_d_nor_RDATA),
        .s_nor_req(dbus_conn_0_d_nor_REQ),
        .s_nor_resp(dbus_conn_0_d_nor_RESP),
        .s_nor_w_rb(dbus_conn_0_d_nor_W_RB),
        .s_nor_wdata(dbus_conn_0_d_nor_WDATA),
        .s_qspi_acc(dbus_conn_0_d_qspi_ACC),
        .s_qspi_addr(dbus_conn_0_d_qspi_ADDR),
        .s_qspi_rdata(dbus_conn_0_d_qspi_RDATA),
        .s_qspi_req(dbus_conn_0_d_qspi_REQ),
        .s_qspi_resp(dbus_conn_0_d_qspi_RESP),
        .s_qspi_w_rb(dbus_conn_0_d_qspi_W_RB),
        .s_qspi_wdata(dbus_conn_0_d_qspi_WDATA),
        .s_rom_acc(dbus_conn_0_d_rom_ACC),
        .s_rom_addr(dbus_conn_0_d_rom_ADDR),
        .s_rom_rdata(dbus_conn_0_d_rom_RDATA),
        .s_rom_req(dbus_conn_0_d_rom_REQ),
        .s_rom_resp(dbus_conn_0_d_rom_RESP),
        .s_rom_w_rb(dbus_conn_0_d_rom_W_RB),
        .s_rom_wdata(dbus_conn_0_d_rom_WDATA),
        .s_sram_acc(dbus_conn_0_d_sram_ACC),
        .s_sram_addr(dbus_conn_0_d_sram_ADDR),
        .s_sram_rdata(dbus_conn_0_d_sram_RDATA),
        .s_sram_req(dbus_conn_0_d_sram_REQ),
        .s_sram_resp(dbus_conn_0_d_sram_RESP),
        .s_sram_w_rb(dbus_conn_0_d_sram_W_RB),
        .s_sram_wdata(dbus_conn_0_d_sram_WDATA),
        .s_tcm_acc(dbus_conn_0_d_tcm_ACC),
        .s_tcm_addr(dbus_conn_0_d_tcm_ADDR),
        .s_tcm_rdata(dbus_conn_0_d_tcm_RDATA),
        .s_tcm_req(dbus_conn_0_d_tcm_REQ),
        .s_tcm_resp(dbus_conn_0_d_tcm_RESP),
        .s_tcm_w_rb(dbus_conn_0_d_tcm_W_RB),
        .s_tcm_wdata(dbus_conn_0_d_tcm_WDATA));
  (* CHECK_LICENSE_TYPE = "femto_eic_wrapper_0_0,eic_wrapper,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "eic_wrapper,Vivado 2018.2" *) 
  femto_bd_femto_eic_wrapper_0_0 eic_wrapper_0
       (.clk(ioring_0_clk),
        .eic_fault(eic_wrapper_0_eic_fault),
        .ext_int_handled(core_0_ext_int_handled),
        .ext_int_src(merger_0_o),
        .ext_int_trigger(eic_wrapper_0_ext_int_trigger),
        .p_acc(pbus_conn_0_p_eic_ACC),
        .p_addr(pbus_conn_0_p_eic_ADDR),
        .p_rdata(pbus_conn_0_p_eic_RDATA),
        .p_req(pbus_conn_0_p_eic_REQ),
        .p_resp(pbus_conn_0_p_eic_RESP),
        .p_w_rb(pbus_conn_0_p_eic_W_RB),
        .p_wdata(pbus_conn_0_p_eic_WDATA),
        .rstn(splitter_0_o5));
  (* CHECK_LICENSE_TYPE = "femto_fault_encoder_0_0,fault_encoder,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "fault_encoder,Vivado 2018.2" *) 
  femto_bd_femto_fault_encoder_0_0 fault_encoder_0
       (.clk(ioring_0_clk),
        .core_fault(core_0_core_fault),
        .core_fault_pc(core_0_core_fault_pc),
        .dbus_addr(core_0_dbus_addr),
        .dbus_fault(dbus_conn_0_bus_fault),
        .eic_fault(eic_wrapper_0_eic_fault),
        .fault(fault_encoder_0_fault),
        .fault_addr(fault_encoder_0_fault1_ADDR),
        .fault_cause(fault_encoder_0_fault1_CAUSE),
        .gpio_fault(gpio_wrapper_0_gpio_fault),
        .ibus_addr(core_0_ibus_addr),
        .ibus_fault(ibus_conn_0_bus_fault),
        .nor_d_fault(qspi_wrapper_0_nor_d_fault),
        .nor_i_fault(qspi_wrapper_0_nor_i_fault),
        .pbus_addr(bus_bridge_0_p_addr),
        .pbus_fault(pbus_conn_0_bus_fault),
        .qspi_fault(qspi_wrapper_0_qspi_fault),
        .rom_d_fault(rom_wrapper_0_rom_d_fault),
        .rom_i_fault(rom_wrapper_0_rom_i_fault),
        .rst_fault(rst_wrapper_0_rst_fault),
        .rstn(splitter_0_o9),
        .sram_d_fault(sram_wrapper_0_sram_d_fault),
        .sram_i_fault(sram_wrapper_0_sram_i_fault),
        .tcm_d_fault(tcm_wrapper_0_tcm_d_fault),
        .tcm_i_fault(tcm_wrapper_0_tcm_i_fault),
        .tmr_fault(tmr_wrapper_0_tmr_fault),
        .uart_fault(uart_wrapper_0_uart_fault));
  (* CHECK_LICENSE_TYPE = "femto_gpio_wrapper_0_0,gpio_wrapper,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "gpio_wrapper,Vivado 2018.2" *) 
  femto_bd_femto_gpio_wrapper_0_0 gpio_wrapper_0
       (.clk(ioring_0_clk),
        .dir(gpio_wrapper_0_gpio_GPIO_DIR),
        .gpio_fault(gpio_wrapper_0_gpio_fault),
        .i(gpio_wrapper_0_gpio_GPIO_DIN),
        .o(gpio_wrapper_0_gpio_GPIO_DOUT),
        .p_acc(pbus_conn_0_p_gpio_ACC),
        .p_addr(pbus_conn_0_p_gpio_ADDR),
        .p_rdata(pbus_conn_0_p_gpio_RDATA),
        .p_req(pbus_conn_0_p_gpio_REQ),
        .p_resp(pbus_conn_0_p_gpio_RESP),
        .p_w_rb(pbus_conn_0_p_gpio_W_RB),
        .p_wdata(pbus_conn_0_p_gpio_WDATA),
        .rstn(splitter_0_o7));
  (* CHECK_LICENSE_TYPE = "femto_ibus_conn_0_0,ibus_conn,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "ibus_conn,Vivado 2018.2" *) 
  femto_bd_femto_ibus_conn_0_0 ibus_conn_0
       (.bus_fault(ibus_conn_0_bus_fault),
        .bus_halt(fault_encoder_0_fault),
        .m_acc(core_0_i_ACC),
        .m_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_rdata(core_0_i_RDATA),
        .m_req(core_0_i_REQ),
        .m_resp(core_0_i_RESP),
        .m_w_rb(core_0_i_W_RB),
        .m_wdata(core_0_i_WDATA),
        .s_nor_acc(ibus_conn_0_i_nor_ACC),
        .s_nor_addr(ibus_conn_0_i_nor_ADDR),
        .s_nor_rdata(ibus_conn_0_i_nor_RDATA),
        .s_nor_req(ibus_conn_0_i_nor_REQ),
        .s_nor_resp(ibus_conn_0_i_nor_RESP),
        .s_nor_w_rb(ibus_conn_0_i_nor_W_RB),
        .s_nor_wdata(ibus_conn_0_i_nor_WDATA),
        .s_rom_acc(ibus_conn_0_i_rom_ACC),
        .s_rom_addr(ibus_conn_0_i_rom_ADDR),
        .s_rom_rdata(ibus_conn_0_i_rom_RDATA),
        .s_rom_req(ibus_conn_0_i_rom_REQ),
        .s_rom_resp(ibus_conn_0_i_rom_RESP),
        .s_rom_w_rb(ibus_conn_0_i_rom_W_RB),
        .s_rom_wdata(ibus_conn_0_i_rom_WDATA),
        .s_sram_acc(ibus_conn_0_i_sram_ACC),
        .s_sram_addr(ibus_conn_0_i_sram_ADDR),
        .s_sram_rdata(ibus_conn_0_i_sram_RDATA),
        .s_sram_req(ibus_conn_0_i_sram_REQ),
        .s_sram_resp(ibus_conn_0_i_sram_RESP),
        .s_sram_w_rb(ibus_conn_0_i_sram_W_RB),
        .s_sram_wdata(ibus_conn_0_i_sram_WDATA),
        .s_tcm_acc(ibus_conn_0_i_tcm_ACC),
        .s_tcm_addr(ibus_conn_0_i_tcm_ADDR),
        .s_tcm_rdata(ibus_conn_0_i_tcm_RDATA),
        .s_tcm_req(ibus_conn_0_i_tcm_REQ),
        .s_tcm_resp(ibus_conn_0_i_tcm_RESP),
        .s_tcm_w_rb(ibus_conn_0_i_tcm_W_RB),
        .s_tcm_wdata(ibus_conn_0_i_tcm_WDATA));
  (* CHECK_LICENSE_TYPE = "femto_ioring_0_0,ioring,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "ioring,Vivado 2018.2" *) 
  femto_bd_femto_ioring_0_0 ioring_0
       (.clk(ioring_0_clk),
        .gpio_dir(gpio_wrapper_0_gpio_GPIO_DIR),
        .gpio_i(gpio_wrapper_0_gpio_GPIO_DIN),
        .gpio_o(gpio_wrapper_0_gpio_GPIO_DOUT),
        .pad_clk(pad_clk_0),
        .pad_gpio(pad_gpio_0),
        .pad_qspi_csb(pad_qspi_csb_0),
        .pad_qspi_sck(pad_qspi_sck_0),
        .pad_qspi_sio(pad_qspi_sio_0),
        .pad_rstn(pad_rstn_0),
        .pad_sram_addr(pad_sram_addr_0),
        .pad_sram_ce_bar(pad_sram_ce_bar_0),
        .pad_sram_data(pad_sram_data_0),
        .pad_sram_oe_bar(pad_sram_oe_bar_0),
        .pad_sram_we_bar(pad_sram_we_bar_0),
        .pad_uart_rx(pad_uart_rx_0),
        .pad_uart_tx(pad_uart_tx_0),
        .qspi_csb(qspi_wrapper_0_qspi_CSb),
        .qspi_dir(qspi_wrapper_0_qspi_DIR),
        .qspi_miso(qspi_wrapper_0_qspi_SIN),
        .qspi_mosi(qspi_wrapper_0_qspi_SOUT),
        .qspi_sclk(qspi_wrapper_0_qspi_SCLK),
        .rstn(ioring_0_rstn),
        .sram_addr(sram_wrapper_0_sram_ADDR),
        .sram_ce_bar(sram_wrapper_0_sram_CEb),
        .sram_data_dir(sram_wrapper_0_sram_W_RB),
        .sram_data_in(sram_wrapper_0_sram_DIN),
        .sram_data_out(sram_wrapper_0_sram_DOUT),
        .sram_oe_bar(sram_wrapper_0_sram_OEb),
        .sram_we_bar(sram_wrapper_0_sram_WEb),
        .uart_rx(uart_wrapper_0_uart_RX),
        .uart_tx(uart_wrapper_0_uart_TX));
  (* CHECK_LICENSE_TYPE = "femto_merger_0_0,merger,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "merger,Vivado 2018.2" *) 
  femto_bd_femto_merger_0_0 merger_0
       (.i0(tmr_wrapper_0_interrupt),
        .i1(uart_wrapper_0_interrupt),
        .o(merger_0_o));
  (* CHECK_LICENSE_TYPE = "femto_pbus_conn_0_0,pbus_conn,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "pbus_conn,Vivado 2018.2" *) 
  femto_bd_femto_pbus_conn_0_0 pbus_conn_0
       (.bus_fault(pbus_conn_0_bus_fault),
        .bus_halt(fault_encoder_0_fault),
        .m_acc(bus_bridge_0_p_ACC),
        .m_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_rdata(bus_bridge_0_p_RDATA),
        .m_req(bus_bridge_0_p_REQ),
        .m_resp(bus_bridge_0_p_RESP),
        .m_w_rb(bus_bridge_0_p_W_RB),
        .m_wdata(bus_bridge_0_p_WDATA),
        .s_eic_acc(pbus_conn_0_p_eic_ACC),
        .s_eic_addr(pbus_conn_0_p_eic_ADDR),
        .s_eic_rdata(pbus_conn_0_p_eic_RDATA),
        .s_eic_req(pbus_conn_0_p_eic_REQ),
        .s_eic_resp(pbus_conn_0_p_eic_RESP),
        .s_eic_w_rb(pbus_conn_0_p_eic_W_RB),
        .s_eic_wdata(pbus_conn_0_p_eic_WDATA),
        .s_gpio_acc(pbus_conn_0_p_gpio_ACC),
        .s_gpio_addr(pbus_conn_0_p_gpio_ADDR),
        .s_gpio_rdata(pbus_conn_0_p_gpio_RDATA),
        .s_gpio_req(pbus_conn_0_p_gpio_REQ),
        .s_gpio_resp(pbus_conn_0_p_gpio_RESP),
        .s_gpio_w_rb(pbus_conn_0_p_gpio_W_RB),
        .s_gpio_wdata(pbus_conn_0_p_gpio_WDATA),
        .s_rst_acc(pbus_conn_0_p_rst_ACC),
        .s_rst_addr(pbus_conn_0_p_rst_ADDR),
        .s_rst_rdata(pbus_conn_0_p_rst_RDATA),
        .s_rst_req(pbus_conn_0_p_rst_REQ),
        .s_rst_resp(pbus_conn_0_p_rst_RESP),
        .s_rst_w_rb(pbus_conn_0_p_rst_W_RB),
        .s_rst_wdata(pbus_conn_0_p_rst_WDATA),
        .s_tmr_acc(pbus_conn_0_p_tmr_ACC),
        .s_tmr_addr(pbus_conn_0_p_tmr_ADDR),
        .s_tmr_rdata(pbus_conn_0_p_tmr_RDATA),
        .s_tmr_req(pbus_conn_0_p_tmr_REQ),
        .s_tmr_resp(pbus_conn_0_p_tmr_RESP),
        .s_tmr_w_rb(pbus_conn_0_p_tmr_W_RB),
        .s_tmr_wdata(pbus_conn_0_p_tmr_WDATA),
        .s_uart_acc(pbus_conn_0_p_uart_ACC),
        .s_uart_addr(pbus_conn_0_p_uart_ADDR),
        .s_uart_rdata(pbus_conn_0_p_uart_RDATA),
        .s_uart_req(pbus_conn_0_p_uart_REQ),
        .s_uart_resp(pbus_conn_0_p_uart_RESP),
        .s_uart_w_rb(pbus_conn_0_p_uart_W_RB),
        .s_uart_wdata(pbus_conn_0_p_uart_WDATA));
  (* CHECK_LICENSE_TYPE = "femto_qspi_wrapper_0_0,qspi_wrapper,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "qspi_wrapper,Vivado 2018.2" *) 
  femto_bd_femto_qspi_wrapper_0_0 qspi_wrapper_0
       (.clk(ioring_0_clk),
        .nor_d_acc(dbus_conn_0_d_nor_ACC),
        .nor_d_addr(dbus_conn_0_d_nor_ADDR),
        .nor_d_fault(qspi_wrapper_0_nor_d_fault),
        .nor_d_rdata(dbus_conn_0_d_nor_RDATA),
        .nor_d_req(dbus_conn_0_d_nor_REQ),
        .nor_d_resp(dbus_conn_0_d_nor_RESP),
        .nor_d_w_rb(dbus_conn_0_d_nor_W_RB),
        .nor_d_wdata(dbus_conn_0_d_nor_WDATA),
        .nor_i_acc(ibus_conn_0_i_nor_ACC),
        .nor_i_addr(ibus_conn_0_i_nor_ADDR),
        .nor_i_fault(qspi_wrapper_0_nor_i_fault),
        .nor_i_rdata(ibus_conn_0_i_nor_RDATA),
        .nor_i_req(ibus_conn_0_i_nor_REQ),
        .nor_i_resp(ibus_conn_0_i_nor_RESP),
        .nor_i_w_rb(ibus_conn_0_i_nor_W_RB),
        .nor_i_wdata(ibus_conn_0_i_nor_WDATA),
        .qspi_d_acc(dbus_conn_0_d_qspi_ACC),
        .qspi_d_addr(dbus_conn_0_d_qspi_ADDR),
        .qspi_d_rdata(dbus_conn_0_d_qspi_RDATA),
        .qspi_d_req(dbus_conn_0_d_qspi_REQ),
        .qspi_d_resp(dbus_conn_0_d_qspi_RESP),
        .qspi_d_w_rb(dbus_conn_0_d_qspi_W_RB),
        .qspi_d_wdata(dbus_conn_0_d_qspi_WDATA),
        .qspi_fault(qspi_wrapper_0_qspi_fault),
        .rstn(splitter_0_o4),
        .spi_csb(qspi_wrapper_0_qspi_CSb),
        .spi_dir(qspi_wrapper_0_qspi_DIR),
        .spi_miso(qspi_wrapper_0_qspi_SIN),
        .spi_mosi(qspi_wrapper_0_qspi_SOUT),
        .spi_sclk(qspi_wrapper_0_qspi_SCLK));
  (* CHECK_LICENSE_TYPE = "femto_rom_wrapper_0_0,rom_wrapper,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "rom_wrapper,Vivado 2018.2" *) 
  femto_bd_femto_rom_wrapper_0_0 rom_wrapper_0
       (.clk(ioring_0_clk),
        .d_acc(dbus_conn_0_d_rom_ACC),
        .d_addr(dbus_conn_0_d_rom_ADDR),
        .d_rdata(dbus_conn_0_d_rom_RDATA),
        .d_req(dbus_conn_0_d_rom_REQ),
        .d_resp(dbus_conn_0_d_rom_RESP),
        .d_w_rb(dbus_conn_0_d_rom_W_RB),
        .d_wdata(dbus_conn_0_d_rom_WDATA),
        .i_acc(ibus_conn_0_i_rom_ACC),
        .i_addr(ibus_conn_0_i_rom_ADDR),
        .i_rdata(ibus_conn_0_i_rom_RDATA),
        .i_req(ibus_conn_0_i_rom_REQ),
        .i_resp(ibus_conn_0_i_rom_RESP),
        .i_w_rb(ibus_conn_0_i_rom_W_RB),
        .i_wdata(ibus_conn_0_i_rom_WDATA),
        .rom_d_fault(rom_wrapper_0_rom_d_fault),
        .rom_i_fault(rom_wrapper_0_rom_i_fault),
        .rstn(splitter_0_o1));
  (* CHECK_LICENSE_TYPE = "femto_rst_wrapper_0_0,rst_wrapper,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "rst_wrapper,Vivado 2018.2" *) 
  femto_bd_femto_rst_wrapper_0_0 rst_wrapper_0
       (.clk(ioring_0_clk),
        .p_acc(pbus_conn_0_p_rst_ACC),
        .p_addr(pbus_conn_0_p_rst_ADDR),
        .p_rdata(pbus_conn_0_p_rst_RDATA),
        .p_req(pbus_conn_0_p_rst_REQ),
        .p_resp(pbus_conn_0_p_rst_RESP),
        .p_w_rb(pbus_conn_0_p_rst_W_RB),
        .p_wdata(pbus_conn_0_p_rst_WDATA),
        .rst_fault(rst_wrapper_0_rst_fault),
        .rst_ib(ioring_0_rstn),
        .rst_ob(rst_wrapper_0_rst_ob),
        .soc_fault(1'b0),
        .soc_fault_addr(fault_encoder_0_fault1_ADDR),
        .soc_fault_cause(fault_encoder_0_fault1_CAUSE));
  (* CHECK_LICENSE_TYPE = "femto_splitter_0_0,splitter,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "splitter,Vivado 2018.2" *) 
  femto_bd_femto_splitter_0_0 splitter_0
       (.i(rst_wrapper_0_rst_ob),
        .o0(splitter_0_o0),
        .o1(splitter_0_o1),
        .o2(splitter_0_o2),
        .o3(splitter_0_o3),
        .o4(splitter_0_o4),
        .o5(splitter_0_o5),
        .o6(splitter_0_o6),
        .o7(splitter_0_o7),
        .o8(splitter_0_o8),
        .o9(splitter_0_o9));
  (* CHECK_LICENSE_TYPE = "femto_sram_wrapper_0_0,sram_wrapper,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "sram_wrapper,Vivado 2018.2" *) 
  femto_bd_femto_sram_wrapper_0_0 sram_wrapper_0
       (.clk(ioring_0_clk),
        .d_acc(dbus_conn_0_d_sram_ACC),
        .d_addr(dbus_conn_0_d_sram_ADDR),
        .d_rdata(dbus_conn_0_d_sram_RDATA),
        .d_req(dbus_conn_0_d_sram_REQ),
        .d_resp(dbus_conn_0_d_sram_RESP),
        .d_w_rb(dbus_conn_0_d_sram_W_RB),
        .d_wdata(dbus_conn_0_d_sram_WDATA),
        .i_acc(ibus_conn_0_i_sram_ACC),
        .i_addr(ibus_conn_0_i_sram_ADDR),
        .i_rdata(ibus_conn_0_i_sram_RDATA),
        .i_req(ibus_conn_0_i_sram_REQ),
        .i_resp(ibus_conn_0_i_sram_RESP),
        .i_w_rb(ibus_conn_0_i_sram_W_RB),
        .i_wdata(ibus_conn_0_i_sram_WDATA),
        .rstn(splitter_0_o3),
        .sram_addr(sram_wrapper_0_sram_ADDR),
        .sram_ce_bar(sram_wrapper_0_sram_CEb),
        .sram_d_fault(sram_wrapper_0_sram_d_fault),
        .sram_data_dir(sram_wrapper_0_sram_W_RB),
        .sram_data_in(sram_wrapper_0_sram_DIN),
        .sram_data_out(sram_wrapper_0_sram_DOUT),
        .sram_i_fault(sram_wrapper_0_sram_i_fault),
        .sram_oe_bar(sram_wrapper_0_sram_OEb),
        .sram_we_bar(sram_wrapper_0_sram_WEb));
  (* CHECK_LICENSE_TYPE = "femto_tcm_wrapper_0_0,tcm_wrapper,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "tcm_wrapper,Vivado 2018.2" *) 
  femto_bd_femto_tcm_wrapper_0_0 tcm_wrapper_0
       (.clk(ioring_0_clk),
        .d_acc(dbus_conn_0_d_tcm_ACC),
        .d_addr(dbus_conn_0_d_tcm_ADDR),
        .d_rdata(dbus_conn_0_d_tcm_RDATA),
        .d_req(dbus_conn_0_d_tcm_REQ),
        .d_resp(dbus_conn_0_d_tcm_RESP),
        .d_w_rb(dbus_conn_0_d_tcm_W_RB),
        .d_wdata(dbus_conn_0_d_tcm_WDATA),
        .i_acc(ibus_conn_0_i_tcm_ACC),
        .i_addr(ibus_conn_0_i_tcm_ADDR),
        .i_rdata(ibus_conn_0_i_tcm_RDATA),
        .i_req(ibus_conn_0_i_tcm_REQ),
        .i_resp(ibus_conn_0_i_tcm_RESP),
        .i_w_rb(ibus_conn_0_i_tcm_W_RB),
        .i_wdata(ibus_conn_0_i_tcm_WDATA),
        .rstn(splitter_0_o2),
        .tcm_d_fault(tcm_wrapper_0_tcm_d_fault),
        .tcm_i_fault(tcm_wrapper_0_tcm_i_fault));
  (* CHECK_LICENSE_TYPE = "femto_tmr_wrapper_0_0,tmr_wrapper,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "tmr_wrapper,Vivado 2018.2" *) 
  femto_bd_femto_tmr_wrapper_0_0 tmr_wrapper_0
       (.clk(ioring_0_clk),
        .interrupt(tmr_wrapper_0_interrupt),
        .p_acc(pbus_conn_0_p_tmr_ACC),
        .p_addr(pbus_conn_0_p_tmr_ADDR),
        .p_rdata(pbus_conn_0_p_tmr_RDATA),
        .p_req(pbus_conn_0_p_tmr_REQ),
        .p_resp(pbus_conn_0_p_tmr_RESP),
        .p_w_rb(pbus_conn_0_p_tmr_W_RB),
        .p_wdata(pbus_conn_0_p_tmr_WDATA),
        .rstn(splitter_0_o8),
        .tmr_fault(tmr_wrapper_0_tmr_fault));
  (* CHECK_LICENSE_TYPE = "femto_uart_wrapper_0_0,uart_wrapper,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "module_ref" *) 
  (* X_CORE_INFO = "uart_wrapper,Vivado 2018.2" *) 
  femto_bd_femto_uart_wrapper_0_0 uart_wrapper_0
       (.clk(ioring_0_clk),
        .interrupt(uart_wrapper_0_interrupt),
        .p_acc(pbus_conn_0_p_uart_ACC),
        .p_addr(pbus_conn_0_p_uart_ADDR),
        .p_rdata(pbus_conn_0_p_uart_RDATA),
        .p_req(pbus_conn_0_p_uart_REQ),
        .p_resp(pbus_conn_0_p_uart_RESP),
        .p_w_rb(pbus_conn_0_p_uart_W_RB),
        .p_wdata(pbus_conn_0_p_uart_WDATA),
        .rstn(splitter_0_o6),
        .rx(uart_wrapper_0_uart_RX),
        .tx(uart_wrapper_0_uart_TX),
        .uart_fault(uart_wrapper_0_uart_fault));
endmodule

(* ORIG_REF_NAME = "bus_bridge" *) 
module femto_bd_bus_bridge
   (d_rdata,
    p_addr,
    p_w_rb,
    p_acc,
    p_wdata,
    d_resp,
    p_req,
    rstn,
    p_rdata,
    clk,
    d_addr,
    d_w_rb,
    d_acc,
    d_wdata,
    d_req,
    p_resp);
  output [31:0]d_rdata;
  output [30:0]p_addr;
  output p_w_rb;
  output [1:0]p_acc;
  output [31:0]p_wdata;
  output d_resp;
  output p_req;
  input rstn;
  input [31:0]p_rdata;
  input clk;
  input [30:0]d_addr;
  input d_w_rb;
  input [1:0]d_acc;
  input [31:0]d_wdata;
  input d_req;
  input p_resp;

  wire clk;
  wire [1:0]d_acc;
  wire [30:0]d_addr;
  wire [31:0]d_rdata;
  wire d_req;
  wire d_resp;
  wire d_resp_i_1_n_0;
  wire d_w_rb;
  wire [31:0]d_wdata;
  wire [1:0]p_acc;
  wire [30:0]p_addr;
  wire [31:0]p_rdata;
  wire p_req;
  wire p_req_i_1_n_0;
  wire p_resp;
  wire p_w_rb;
  wire [31:0]p_wdata;
  wire rstn;

  FDRE \d_rdata_reg[0] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[0]),
        .Q(d_rdata[0]),
        .R(1'b0));
  FDRE \d_rdata_reg[10] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[10]),
        .Q(d_rdata[10]),
        .R(1'b0));
  FDRE \d_rdata_reg[11] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[11]),
        .Q(d_rdata[11]),
        .R(1'b0));
  FDRE \d_rdata_reg[12] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[12]),
        .Q(d_rdata[12]),
        .R(1'b0));
  FDRE \d_rdata_reg[13] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[13]),
        .Q(d_rdata[13]),
        .R(1'b0));
  FDRE \d_rdata_reg[14] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[14]),
        .Q(d_rdata[14]),
        .R(1'b0));
  FDRE \d_rdata_reg[15] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[15]),
        .Q(d_rdata[15]),
        .R(1'b0));
  FDRE \d_rdata_reg[16] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[16]),
        .Q(d_rdata[16]),
        .R(1'b0));
  FDRE \d_rdata_reg[17] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[17]),
        .Q(d_rdata[17]),
        .R(1'b0));
  FDRE \d_rdata_reg[18] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[18]),
        .Q(d_rdata[18]),
        .R(1'b0));
  FDRE \d_rdata_reg[19] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[19]),
        .Q(d_rdata[19]),
        .R(1'b0));
  FDRE \d_rdata_reg[1] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[1]),
        .Q(d_rdata[1]),
        .R(1'b0));
  FDRE \d_rdata_reg[20] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[20]),
        .Q(d_rdata[20]),
        .R(1'b0));
  FDRE \d_rdata_reg[21] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[21]),
        .Q(d_rdata[21]),
        .R(1'b0));
  FDRE \d_rdata_reg[22] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[22]),
        .Q(d_rdata[22]),
        .R(1'b0));
  FDRE \d_rdata_reg[23] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[23]),
        .Q(d_rdata[23]),
        .R(1'b0));
  FDRE \d_rdata_reg[24] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[24]),
        .Q(d_rdata[24]),
        .R(1'b0));
  FDRE \d_rdata_reg[25] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[25]),
        .Q(d_rdata[25]),
        .R(1'b0));
  FDRE \d_rdata_reg[26] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[26]),
        .Q(d_rdata[26]),
        .R(1'b0));
  FDRE \d_rdata_reg[27] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[27]),
        .Q(d_rdata[27]),
        .R(1'b0));
  FDRE \d_rdata_reg[28] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[28]),
        .Q(d_rdata[28]),
        .R(1'b0));
  FDRE \d_rdata_reg[29] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[29]),
        .Q(d_rdata[29]),
        .R(1'b0));
  FDRE \d_rdata_reg[2] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[2]),
        .Q(d_rdata[2]),
        .R(1'b0));
  FDRE \d_rdata_reg[30] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[30]),
        .Q(d_rdata[30]),
        .R(1'b0));
  FDRE \d_rdata_reg[31] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[31]),
        .Q(d_rdata[31]),
        .R(1'b0));
  FDRE \d_rdata_reg[3] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[3]),
        .Q(d_rdata[3]),
        .R(1'b0));
  FDRE \d_rdata_reg[4] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[4]),
        .Q(d_rdata[4]),
        .R(1'b0));
  FDRE \d_rdata_reg[5] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[5]),
        .Q(d_rdata[5]),
        .R(1'b0));
  FDRE \d_rdata_reg[6] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[6]),
        .Q(d_rdata[6]),
        .R(1'b0));
  FDRE \d_rdata_reg[7] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[7]),
        .Q(d_rdata[7]),
        .R(1'b0));
  FDRE \d_rdata_reg[8] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[8]),
        .Q(d_rdata[8]),
        .R(1'b0));
  FDRE \d_rdata_reg[9] 
       (.C(clk),
        .CE(rstn),
        .D(p_rdata[9]),
        .Q(d_rdata[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h8)) 
    d_resp_i_1
       (.I0(p_resp),
        .I1(rstn),
        .O(d_resp_i_1_n_0));
  FDRE d_resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(d_resp_i_1_n_0),
        .Q(d_resp),
        .R(1'b0));
  FDRE \p_acc_reg[0] 
       (.C(clk),
        .CE(rstn),
        .D(d_acc[0]),
        .Q(p_acc[0]),
        .R(1'b0));
  FDRE \p_acc_reg[1] 
       (.C(clk),
        .CE(rstn),
        .D(d_acc[1]),
        .Q(p_acc[1]),
        .R(1'b0));
  FDRE \p_addr_reg[0] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[0]),
        .Q(p_addr[0]),
        .R(1'b0));
  FDRE \p_addr_reg[10] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[10]),
        .Q(p_addr[10]),
        .R(1'b0));
  FDRE \p_addr_reg[11] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[11]),
        .Q(p_addr[11]),
        .R(1'b0));
  FDRE \p_addr_reg[12] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[12]),
        .Q(p_addr[12]),
        .R(1'b0));
  FDRE \p_addr_reg[13] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[13]),
        .Q(p_addr[13]),
        .R(1'b0));
  FDRE \p_addr_reg[14] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[14]),
        .Q(p_addr[14]),
        .R(1'b0));
  FDRE \p_addr_reg[15] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[15]),
        .Q(p_addr[15]),
        .R(1'b0));
  FDRE \p_addr_reg[16] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[16]),
        .Q(p_addr[16]),
        .R(1'b0));
  FDRE \p_addr_reg[17] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[17]),
        .Q(p_addr[17]),
        .R(1'b0));
  FDRE \p_addr_reg[18] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[18]),
        .Q(p_addr[18]),
        .R(1'b0));
  FDRE \p_addr_reg[19] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[19]),
        .Q(p_addr[19]),
        .R(1'b0));
  FDRE \p_addr_reg[1] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[1]),
        .Q(p_addr[1]),
        .R(1'b0));
  FDRE \p_addr_reg[20] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[20]),
        .Q(p_addr[20]),
        .R(1'b0));
  FDRE \p_addr_reg[21] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[21]),
        .Q(p_addr[21]),
        .R(1'b0));
  FDRE \p_addr_reg[22] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[22]),
        .Q(p_addr[22]),
        .R(1'b0));
  FDRE \p_addr_reg[23] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[23]),
        .Q(p_addr[23]),
        .R(1'b0));
  FDRE \p_addr_reg[24] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[24]),
        .Q(p_addr[24]),
        .R(1'b0));
  FDRE \p_addr_reg[25] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[25]),
        .Q(p_addr[25]),
        .R(1'b0));
  FDRE \p_addr_reg[26] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[26]),
        .Q(p_addr[26]),
        .R(1'b0));
  FDRE \p_addr_reg[27] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[27]),
        .Q(p_addr[27]),
        .R(1'b0));
  FDRE \p_addr_reg[28] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[28]),
        .Q(p_addr[28]),
        .R(1'b0));
  FDRE \p_addr_reg[29] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[29]),
        .Q(p_addr[29]),
        .R(1'b0));
  FDRE \p_addr_reg[2] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[2]),
        .Q(p_addr[2]),
        .R(1'b0));
  FDRE \p_addr_reg[30] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[30]),
        .Q(p_addr[30]),
        .R(1'b0));
  FDRE \p_addr_reg[3] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[3]),
        .Q(p_addr[3]),
        .R(1'b0));
  FDRE \p_addr_reg[4] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[4]),
        .Q(p_addr[4]),
        .R(1'b0));
  FDRE \p_addr_reg[5] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[5]),
        .Q(p_addr[5]),
        .R(1'b0));
  FDRE \p_addr_reg[6] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[6]),
        .Q(p_addr[6]),
        .R(1'b0));
  FDRE \p_addr_reg[7] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[7]),
        .Q(p_addr[7]),
        .R(1'b0));
  FDRE \p_addr_reg[8] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[8]),
        .Q(p_addr[8]),
        .R(1'b0));
  FDRE \p_addr_reg[9] 
       (.C(clk),
        .CE(rstn),
        .D(d_addr[9]),
        .Q(p_addr[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h8)) 
    p_req_i_1
       (.I0(d_req),
        .I1(rstn),
        .O(p_req_i_1_n_0));
  FDRE p_req_reg
       (.C(clk),
        .CE(1'b1),
        .D(p_req_i_1_n_0),
        .Q(p_req),
        .R(1'b0));
  FDRE p_w_rb_reg
       (.C(clk),
        .CE(rstn),
        .D(d_w_rb),
        .Q(p_w_rb),
        .R(1'b0));
  FDRE \p_wdata_reg[0] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[0]),
        .Q(p_wdata[0]),
        .R(1'b0));
  FDRE \p_wdata_reg[10] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[10]),
        .Q(p_wdata[10]),
        .R(1'b0));
  FDRE \p_wdata_reg[11] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[11]),
        .Q(p_wdata[11]),
        .R(1'b0));
  FDRE \p_wdata_reg[12] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[12]),
        .Q(p_wdata[12]),
        .R(1'b0));
  FDRE \p_wdata_reg[13] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[13]),
        .Q(p_wdata[13]),
        .R(1'b0));
  FDRE \p_wdata_reg[14] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[14]),
        .Q(p_wdata[14]),
        .R(1'b0));
  FDRE \p_wdata_reg[15] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[15]),
        .Q(p_wdata[15]),
        .R(1'b0));
  FDRE \p_wdata_reg[16] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[16]),
        .Q(p_wdata[16]),
        .R(1'b0));
  FDRE \p_wdata_reg[17] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[17]),
        .Q(p_wdata[17]),
        .R(1'b0));
  FDRE \p_wdata_reg[18] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[18]),
        .Q(p_wdata[18]),
        .R(1'b0));
  FDRE \p_wdata_reg[19] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[19]),
        .Q(p_wdata[19]),
        .R(1'b0));
  FDRE \p_wdata_reg[1] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[1]),
        .Q(p_wdata[1]),
        .R(1'b0));
  FDRE \p_wdata_reg[20] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[20]),
        .Q(p_wdata[20]),
        .R(1'b0));
  FDRE \p_wdata_reg[21] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[21]),
        .Q(p_wdata[21]),
        .R(1'b0));
  FDRE \p_wdata_reg[22] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[22]),
        .Q(p_wdata[22]),
        .R(1'b0));
  FDRE \p_wdata_reg[23] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[23]),
        .Q(p_wdata[23]),
        .R(1'b0));
  FDRE \p_wdata_reg[24] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[24]),
        .Q(p_wdata[24]),
        .R(1'b0));
  FDRE \p_wdata_reg[25] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[25]),
        .Q(p_wdata[25]),
        .R(1'b0));
  FDRE \p_wdata_reg[26] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[26]),
        .Q(p_wdata[26]),
        .R(1'b0));
  FDRE \p_wdata_reg[27] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[27]),
        .Q(p_wdata[27]),
        .R(1'b0));
  FDRE \p_wdata_reg[28] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[28]),
        .Q(p_wdata[28]),
        .R(1'b0));
  FDRE \p_wdata_reg[29] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[29]),
        .Q(p_wdata[29]),
        .R(1'b0));
  FDRE \p_wdata_reg[2] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[2]),
        .Q(p_wdata[2]),
        .R(1'b0));
  FDRE \p_wdata_reg[30] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[30]),
        .Q(p_wdata[30]),
        .R(1'b0));
  FDRE \p_wdata_reg[31] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[31]),
        .Q(p_wdata[31]),
        .R(1'b0));
  FDRE \p_wdata_reg[3] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[3]),
        .Q(p_wdata[3]),
        .R(1'b0));
  FDRE \p_wdata_reg[4] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[4]),
        .Q(p_wdata[4]),
        .R(1'b0));
  FDRE \p_wdata_reg[5] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[5]),
        .Q(p_wdata[5]),
        .R(1'b0));
  FDRE \p_wdata_reg[6] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[6]),
        .Q(p_wdata[6]),
        .R(1'b0));
  FDRE \p_wdata_reg[7] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[7]),
        .Q(p_wdata[7]),
        .R(1'b0));
  FDRE \p_wdata_reg[8] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[8]),
        .Q(p_wdata[8]),
        .R(1'b0));
  FDRE \p_wdata_reg[9] 
       (.C(clk),
        .CE(rstn),
        .D(d_wdata[9]),
        .Q(p_wdata[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bus_duplexer" *) 
module femto_bd_bus_duplexer
   (D,
    \d_reg[0] ,
    \cnt_reg[0] ,
    \rdata_reg[31] ,
    nor_d_resp,
    nor_i_resp,
    nor_d_fault,
    nor_i_fault,
    clk,
    Q,
    nor_d_addr,
    nor_d_req,
    nor_d_w_rb,
    nor_d_acc,
    nor_resp,
    nor_i_req,
    nor_i_addr,
    nor_i_acc,
    rstn,
    SR);
  output [25:0]D;
  output \d_reg[0] ;
  output \cnt_reg[0] ;
  output \rdata_reg[31] ;
  output nor_d_resp;
  output nor_i_resp;
  output nor_d_fault;
  output nor_i_fault;
  input clk;
  input [25:0]Q;
  input [23:0]nor_d_addr;
  input nor_d_req;
  input nor_d_w_rb;
  input [1:0]nor_d_acc;
  input nor_resp;
  input nor_i_req;
  input [23:0]nor_i_addr;
  input [1:0]nor_i_acc;
  input rstn;
  input [0:0]SR;

  wire [25:0]D;
  wire [25:0]Q;
  wire [0:0]SR;
  wire clk;
  wire \cnt_reg[0] ;
  wire d_access_ongoing;
  wire \d_reg[0] ;
  wire d_req_dff_n_30;
  wire d_req_info_dff_n_0;
  wire d_req_info_dff_n_1;
  wire d_req_info_dff_n_10;
  wire d_req_info_dff_n_11;
  wire d_req_info_dff_n_12;
  wire d_req_info_dff_n_13;
  wire d_req_info_dff_n_14;
  wire d_req_info_dff_n_15;
  wire d_req_info_dff_n_16;
  wire d_req_info_dff_n_17;
  wire d_req_info_dff_n_18;
  wire d_req_info_dff_n_19;
  wire d_req_info_dff_n_2;
  wire d_req_info_dff_n_20;
  wire d_req_info_dff_n_21;
  wire d_req_info_dff_n_22;
  wire d_req_info_dff_n_23;
  wire d_req_info_dff_n_24;
  wire d_req_info_dff_n_25;
  wire d_req_info_dff_n_26;
  wire d_req_info_dff_n_3;
  wire d_req_info_dff_n_4;
  wire d_req_info_dff_n_5;
  wire d_req_info_dff_n_6;
  wire d_req_info_dff_n_7;
  wire d_req_info_dff_n_8;
  wire d_req_info_dff_n_9;
  wire [1:0]i_req_acc;
  wire i_req_dff_n_1;
  wire i_req_dff_n_2;
  wire i_req_info_dff_n_0;
  wire i_req_info_dff_n_1;
  wire i_req_info_dff_n_10;
  wire i_req_info_dff_n_11;
  wire i_req_info_dff_n_12;
  wire i_req_info_dff_n_13;
  wire i_req_info_dff_n_14;
  wire i_req_info_dff_n_15;
  wire i_req_info_dff_n_16;
  wire i_req_info_dff_n_17;
  wire i_req_info_dff_n_18;
  wire i_req_info_dff_n_19;
  wire i_req_info_dff_n_2;
  wire i_req_info_dff_n_20;
  wire i_req_info_dff_n_21;
  wire i_req_info_dff_n_22;
  wire i_req_info_dff_n_23;
  wire i_req_info_dff_n_3;
  wire i_req_info_dff_n_4;
  wire i_req_info_dff_n_5;
  wire i_req_info_dff_n_6;
  wire i_req_info_dff_n_7;
  wire i_req_info_dff_n_8;
  wire i_req_info_dff_n_9;
  wire [1:0]next_state__0;
  wire [1:0]nor_d_acc;
  wire [23:0]nor_d_addr;
  wire nor_d_fault;
  wire nor_d_fault_INST_0_i_8_n_0;
  wire nor_d_req;
  wire nor_d_resp;
  wire nor_d_w_rb;
  wire [1:0]nor_i_acc;
  wire [23:0]nor_i_addr;
  wire nor_i_fault;
  wire nor_i_req;
  wire nor_i_resp;
  wire nor_resp;
  wire \rdata_reg[31] ;
  wire rstn;
  (* RTL_KEEP = "yes" *) wire [1:0]state;

  (* FSM_ENCODED_STATES = "D:10,iSTATE:00,I:01" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state__0[0]),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "D:10,iSTATE:00,I:01" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state__0[1]),
        .Q(state[1]),
        .R(SR));
  femto_bd_dff_4 d_req_dff
       (.D(D),
        .\FSM_sequential_state_reg[0] (next_state__0[0]),
        .\FSM_sequential_state_reg[0]_0 (nor_d_fault_INST_0_i_8_n_0),
        .Q(Q),
        .clk(clk),
        .\cnt_reg[0] (\cnt_reg[0] ),
        .d_access_ongoing(d_access_ongoing),
        .\d_reg[0]_0 (\d_reg[0] ),
        .\d_reg[0]_1 (d_req_dff_n_30),
        .\d_reg[0]_2 (i_req_dff_n_1),
        .\d_reg[0]_3 (i_req_dff_n_2),
        .\d_reg[33] (d_req_info_dff_n_24),
        .\d_reg[34] (d_req_info_dff_n_26),
        .\d_reg[35] (d_req_info_dff_n_25),
        .\d_reg[36] (d_req_info_dff_n_23),
        .\d_reg[57] ({i_req_info_dff_n_0,i_req_info_dff_n_1,i_req_info_dff_n_2,i_req_info_dff_n_3,i_req_info_dff_n_4,i_req_info_dff_n_5,i_req_info_dff_n_6,i_req_info_dff_n_7,i_req_info_dff_n_8,i_req_info_dff_n_9,i_req_info_dff_n_10,i_req_info_dff_n_11,i_req_info_dff_n_12,i_req_info_dff_n_13,i_req_info_dff_n_14,i_req_info_dff_n_15,i_req_info_dff_n_16,i_req_info_dff_n_17,i_req_info_dff_n_18,i_req_info_dff_n_19,i_req_info_dff_n_20,i_req_info_dff_n_21}),
        .\d_reg[58] ({d_req_info_dff_n_0,d_req_info_dff_n_1,d_req_info_dff_n_2,d_req_info_dff_n_3,d_req_info_dff_n_4,d_req_info_dff_n_5,d_req_info_dff_n_6,d_req_info_dff_n_7,d_req_info_dff_n_8,d_req_info_dff_n_9,d_req_info_dff_n_10,d_req_info_dff_n_11,d_req_info_dff_n_12,d_req_info_dff_n_13,d_req_info_dff_n_14,d_req_info_dff_n_15,d_req_info_dff_n_16,d_req_info_dff_n_17,d_req_info_dff_n_18,d_req_info_dff_n_19,d_req_info_dff_n_20,d_req_info_dff_n_21}),
        .next_state__0(next_state__0[1]),
        .nor_d_req(nor_d_req),
        .nor_i_req(nor_i_req),
        .nor_resp(nor_resp),
        .out(state),
        .\rdata_reg[31] (\rdata_reg[31] ),
        .resp_reg(d_req_info_dff_n_22),
        .rstn(rstn));
  femto_bd_dff__parameterized11 d_req_info_dff
       (.D({d_req_info_dff_n_0,d_req_info_dff_n_1,d_req_info_dff_n_2,d_req_info_dff_n_3,d_req_info_dff_n_4,d_req_info_dff_n_5,d_req_info_dff_n_6,d_req_info_dff_n_7,d_req_info_dff_n_8,d_req_info_dff_n_9,d_req_info_dff_n_10,d_req_info_dff_n_11,d_req_info_dff_n_12,d_req_info_dff_n_13,d_req_info_dff_n_14,d_req_info_dff_n_15,d_req_info_dff_n_16,d_req_info_dff_n_17,d_req_info_dff_n_18,d_req_info_dff_n_19,d_req_info_dff_n_20,d_req_info_dff_n_21}),
        .clk(clk),
        .\d_reg[0] (d_req_info_dff_n_22),
        .\d_reg[0]_0 (d_req_info_dff_n_24),
        .\d_reg[0]_1 (d_req_dff_n_30),
        .\d_reg[1] (d_req_info_dff_n_26),
        .\d_reg[2] (d_req_info_dff_n_25),
        .\d_reg[35]_0 ({i_req_info_dff_n_22,i_req_info_dff_n_23,i_req_acc}),
        .\d_reg[3] (d_req_info_dff_n_23),
        .next_state__0(next_state__0[1]),
        .nor_d_acc(nor_d_acc),
        .nor_d_addr(nor_d_addr),
        .nor_d_fault(nor_d_fault),
        .nor_d_req(nor_d_req),
        .nor_d_w_rb(nor_d_w_rb),
        .nor_i_fault(nor_i_fault));
  femto_bd_dff_5 i_req_dff
       (.D(next_state__0[1]),
        .\FSM_sequential_state_reg[0] (i_req_dff_n_2),
        .clk(clk),
        .d_access_ongoing(d_access_ongoing),
        .\d_reg[0]_0 (i_req_dff_n_1),
        .nor_d_req(nor_d_req),
        .nor_i_req(nor_i_req),
        .nor_resp(nor_resp),
        .out(state),
        .rstn(rstn));
  femto_bd_dff__parameterized10 i_req_info_dff
       (.D({i_req_info_dff_n_0,i_req_info_dff_n_1,i_req_info_dff_n_2,i_req_info_dff_n_3,i_req_info_dff_n_4,i_req_info_dff_n_5,i_req_info_dff_n_6,i_req_info_dff_n_7,i_req_info_dff_n_8,i_req_info_dff_n_9,i_req_info_dff_n_10,i_req_info_dff_n_11,i_req_info_dff_n_12,i_req_info_dff_n_13,i_req_info_dff_n_14,i_req_info_dff_n_15,i_req_info_dff_n_16,i_req_info_dff_n_17,i_req_info_dff_n_18,i_req_info_dff_n_19,i_req_info_dff_n_20,i_req_info_dff_n_21,i_req_info_dff_n_22,i_req_info_dff_n_23,i_req_acc}),
        .clk(clk),
        .nor_i_acc(nor_i_acc),
        .nor_i_addr(nor_i_addr),
        .nor_i_req(nor_i_req));
  LUT3 #(
    .INIT(8'hDF)) 
    nor_d_fault_INST_0_i_8
       (.I0(state[0]),
        .I1(state[1]),
        .I2(nor_resp),
        .O(nor_d_fault_INST_0_i_8_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    nor_d_resp_INST_0
       (.I0(nor_resp),
        .I1(state[1]),
        .I2(state[0]),
        .O(nor_d_resp));
  LUT3 #(
    .INIT(8'h20)) 
    nor_i_resp_INST_0
       (.I0(nor_resp),
        .I1(state[1]),
        .I2(state[0]),
        .O(nor_i_resp));
endmodule

(* ORIG_REF_NAME = "bus_duplexer" *) 
module femto_bd_bus_duplexer_11
   (\rdata_reg[0] ,
    resp_reg,
    tcm_d_fault,
    tcm_i_fault,
    \rdata_reg[0]_0 ,
    cell_addr,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[0]_3 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[23] ,
    \rdata_reg[23]_0 ,
    \rdata_reg[23]_1 ,
    \rdata_reg[23]_2 ,
    \rdata_reg[24] ,
    \rdata_reg[24]_0 ,
    \rdata_reg[24]_1 ,
    \rdata_reg[24]_2 ,
    p_0_in1_in,
    \rdata_reg[0]_4 ,
    E,
    d_resp,
    i_resp,
    A,
    \rdata_reg[30] ,
    clk,
    rstn,
    d_addr,
    d_req,
    d_w_rb,
    d_wdata,
    d_acc,
    resp,
    i_req,
    i_acc,
    i_addr,
    i_wdata);
  output \rdata_reg[0] ;
  output resp_reg;
  output tcm_d_fault;
  output tcm_i_fault;
  output \rdata_reg[0]_0 ;
  output [9:0]cell_addr;
  output \rdata_reg[0]_1 ;
  output \rdata_reg[0]_2 ;
  output \rdata_reg[0]_3 ;
  output \rdata_reg[15] ;
  output \rdata_reg[15]_0 ;
  output \rdata_reg[15]_1 ;
  output \rdata_reg[15]_2 ;
  output \rdata_reg[23] ;
  output \rdata_reg[23]_0 ;
  output \rdata_reg[23]_1 ;
  output \rdata_reg[23]_2 ;
  output \rdata_reg[24] ;
  output \rdata_reg[24]_0 ;
  output \rdata_reg[24]_1 ;
  output \rdata_reg[24]_2 ;
  output [31:0]p_0_in1_in;
  output \rdata_reg[0]_4 ;
  output [0:0]E;
  output d_resp;
  output i_resp;
  output [7:0]A;
  output [7:0]\rdata_reg[30] ;
  input clk;
  input rstn;
  input [11:0]d_addr;
  input d_req;
  input d_w_rb;
  input [31:0]d_wdata;
  input [1:0]d_acc;
  input resp;
  input i_req;
  input [1:0]i_acc;
  input [11:0]i_addr;
  input [31:0]i_wdata;

  wire [7:0]A;
  wire [0:0]E;
  wire [9:0]cell_addr;
  wire clk;
  wire [1:0]d_acc;
  wire [11:0]d_addr;
  wire d_req;
  wire [1:0]d_req_acc;
  wire d_req_dff_n_3;
  wire d_req_dff_n_4;
  wire d_req_dff_n_5;
  wire d_req_info_dff_n_62;
  wire d_req_info_dff_n_63;
  wire d_req_info_dff_n_66;
  wire d_resp;
  wire d_w_rb;
  wire [31:0]d_wdata;
  wire [1:0]i_acc;
  wire [11:0]i_addr;
  wire i_req;
  wire [1:0]i_req_acc;
  wire i_req_dff_n_0;
  wire i_req_dff_n_1;
  wire i_req_dff_n_2;
  wire i_req_dff_n_3;
  wire i_req_info_dff_n_0;
  wire i_req_info_dff_n_1;
  wire i_req_info_dff_n_10;
  wire i_req_info_dff_n_11;
  wire i_req_info_dff_n_12;
  wire i_req_info_dff_n_13;
  wire i_req_info_dff_n_14;
  wire i_req_info_dff_n_15;
  wire i_req_info_dff_n_18;
  wire i_req_info_dff_n_19;
  wire i_req_info_dff_n_20;
  wire i_req_info_dff_n_21;
  wire i_req_info_dff_n_22;
  wire i_req_info_dff_n_23;
  wire i_req_info_dff_n_24;
  wire i_req_info_dff_n_25;
  wire i_req_info_dff_n_26;
  wire i_req_info_dff_n_27;
  wire i_req_info_dff_n_28;
  wire i_req_info_dff_n_29;
  wire i_req_info_dff_n_3;
  wire i_req_info_dff_n_30;
  wire i_req_info_dff_n_31;
  wire i_req_info_dff_n_32;
  wire i_req_info_dff_n_33;
  wire i_req_info_dff_n_34;
  wire i_req_info_dff_n_35;
  wire i_req_info_dff_n_36;
  wire i_req_info_dff_n_37;
  wire i_req_info_dff_n_38;
  wire i_req_info_dff_n_39;
  wire i_req_info_dff_n_4;
  wire i_req_info_dff_n_40;
  wire i_req_info_dff_n_41;
  wire i_req_info_dff_n_42;
  wire i_req_info_dff_n_43;
  wire i_req_info_dff_n_44;
  wire i_req_info_dff_n_45;
  wire i_req_info_dff_n_46;
  wire i_req_info_dff_n_47;
  wire i_req_info_dff_n_48;
  wire i_req_info_dff_n_49;
  wire i_req_info_dff_n_5;
  wire i_req_info_dff_n_6;
  wire i_req_info_dff_n_7;
  wire i_req_info_dff_n_8;
  wire i_req_info_dff_n_9;
  wire i_resp;
  wire [31:0]i_wdata;
  wire [1:0]next_state__0;
  wire [31:0]p_0_in1_in;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[0]_3 ;
  wire \rdata_reg[0]_4 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[23]_1 ;
  wire \rdata_reg[23]_2 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[24]_1 ;
  wire \rdata_reg[24]_2 ;
  wire [7:0]\rdata_reg[30] ;
  wire resp;
  wire resp_reg;
  wire rstn;
  (* RTL_KEEP = "yes" *) wire [1:0]state;
  wire tcm_d_fault;
  wire tcm_i_fault;
  wire tcm_i_fault_INST_0_i_2_n_0;

  (* FSM_ENCODED_STATES = "D:10,iSTATE:00,I:01" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_dff_n_5),
        .Q(state[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "D:10,iSTATE:00,I:01" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_dff_n_4),
        .Q(state[1]),
        .R(1'b0));
  femto_bd_dff_12 d_req_dff
       (.E(E),
        .\FSM_sequential_state_reg[0] (d_req_dff_n_5),
        .\FSM_sequential_state_reg[1] (d_req_dff_n_4),
        .\FSM_sequential_state_reg[1]_0 (i_req_dff_n_1),
        .\FSM_sequential_state_reg[1]_1 (tcm_i_fault_INST_0_i_2_n_0),
        .Q(d_req_info_dff_n_66),
        .clk(clk),
        .\d_reg[0]_0 (i_req_dff_n_3),
        .\d_reg[0]_1 (i_req_dff_n_2),
        .d_req(d_req),
        .d_w_rb(d_w_rb),
        .i_req(i_req),
        .next_state__0(next_state__0),
        .out(state),
        .\rdata_reg[0] (d_req_dff_n_3),
        .resp(resp),
        .rstn(rstn));
  femto_bd_dff__parameterized11_13 d_req_info_dff
       (.A(A),
        .D({i_req_info_dff_n_4,i_req_info_dff_n_5,i_req_info_dff_n_6,i_req_info_dff_n_7,i_req_info_dff_n_8,i_req_info_dff_n_9,i_req_info_dff_n_10,i_req_info_dff_n_11,i_req_info_dff_n_12,i_req_info_dff_n_13,i_req_info_dff_n_14,i_req_info_dff_n_15,i_req_acc,i_req_info_dff_n_18,i_req_info_dff_n_19,i_req_info_dff_n_20,i_req_info_dff_n_21,i_req_info_dff_n_22,i_req_info_dff_n_23,i_req_info_dff_n_24,i_req_info_dff_n_25,i_req_info_dff_n_26,i_req_info_dff_n_27,i_req_info_dff_n_28,i_req_info_dff_n_29,i_req_info_dff_n_30,i_req_info_dff_n_31,i_req_info_dff_n_32,i_req_info_dff_n_33,i_req_info_dff_n_34,i_req_info_dff_n_35,i_req_info_dff_n_36,i_req_info_dff_n_37,i_req_info_dff_n_38,i_req_info_dff_n_39,i_req_info_dff_n_40,i_req_info_dff_n_41,i_req_info_dff_n_42,i_req_info_dff_n_43,i_req_info_dff_n_44,i_req_info_dff_n_45,i_req_info_dff_n_46,i_req_info_dff_n_47,i_req_info_dff_n_48,i_req_info_dff_n_49}),
        .\FSM_sequential_state_reg[1] (i_req_dff_n_1),
        .\FSM_sequential_state_reg[1]_0 (i_req_dff_n_0),
        .Q(d_req_info_dff_n_66),
        .cell_addr(cell_addr[7:0]),
        .clk(clk),
        .d_acc(d_acc),
        .d_addr(d_addr),
        .\d_reg[0]_0 (d_req_dff_n_3),
        .\d_reg[32]_0 (i_req_info_dff_n_1),
        .\d_reg[32]_1 (i_req_info_dff_n_0),
        .\d_reg[33]_0 (i_req_info_dff_n_3),
        .\d_reg[35]_0 (\rdata_reg[0] ),
        .\d_reg[36]_0 ({d_req_info_dff_n_62,d_req_info_dff_n_63,d_req_acc}),
        .d_req(d_req),
        .d_w_rb(d_w_rb),
        .d_wdata(d_wdata),
        .next_state__0(next_state__0),
        .p_0_in1_in(p_0_in1_in),
        .\rdata_reg[0] (\rdata_reg[0]_0 ),
        .\rdata_reg[0]_0 (\rdata_reg[0]_1 ),
        .\rdata_reg[0]_1 (\rdata_reg[0]_2 ),
        .\rdata_reg[0]_2 (\rdata_reg[0]_3 ),
        .\rdata_reg[0]_3 (\rdata_reg[0]_4 ),
        .\rdata_reg[15] (\rdata_reg[15] ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_0 ),
        .\rdata_reg[15]_1 (\rdata_reg[15]_1 ),
        .\rdata_reg[15]_2 (\rdata_reg[15]_2 ),
        .\rdata_reg[23] (\rdata_reg[23] ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_0 ),
        .\rdata_reg[23]_1 (\rdata_reg[23]_1 ),
        .\rdata_reg[23]_2 (\rdata_reg[23]_2 ),
        .\rdata_reg[24] (cell_addr[8]),
        .\rdata_reg[24]_0 (cell_addr[9]),
        .\rdata_reg[24]_1 (\rdata_reg[24] ),
        .\rdata_reg[24]_2 (\rdata_reg[24]_0 ),
        .\rdata_reg[24]_3 (\rdata_reg[24]_1 ),
        .\rdata_reg[24]_4 (\rdata_reg[24]_2 ),
        .\rdata_reg[30] (\rdata_reg[30] ),
        .resp_reg(resp_reg),
        .rstn(rstn),
        .tcm_d_fault(tcm_d_fault),
        .tcm_i_fault(tcm_i_fault));
  LUT3 #(
    .INIT(8'h08)) 
    d_resp_INST_0
       (.I0(resp),
        .I1(state[1]),
        .I2(state[0]),
        .O(d_resp));
  femto_bd_dff_14 i_req_dff
       (.\FSM_sequential_state_reg[0] (i_req_dff_n_2),
        .\FSM_sequential_state_reg[1] (i_req_dff_n_3),
        .clk(clk),
        .\d_reg[0]_0 (d_req_dff_n_3),
        .d_req(d_req),
        .i_req(i_req),
        .out(state),
        .\rdata_reg[0] (i_req_dff_n_0),
        .resp(resp),
        .resp_reg(i_req_dff_n_1),
        .rstn(rstn));
  femto_bd_dff__parameterized10_15 i_req_info_dff
       (.D({i_req_info_dff_n_4,i_req_info_dff_n_5,i_req_info_dff_n_6,i_req_info_dff_n_7,i_req_info_dff_n_8,i_req_info_dff_n_9,i_req_info_dff_n_10,i_req_info_dff_n_11,i_req_info_dff_n_12,i_req_info_dff_n_13,i_req_info_dff_n_14,i_req_info_dff_n_15,i_req_acc,i_req_info_dff_n_18,i_req_info_dff_n_19,i_req_info_dff_n_20,i_req_info_dff_n_21,i_req_info_dff_n_22,i_req_info_dff_n_23,i_req_info_dff_n_24,i_req_info_dff_n_25,i_req_info_dff_n_26,i_req_info_dff_n_27,i_req_info_dff_n_28,i_req_info_dff_n_29,i_req_info_dff_n_30,i_req_info_dff_n_31,i_req_info_dff_n_32,i_req_info_dff_n_33,i_req_info_dff_n_34,i_req_info_dff_n_35,i_req_info_dff_n_36,i_req_info_dff_n_37,i_req_info_dff_n_38,i_req_info_dff_n_39,i_req_info_dff_n_40,i_req_info_dff_n_41,i_req_info_dff_n_42,i_req_info_dff_n_43,i_req_info_dff_n_44,i_req_info_dff_n_45,i_req_info_dff_n_46,i_req_info_dff_n_47,i_req_info_dff_n_48,i_req_info_dff_n_49}),
        .\FSM_sequential_state_reg[1] (i_req_dff_n_0),
        .clk(clk),
        .\d_reg[0]_0 (d_req_dff_n_3),
        .\d_reg[36]_0 ({d_req_info_dff_n_62,d_req_info_dff_n_63,d_req_acc}),
        .i_acc(i_acc),
        .i_addr(i_addr),
        .i_req(i_req),
        .i_wdata(i_wdata),
        .\rdata_reg[0] (i_req_info_dff_n_1),
        .\rdata_reg[0]_0 (\rdata_reg[0] ),
        .\rdata_reg[16] (i_req_info_dff_n_0),
        .\rdata_reg[8] (i_req_info_dff_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    i_resp_INST_0
       (.I0(resp),
        .I1(state[0]),
        .I2(state[1]),
        .O(i_resp));
  LUT2 #(
    .INIT(4'hB)) 
    tcm_i_fault_INST_0_i_2
       (.I0(state[1]),
        .I1(state[0]),
        .O(tcm_i_fault_INST_0_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "bus_duplexer" *) 
module femto_bd_bus_duplexer_16
   (resp_reg,
    req,
    \rdata_reg[31] ,
    \rdata_reg[30] ,
    \rdata_reg[29] ,
    \rdata_reg[28] ,
    \rdata_reg[27] ,
    \rdata_reg[26] ,
    \rdata_reg[25] ,
    \rdata_reg[24] ,
    \rdata_reg[31]_0 ,
    rdata0,
    p_0_in,
    rom_d_fault,
    rom_i_fault,
    d_resp,
    i_resp,
    rstn,
    d_req,
    d_addr,
    clk,
    d_w_rb,
    i_req,
    resp,
    d_acc,
    i_acc,
    i_addr);
  output resp_reg;
  output req;
  output \rdata_reg[31] ;
  output \rdata_reg[30] ;
  output \rdata_reg[29] ;
  output \rdata_reg[28] ;
  output \rdata_reg[27] ;
  output \rdata_reg[26] ;
  output \rdata_reg[25] ;
  output \rdata_reg[24] ;
  output \rdata_reg[31]_0 ;
  output [7:0]rdata0;
  output [15:0]p_0_in;
  output rom_d_fault;
  output rom_i_fault;
  output d_resp;
  output i_resp;
  input rstn;
  input d_req;
  input [11:0]d_addr;
  input clk;
  input d_w_rb;
  input i_req;
  input resp;
  input [1:0]d_acc;
  input [1:0]i_acc;
  input [11:0]i_addr;

  wire clk;
  wire [1:0]d_acc;
  wire [11:0]d_addr;
  wire d_req;
  wire d_req_dff_n_0;
  wire d_req_dff_n_2;
  wire d_req_dff_n_3;
  wire d_resp;
  wire d_w_rb;
  wire [1:0]i_acc;
  wire [11:0]i_addr;
  wire i_req;
  wire [1:0]i_req_acc;
  wire i_req_dff_n_0;
  wire i_req_dff_n_3;
  wire i_req_dff_n_4;
  wire i_req_info_dff_n_0;
  wire i_req_info_dff_n_1;
  wire i_req_info_dff_n_10;
  wire i_req_info_dff_n_11;
  wire i_req_info_dff_n_2;
  wire i_req_info_dff_n_3;
  wire i_req_info_dff_n_4;
  wire i_req_info_dff_n_5;
  wire i_req_info_dff_n_6;
  wire i_req_info_dff_n_7;
  wire i_req_info_dff_n_8;
  wire i_req_info_dff_n_9;
  wire i_resp;
  wire [1:1]next_state__0;
  wire [15:0]p_0_in;
  wire [7:0]rdata0;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire req;
  wire resp;
  wire resp_reg;
  wire \rom_controller/invld ;
  wire rom_d_fault;
  wire rom_i_fault;
  wire rstn;
  (* RTL_KEEP = "yes" *) wire [1:0]state;

  (* FSM_ENCODED_STATES = "D:10,iSTATE:00,I:01" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_dff_n_0),
        .Q(state[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "D:10,iSTATE:00,I:01" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_dff_n_0),
        .Q(state[1]),
        .R(1'b0));
  femto_bd_dff_17 d_req_dff
       (.\FSM_sequential_state_reg[0] (d_req_dff_n_3),
        .\FSM_sequential_state_reg[1] (d_req_dff_n_0),
        .clk(clk),
        .\d_reg[0]_0 (i_req_dff_n_4),
        .d_req(d_req),
        .i_req(i_req),
        .next_state__0(next_state__0),
        .out(state),
        .\rdata_reg[23] (d_req_dff_n_2),
        .resp(resp),
        .rstn(rstn));
  femto_bd_dff__parameterized11_18 d_req_info_dff
       (.D({i_req_info_dff_n_0,i_req_info_dff_n_1,i_req_info_dff_n_2,i_req_info_dff_n_3,i_req_info_dff_n_4,i_req_info_dff_n_5,i_req_info_dff_n_6,i_req_info_dff_n_7,i_req_info_dff_n_8,i_req_info_dff_n_9,i_req_info_dff_n_10,i_req_info_dff_n_11,i_req_acc}),
        .\FSM_sequential_state_reg[1] (i_req_dff_n_3),
        .clk(clk),
        .d_acc(d_acc),
        .d_addr(d_addr),
        .d_req(d_req),
        .d_w_rb(d_w_rb),
        .invld(\rom_controller/invld ),
        .next_state__0(next_state__0),
        .p_0_in(p_0_in),
        .rdata0(rdata0),
        .\rdata_reg[24] (\rdata_reg[24] ),
        .\rdata_reg[25] (\rdata_reg[25] ),
        .\rdata_reg[26] (\rdata_reg[26] ),
        .\rdata_reg[27] (\rdata_reg[27] ),
        .\rdata_reg[28] (\rdata_reg[28] ),
        .\rdata_reg[29] (\rdata_reg[29] ),
        .\rdata_reg[30] (\rdata_reg[30] ),
        .\rdata_reg[31] (\rdata_reg[31] ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_0 ),
        .resp_reg(resp_reg),
        .resp_reg_0(req),
        .resp_reg_1(d_req_dff_n_2),
        .rom_d_fault(rom_d_fault),
        .rstn(rstn));
  LUT3 #(
    .INIT(8'h20)) 
    d_resp_INST_0
       (.I0(resp),
        .I1(state[0]),
        .I2(state[1]),
        .O(d_resp));
  femto_bd_dff_19 i_req_dff
       (.\FSM_sequential_state_reg[0] (i_req_dff_n_0),
        .\FSM_sequential_state_reg[0]_0 (d_req_dff_n_3),
        .\FSM_sequential_state_reg[1] (i_req_dff_n_4),
        .clk(clk),
        .d_req(d_req),
        .i_req(i_req),
        .invld(\rom_controller/invld ),
        .out(state),
        .\rdata_reg[31] (i_req_dff_n_3),
        .req(req),
        .resp(resp),
        .resp_reg(d_req_dff_n_2),
        .rom_i_fault(rom_i_fault),
        .rstn(rstn));
  femto_bd_dff__parameterized10_20 i_req_info_dff
       (.D({i_req_info_dff_n_0,i_req_info_dff_n_1,i_req_info_dff_n_2,i_req_info_dff_n_3,i_req_info_dff_n_4,i_req_info_dff_n_5,i_req_info_dff_n_6,i_req_info_dff_n_7,i_req_info_dff_n_8,i_req_info_dff_n_9,i_req_info_dff_n_10,i_req_info_dff_n_11,i_req_acc}),
        .clk(clk),
        .i_acc(i_acc),
        .i_addr(i_addr),
        .i_req(i_req));
  LUT3 #(
    .INIT(8'h20)) 
    i_resp_INST_0
       (.I0(resp),
        .I1(state[1]),
        .I2(state[0]),
        .O(i_resp));
endmodule

(* ORIG_REF_NAME = "bus_duplexer" *) 
module femto_bd_bus_duplexer_6
   (d_resp,
    sram_d_fault,
    \FSM_sequential_state_reg[1]_0 ,
    sram_i_fault,
    sram_addr,
    \d_reg[53] ,
    \d_reg[52] ,
    \d_reg[51] ,
    \d_reg[50] ,
    \d_reg[49] ,
    \d_reg[48] ,
    \d_reg[47] ,
    \d_reg[46] ,
    \d_reg[45] ,
    \d_reg[44] ,
    \d_reg[43] ,
    \d_reg[42] ,
    \d_reg[41] ,
    \d_reg[40] ,
    \d_reg[39] ,
    \d_reg[38] ,
    \d_reg[37] ,
    \d_reg[36] ,
    D,
    resp_reg,
    sram_data_out,
    offset_r0,
    \d_reg[34] ,
    i_resp,
    clk,
    resp,
    Q,
    \offset_r_reg[0] ,
    \d_reg[52]_0 ,
    d_addr,
    d_req,
    \d_reg[51]_0 ,
    \d_reg[50]_0 ,
    \d_reg[49]_0 ,
    \d_reg[48]_0 ,
    \d_reg[47]_0 ,
    \d_reg[46]_0 ,
    \d_reg[45]_0 ,
    \d_reg[44]_0 ,
    \d_reg[43]_0 ,
    \d_reg[42]_0 ,
    \d_reg[41]_0 ,
    \d_reg[40]_0 ,
    \d_reg[39]_0 ,
    \d_reg[38]_0 ,
    \d_reg[37]_0 ,
    \d_reg[36]_0 ,
    offset_r,
    \offset_r_reg[1] ,
    d_w_rb,
    d_acc,
    d_wdata,
    i_req,
    i_addr,
    i_acc,
    i_wdata,
    rstn);
  output d_resp;
  output sram_d_fault;
  output [0:0]\FSM_sequential_state_reg[1]_0 ;
  output sram_i_fault;
  output [18:0]sram_addr;
  output \d_reg[53] ;
  output \d_reg[52] ;
  output \d_reg[51] ;
  output \d_reg[50] ;
  output \d_reg[49] ;
  output \d_reg[48] ;
  output \d_reg[47] ;
  output \d_reg[46] ;
  output \d_reg[45] ;
  output \d_reg[44] ;
  output \d_reg[43] ;
  output \d_reg[42] ;
  output \d_reg[41] ;
  output \d_reg[40] ;
  output \d_reg[39] ;
  output \d_reg[38] ;
  output \d_reg[37] ;
  output \d_reg[36] ;
  output [36:0]D;
  output resp_reg;
  output [7:0]sram_data_out;
  output offset_r0;
  output [0:0]\d_reg[34] ;
  output i_resp;
  input clk;
  input resp;
  input [36:0]Q;
  input \offset_r_reg[0] ;
  input \d_reg[52]_0 ;
  input [18:0]d_addr;
  input d_req;
  input \d_reg[51]_0 ;
  input \d_reg[50]_0 ;
  input \d_reg[49]_0 ;
  input \d_reg[48]_0 ;
  input \d_reg[47]_0 ;
  input \d_reg[46]_0 ;
  input \d_reg[45]_0 ;
  input \d_reg[44]_0 ;
  input \d_reg[43]_0 ;
  input \d_reg[42]_0 ;
  input \d_reg[41]_0 ;
  input \d_reg[40]_0 ;
  input \d_reg[39]_0 ;
  input \d_reg[38]_0 ;
  input \d_reg[37]_0 ;
  input \d_reg[36]_0 ;
  input [1:0]offset_r;
  input \offset_r_reg[1] ;
  input d_w_rb;
  input [1:0]d_acc;
  input [31:0]d_wdata;
  input i_req;
  input [18:0]i_addr;
  input [1:0]i_acc;
  input [31:0]i_wdata;
  input rstn;

  wire [36:0]D;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [36:0]Q;
  wire clk;
  wire [1:0]d_acc;
  wire [18:0]d_addr;
  wire [0:0]\d_reg[34] ;
  wire \d_reg[36] ;
  wire \d_reg[36]_0 ;
  wire \d_reg[37] ;
  wire \d_reg[37]_0 ;
  wire \d_reg[38] ;
  wire \d_reg[38]_0 ;
  wire \d_reg[39] ;
  wire \d_reg[39]_0 ;
  wire \d_reg[40] ;
  wire \d_reg[40]_0 ;
  wire \d_reg[41] ;
  wire \d_reg[41]_0 ;
  wire \d_reg[42] ;
  wire \d_reg[42]_0 ;
  wire \d_reg[43] ;
  wire \d_reg[43]_0 ;
  wire \d_reg[44] ;
  wire \d_reg[44]_0 ;
  wire \d_reg[45] ;
  wire \d_reg[45]_0 ;
  wire \d_reg[46] ;
  wire \d_reg[46]_0 ;
  wire \d_reg[47] ;
  wire \d_reg[47]_0 ;
  wire \d_reg[48] ;
  wire \d_reg[48]_0 ;
  wire \d_reg[49] ;
  wire \d_reg[49]_0 ;
  wire \d_reg[50] ;
  wire \d_reg[50]_0 ;
  wire \d_reg[51] ;
  wire \d_reg[51]_0 ;
  wire \d_reg[52] ;
  wire \d_reg[52]_0 ;
  wire \d_reg[53] ;
  wire d_req;
  wire d_req_dff_n_1;
  wire d_req_dff_n_4;
  wire d_req_dff_n_5;
  wire d_req_dff_n_6;
  wire d_req_info_dff_n_84;
  wire d_resp;
  wire d_w_rb;
  wire [31:0]d_wdata;
  wire [1:0]i_acc;
  wire [18:0]i_addr;
  wire i_req;
  wire [1:0]i_req_acc;
  wire i_req_dff_n_0;
  wire i_req_dff_n_1;
  wire i_req_dff_n_2;
  wire i_req_dff_n_3;
  wire i_req_info_dff_n_0;
  wire i_req_info_dff_n_1;
  wire i_req_info_dff_n_10;
  wire i_req_info_dff_n_11;
  wire i_req_info_dff_n_12;
  wire i_req_info_dff_n_13;
  wire i_req_info_dff_n_14;
  wire i_req_info_dff_n_15;
  wire i_req_info_dff_n_16;
  wire i_req_info_dff_n_17;
  wire i_req_info_dff_n_18;
  wire i_req_info_dff_n_2;
  wire i_req_info_dff_n_21;
  wire i_req_info_dff_n_22;
  wire i_req_info_dff_n_23;
  wire i_req_info_dff_n_24;
  wire i_req_info_dff_n_25;
  wire i_req_info_dff_n_26;
  wire i_req_info_dff_n_27;
  wire i_req_info_dff_n_28;
  wire i_req_info_dff_n_29;
  wire i_req_info_dff_n_3;
  wire i_req_info_dff_n_30;
  wire i_req_info_dff_n_31;
  wire i_req_info_dff_n_32;
  wire i_req_info_dff_n_33;
  wire i_req_info_dff_n_34;
  wire i_req_info_dff_n_35;
  wire i_req_info_dff_n_36;
  wire i_req_info_dff_n_37;
  wire i_req_info_dff_n_38;
  wire i_req_info_dff_n_39;
  wire i_req_info_dff_n_4;
  wire i_req_info_dff_n_40;
  wire i_req_info_dff_n_41;
  wire i_req_info_dff_n_42;
  wire i_req_info_dff_n_43;
  wire i_req_info_dff_n_44;
  wire i_req_info_dff_n_45;
  wire i_req_info_dff_n_46;
  wire i_req_info_dff_n_47;
  wire i_req_info_dff_n_48;
  wire i_req_info_dff_n_49;
  wire i_req_info_dff_n_5;
  wire i_req_info_dff_n_50;
  wire i_req_info_dff_n_51;
  wire i_req_info_dff_n_52;
  wire i_req_info_dff_n_6;
  wire i_req_info_dff_n_7;
  wire i_req_info_dff_n_8;
  wire i_req_info_dff_n_9;
  wire i_resp;
  wire [31:0]i_wdata;
  wire [1:0]offset_r;
  wire offset_r0;
  wire \offset_r_reg[0] ;
  wire \offset_r_reg[1] ;
  wire resp;
  wire resp_reg;
  wire rstn;
  wire [18:0]sram_addr;
  wire sram_d_fault;
  wire [7:0]sram_data_out;
  wire sram_i_fault;
  wire sram_i_fault_INST_0_i_2_n_0;
  (* RTL_KEEP = "yes" *) wire [1:0]state;

  (* FSM_ENCODED_STATES = "D:10,iSTATE:00,I:01" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_dff_n_6),
        .Q(state[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "D:10,iSTATE:00,I:01" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_dff_n_5),
        .Q(state[1]),
        .R(1'b0));
  femto_bd_dff_7 d_req_dff
       (.\FSM_sequential_state_reg[0] (d_req_dff_n_6),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1]_0 ),
        .\FSM_sequential_state_reg[1]_0 (d_req_dff_n_5),
        .\FSM_sequential_state_reg[1]_1 (sram_i_fault_INST_0_i_2_n_0),
        .clk(clk),
        .\d_reg[0]_0 (i_req_dff_n_0),
        .\d_reg[0]_1 (i_req_dff_n_3),
        .\d_reg[33] (d_req_dff_n_1),
        .\d_reg[33]_0 (d_req_dff_n_4),
        .\d_reg[34] (d_req_info_dff_n_84),
        .d_req(d_req),
        .i_req(i_req),
        .out(state),
        .resp(resp),
        .resp_reg(i_req_dff_n_1),
        .rstn(rstn),
        .sram_d_fault(sram_d_fault),
        .sram_i_fault(sram_i_fault));
  femto_bd_dff__parameterized11_8 d_req_info_dff
       (.D({i_req_info_dff_n_0,i_req_info_dff_n_1,i_req_info_dff_n_2,i_req_info_dff_n_3,i_req_info_dff_n_4,i_req_info_dff_n_5,i_req_info_dff_n_6,i_req_info_dff_n_7,i_req_info_dff_n_8,i_req_info_dff_n_9,i_req_info_dff_n_10,i_req_info_dff_n_11,i_req_info_dff_n_12,i_req_info_dff_n_13,i_req_info_dff_n_14,i_req_info_dff_n_15,i_req_info_dff_n_16,i_req_info_dff_n_17,i_req_acc,i_req_info_dff_n_21,i_req_info_dff_n_22,i_req_info_dff_n_23,i_req_info_dff_n_24,i_req_info_dff_n_25,i_req_info_dff_n_26,i_req_info_dff_n_27,i_req_info_dff_n_28,i_req_info_dff_n_29,i_req_info_dff_n_30,i_req_info_dff_n_31,i_req_info_dff_n_32,i_req_info_dff_n_33,i_req_info_dff_n_34,i_req_info_dff_n_35,i_req_info_dff_n_36,i_req_info_dff_n_37,i_req_info_dff_n_38,i_req_info_dff_n_39,i_req_info_dff_n_40,i_req_info_dff_n_41,i_req_info_dff_n_42,i_req_info_dff_n_43,i_req_info_dff_n_44,i_req_info_dff_n_45,i_req_info_dff_n_46,i_req_info_dff_n_47,i_req_info_dff_n_48,i_req_info_dff_n_49,i_req_info_dff_n_50,i_req_info_dff_n_51,i_req_info_dff_n_52}),
        .\FSM_sequential_state_reg[0] (i_req_dff_n_2),
        .Q(Q),
        .clk(clk),
        .d_acc(d_acc),
        .d_addr(d_addr),
        .\d_reg[0]_0 (\FSM_sequential_state_reg[1]_0 ),
        .\d_reg[0]_1 (d_req_dff_n_4),
        .\d_reg[32]_0 (d_req_info_dff_n_84),
        .\d_reg[34]_0 (\d_reg[34] ),
        .\d_reg[34]_1 (i_req_info_dff_n_18),
        .\d_reg[36]_0 (\d_reg[36] ),
        .\d_reg[36]_1 (\d_reg[36]_0 ),
        .\d_reg[37]_0 (\d_reg[37] ),
        .\d_reg[37]_1 (\d_reg[37]_0 ),
        .\d_reg[38]_0 (\d_reg[38] ),
        .\d_reg[38]_1 (\d_reg[38]_0 ),
        .\d_reg[39]_0 (\d_reg[39] ),
        .\d_reg[39]_1 (\d_reg[39]_0 ),
        .\d_reg[40]_0 (\d_reg[40] ),
        .\d_reg[40]_1 (\d_reg[40]_0 ),
        .\d_reg[41]_0 (\d_reg[41] ),
        .\d_reg[41]_1 (\d_reg[41]_0 ),
        .\d_reg[42]_0 (\d_reg[42] ),
        .\d_reg[42]_1 (\d_reg[42]_0 ),
        .\d_reg[43]_0 (\d_reg[43] ),
        .\d_reg[43]_1 (\d_reg[43]_0 ),
        .\d_reg[44]_0 (\d_reg[44] ),
        .\d_reg[44]_1 (\d_reg[44]_0 ),
        .\d_reg[45]_0 (\d_reg[45] ),
        .\d_reg[45]_1 (\d_reg[45]_0 ),
        .\d_reg[46]_0 (\d_reg[46] ),
        .\d_reg[46]_1 (\d_reg[46]_0 ),
        .\d_reg[47]_0 (\d_reg[47] ),
        .\d_reg[47]_1 (\d_reg[47]_0 ),
        .\d_reg[48]_0 (\d_reg[48] ),
        .\d_reg[48]_1 (\d_reg[48]_0 ),
        .\d_reg[49]_0 (\d_reg[49] ),
        .\d_reg[49]_1 (\d_reg[49]_0 ),
        .\d_reg[50]_0 (\d_reg[50] ),
        .\d_reg[50]_1 (\d_reg[50]_0 ),
        .\d_reg[51]_0 (\d_reg[51] ),
        .\d_reg[51]_1 (\d_reg[51]_0 ),
        .\d_reg[52]_0 (\d_reg[52] ),
        .\d_reg[52]_1 (\d_reg[52]_0 ),
        .\d_reg[53]_0 (\d_reg[53] ),
        .\d_reg[53]_1 (D),
        .d_req(d_req),
        .d_w_rb(d_w_rb),
        .d_wdata(d_wdata),
        .offset_r(offset_r),
        .offset_r0(offset_r0),
        .\offset_r_reg[0] (\offset_r_reg[0] ),
        .\offset_r_reg[1] (\offset_r_reg[1] ),
        .resp_reg(resp_reg),
        .resp_reg_0(d_req_dff_n_1),
        .sram_addr(sram_addr),
        .sram_data_out(sram_data_out));
  LUT3 #(
    .INIT(8'h40)) 
    d_resp_INST_0
       (.I0(state[0]),
        .I1(state[1]),
        .I2(resp),
        .O(d_resp));
  femto_bd_dff_9 i_req_dff
       (.\FSM_sequential_state_reg[0] (i_req_dff_n_0),
        .\FSM_sequential_state_reg[1] (i_req_dff_n_3),
        .clk(clk),
        .\d_reg[33] (i_req_dff_n_1),
        .\d_reg[33]_0 (i_req_dff_n_2),
        .d_req(d_req),
        .i_req(i_req),
        .out(state),
        .resp(resp),
        .rstn(rstn));
  femto_bd_dff__parameterized10_10 i_req_info_dff
       (.D({i_req_info_dff_n_0,i_req_info_dff_n_1,i_req_info_dff_n_2,i_req_info_dff_n_3,i_req_info_dff_n_4,i_req_info_dff_n_5,i_req_info_dff_n_6,i_req_info_dff_n_7,i_req_info_dff_n_8,i_req_info_dff_n_9,i_req_info_dff_n_10,i_req_info_dff_n_11,i_req_info_dff_n_12,i_req_info_dff_n_13,i_req_info_dff_n_14,i_req_info_dff_n_15,i_req_info_dff_n_16,i_req_info_dff_n_17,i_req_info_dff_n_18,i_req_acc,i_req_info_dff_n_21,i_req_info_dff_n_22,i_req_info_dff_n_23,i_req_info_dff_n_24,i_req_info_dff_n_25,i_req_info_dff_n_26,i_req_info_dff_n_27,i_req_info_dff_n_28,i_req_info_dff_n_29,i_req_info_dff_n_30,i_req_info_dff_n_31,i_req_info_dff_n_32,i_req_info_dff_n_33,i_req_info_dff_n_34,i_req_info_dff_n_35,i_req_info_dff_n_36,i_req_info_dff_n_37,i_req_info_dff_n_38,i_req_info_dff_n_39,i_req_info_dff_n_40,i_req_info_dff_n_41,i_req_info_dff_n_42,i_req_info_dff_n_43,i_req_info_dff_n_44,i_req_info_dff_n_45,i_req_info_dff_n_46,i_req_info_dff_n_47,i_req_info_dff_n_48,i_req_info_dff_n_49,i_req_info_dff_n_50,i_req_info_dff_n_51,i_req_info_dff_n_52}),
        .clk(clk),
        .i_acc(i_acc),
        .i_addr(i_addr),
        .i_req(i_req),
        .i_wdata(i_wdata));
  LUT3 #(
    .INIT(8'h08)) 
    i_resp_INST_0
       (.I0(resp),
        .I1(state[0]),
        .I2(state[1]),
        .O(i_resp));
  LUT2 #(
    .INIT(4'hB)) 
    sram_i_fault_INST_0_i_2
       (.I0(state[1]),
        .I1(state[0]),
        .O(sram_i_fault_INST_0_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "core" *) 
module femto_bd_core
   (core_fault,
    \d_reg[0] ,
    ibus_addr,
    \d_reg[1] ,
    \STAGE2.TRAP.csr_reg[0][15]_0 ,
    \STAGE2.TRAP.csr_reg[0][16]_0 ,
    \STAGE2.TRAP.csr_reg[0][17]_0 ,
    \STAGE2.TRAP.csr_reg[0][18]_0 ,
    \STAGE2.TRAP.csr_reg[0][19]_0 ,
    \STAGE2.TRAP.csr_reg[0][20]_0 ,
    \STAGE2.TRAP.csr_reg[0][21]_0 ,
    \STAGE2.TRAP.csr_reg[0][22]_0 ,
    \STAGE2.TRAP.csr_reg[0][28]_0 ,
    \STAGE2.TRAP.csr_reg[0][29]_0 ,
    \STAGE2.TRAP.csr_reg[0][30]_0 ,
    \STAGE2.TRAP.csr_reg[0][31]_0 ,
    Q,
    \STAGE2.TRAP.csr_reg[0][27]_0 ,
    \STAGE2.TRAP.csr_reg[0][26]_0 ,
    \STAGE2.TRAP.csr_reg[0][25]_0 ,
    \STAGE2.TRAP.csr_reg[0][24]_0 ,
    \STAGE2.TRAP.csr_reg[0][23]_0 ,
    \STAGE2.TRAP.csr_reg[0][14]_0 ,
    \STAGE2.TRAP.csr_reg[0][13]_0 ,
    \STAGE2.TRAP.csr_reg[0][12]_0 ,
    \STAGE2.TRAP.csr_reg[0][10]_0 ,
    \STAGE2.TRAP.csr_reg[0][9]_0 ,
    \STAGE2.TRAP.csr_reg[0][8]_0 ,
    \STAGE2.TRAP.csr_reg[2][7]_0 ,
    \STAGE2.TRAP.csr_reg[0][6]_0 ,
    \STAGE2.TRAP.csr_reg[0][5]_0 ,
    \STAGE2.TRAP.csr_reg[0][4]_0 ,
    \STAGE2.TRAP.csr_reg[2][3]_0 ,
    \STAGE2.TRAP.csr_reg[0][2]_0 ,
    \STAGE2.TRAP.csr_reg[0][1]_0 ,
    \STAGE2.TRAP.csr_reg[0][0]_0 ,
    \STAGE2.TRAP.csr_reg[0][11]_0 ,
    core_fault_pc,
    ibus_acc,
    dbus_req,
    ext_int_handled,
    clk,
    rstn,
    ibus_resp,
    dbus_resp,
    ext_int_trigger,
    dbus_rdata,
    ibus_rdata);
  output core_fault;
  output \d_reg[0] ;
  output [31:0]ibus_addr;
  output \d_reg[1] ;
  output \STAGE2.TRAP.csr_reg[0][15]_0 ;
  output \STAGE2.TRAP.csr_reg[0][16]_0 ;
  output \STAGE2.TRAP.csr_reg[0][17]_0 ;
  output \STAGE2.TRAP.csr_reg[0][18]_0 ;
  output \STAGE2.TRAP.csr_reg[0][19]_0 ;
  output \STAGE2.TRAP.csr_reg[0][20]_0 ;
  output \STAGE2.TRAP.csr_reg[0][21]_0 ;
  output \STAGE2.TRAP.csr_reg[0][22]_0 ;
  output \STAGE2.TRAP.csr_reg[0][28]_0 ;
  output \STAGE2.TRAP.csr_reg[0][29]_0 ;
  output \STAGE2.TRAP.csr_reg[0][30]_0 ;
  output \STAGE2.TRAP.csr_reg[0][31]_0 ;
  output [34:0]Q;
  output \STAGE2.TRAP.csr_reg[0][27]_0 ;
  output \STAGE2.TRAP.csr_reg[0][26]_0 ;
  output \STAGE2.TRAP.csr_reg[0][25]_0 ;
  output \STAGE2.TRAP.csr_reg[0][24]_0 ;
  output \STAGE2.TRAP.csr_reg[0][23]_0 ;
  output \STAGE2.TRAP.csr_reg[0][14]_0 ;
  output \STAGE2.TRAP.csr_reg[0][13]_0 ;
  output \STAGE2.TRAP.csr_reg[0][12]_0 ;
  output \STAGE2.TRAP.csr_reg[0][10]_0 ;
  output \STAGE2.TRAP.csr_reg[0][9]_0 ;
  output \STAGE2.TRAP.csr_reg[0][8]_0 ;
  output \STAGE2.TRAP.csr_reg[2][7]_0 ;
  output \STAGE2.TRAP.csr_reg[0][6]_0 ;
  output \STAGE2.TRAP.csr_reg[0][5]_0 ;
  output \STAGE2.TRAP.csr_reg[0][4]_0 ;
  output \STAGE2.TRAP.csr_reg[2][3]_0 ;
  output \STAGE2.TRAP.csr_reg[0][2]_0 ;
  output \STAGE2.TRAP.csr_reg[0][1]_0 ;
  output \STAGE2.TRAP.csr_reg[0][0]_0 ;
  output \STAGE2.TRAP.csr_reg[0][11]_0 ;
  output [31:0]core_fault_pc;
  output [0:0]ibus_acc;
  output dbus_req;
  output ext_int_handled;
  input clk;
  input rstn;
  input ibus_resp;
  input dbus_resp;
  input ext_int_trigger;
  input [31:0]dbus_rdata;
  input [31:0]ibus_rdata;

  wire \BUS_REQ_CTRL.dbus_busy_post ;
  wire \BUS_REQ_CTRL.ibus_busy_post ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_0 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_1 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_10 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_11 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_12 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_13 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_14 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_15 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_16 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_17 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_18 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_19 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_2 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_20 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_21 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_22 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_23 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_24 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_25 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_3 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_4 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_5 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_6 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_7 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_8 ;
  wire \BUS_RESP_CTRL.dbus_resp_dff_n_9 ;
  wire \BUS_RESP_CTRL.i_req_not_cancelled ;
  wire \PIPELINE.pipeline_n_0 ;
  wire \PIPELINE.pipeline_n_10 ;
  wire \PIPELINE.pipeline_n_192 ;
  wire \PIPELINE.pipeline_n_193 ;
  wire \PIPELINE.pipeline_n_194 ;
  wire \PIPELINE.pipeline_n_195 ;
  wire \PIPELINE.pipeline_n_196 ;
  wire \PIPELINE.pipeline_n_197 ;
  wire \PIPELINE.pipeline_n_2 ;
  wire \PIPELINE.pipeline_n_200 ;
  wire \PIPELINE.pipeline_n_201 ;
  wire \PIPELINE.pipeline_n_202 ;
  wire \PIPELINE.pipeline_n_3 ;
  wire \PIPELINE.pipeline_n_4 ;
  wire \PIPELINE.pipeline_n_43 ;
  wire \PIPELINE.pipeline_n_44 ;
  wire \PIPELINE.pipeline_n_45 ;
  wire \PIPELINE.pipeline_n_46 ;
  wire \PIPELINE.pipeline_n_47 ;
  wire \PIPELINE.pipeline_n_48 ;
  wire \PIPELINE.pipeline_n_49 ;
  wire \PIPELINE.pipeline_n_5 ;
  wire \PIPELINE.pipeline_n_50 ;
  wire \PIPELINE.pipeline_n_51 ;
  wire \PIPELINE.pipeline_n_52 ;
  wire \PIPELINE.pipeline_n_53 ;
  wire \PIPELINE.pipeline_n_54 ;
  wire \PIPELINE.pipeline_n_55 ;
  wire \PIPELINE.pipeline_n_56 ;
  wire \PIPELINE.pipeline_n_57 ;
  wire \PIPELINE.pipeline_n_58 ;
  wire \PIPELINE.pipeline_n_59 ;
  wire \PIPELINE.pipeline_n_6 ;
  wire \PIPELINE.pipeline_n_60 ;
  wire \PIPELINE.pipeline_n_61 ;
  wire \PIPELINE.pipeline_n_62 ;
  wire \PIPELINE.pipeline_n_63 ;
  wire \PIPELINE.pipeline_n_64 ;
  wire \PIPELINE.pipeline_n_65 ;
  wire \PIPELINE.pipeline_n_66 ;
  wire \PIPELINE.pipeline_n_67 ;
  wire \PIPELINE.pipeline_n_68 ;
  wire \PIPELINE.pipeline_n_69 ;
  wire \PIPELINE.pipeline_n_7 ;
  wire \PIPELINE.pipeline_n_70 ;
  wire \PIPELINE.pipeline_n_71 ;
  wire \PIPELINE.pipeline_n_72 ;
  wire \PIPELINE.pipeline_n_73 ;
  wire \PIPELINE.pipeline_n_74 ;
  wire \PIPELINE.pipeline_n_75 ;
  wire \PIPELINE.pipeline_n_76 ;
  wire \PIPELINE.pipeline_n_77 ;
  wire \PIPELINE.pipeline_n_78 ;
  wire \PIPELINE.pipeline_n_79 ;
  wire \PIPELINE.pipeline_n_80 ;
  wire \PIPELINE.pipeline_n_81 ;
  wire \PIPELINE.plc_state_dff_n_0 ;
  wire \PIPELINE.plc_state_dff_n_4 ;
  wire \PIPELINE.plc_state_dff_n_5 ;
  wire \PIPELINE.plc_state_dff_n_6 ;
  wire \PIPELINE.plc_state_dff_n_7 ;
  wire \PIPELINE.plc_state_dff_n_72 ;
  wire \PIPELINE.plc_state_dff_n_73 ;
  wire \PIPELINE.plc_state_dff_n_74 ;
  wire [2:0]\PIPELINE.state ;
  wire \PREFETCHER.i_resp_16_32b ;
  wire [31:0]\PREFETCHER.if_next_pc ;
  wire [31:0]\PREFETCHER.if_next_pc0 ;
  wire \PREFETCHER.if_pc_dff_n_0 ;
  wire [31:0]\PREFETCHER.pf_next_req_addr ;
  wire [31:0]\PREFETCHER.pf_next_req_addr0 ;
  wire \PREFETCHER.prefetch_queue_n_1 ;
  wire \PREFETCHER.prefetch_queue_n_3 ;
  wire \PREFETCHER.prefetch_queue_n_4 ;
  wire \PREFETCHER.prefetch_queue_n_40 ;
  wire [34:0]Q;
  wire \STAGE1.regfile_n_0 ;
  wire \STAGE1.regfile_n_1 ;
  wire \STAGE1.regfile_n_10 ;
  wire \STAGE1.regfile_n_11 ;
  wire \STAGE1.regfile_n_12 ;
  wire \STAGE1.regfile_n_13 ;
  wire \STAGE1.regfile_n_14 ;
  wire \STAGE1.regfile_n_15 ;
  wire \STAGE1.regfile_n_16 ;
  wire \STAGE1.regfile_n_17 ;
  wire \STAGE1.regfile_n_18 ;
  wire \STAGE1.regfile_n_19 ;
  wire \STAGE1.regfile_n_2 ;
  wire \STAGE1.regfile_n_20 ;
  wire \STAGE1.regfile_n_21 ;
  wire \STAGE1.regfile_n_22 ;
  wire \STAGE1.regfile_n_23 ;
  wire \STAGE1.regfile_n_24 ;
  wire \STAGE1.regfile_n_25 ;
  wire \STAGE1.regfile_n_26 ;
  wire \STAGE1.regfile_n_27 ;
  wire \STAGE1.regfile_n_28 ;
  wire \STAGE1.regfile_n_29 ;
  wire \STAGE1.regfile_n_3 ;
  wire \STAGE1.regfile_n_30 ;
  wire \STAGE1.regfile_n_31 ;
  wire \STAGE1.regfile_n_32 ;
  wire \STAGE1.regfile_n_33 ;
  wire \STAGE1.regfile_n_34 ;
  wire \STAGE1.regfile_n_35 ;
  wire \STAGE1.regfile_n_36 ;
  wire \STAGE1.regfile_n_37 ;
  wire \STAGE1.regfile_n_38 ;
  wire \STAGE1.regfile_n_39 ;
  wire \STAGE1.regfile_n_4 ;
  wire \STAGE1.regfile_n_40 ;
  wire \STAGE1.regfile_n_41 ;
  wire \STAGE1.regfile_n_42 ;
  wire \STAGE1.regfile_n_43 ;
  wire \STAGE1.regfile_n_44 ;
  wire \STAGE1.regfile_n_45 ;
  wire \STAGE1.regfile_n_46 ;
  wire \STAGE1.regfile_n_47 ;
  wire \STAGE1.regfile_n_48 ;
  wire \STAGE1.regfile_n_49 ;
  wire \STAGE1.regfile_n_5 ;
  wire \STAGE1.regfile_n_50 ;
  wire \STAGE1.regfile_n_51 ;
  wire \STAGE1.regfile_n_52 ;
  wire \STAGE1.regfile_n_53 ;
  wire \STAGE1.regfile_n_54 ;
  wire \STAGE1.regfile_n_55 ;
  wire \STAGE1.regfile_n_56 ;
  wire \STAGE1.regfile_n_57 ;
  wire \STAGE1.regfile_n_58 ;
  wire \STAGE1.regfile_n_59 ;
  wire \STAGE1.regfile_n_6 ;
  wire \STAGE1.regfile_n_60 ;
  wire \STAGE1.regfile_n_61 ;
  wire \STAGE1.regfile_n_62 ;
  wire \STAGE1.regfile_n_63 ;
  wire \STAGE1.regfile_n_64 ;
  wire \STAGE1.regfile_n_65 ;
  wire \STAGE1.regfile_n_66 ;
  wire \STAGE1.regfile_n_67 ;
  wire \STAGE1.regfile_n_68 ;
  wire \STAGE1.regfile_n_69 ;
  wire \STAGE1.regfile_n_7 ;
  wire \STAGE1.regfile_n_70 ;
  wire \STAGE1.regfile_n_71 ;
  wire \STAGE1.regfile_n_72 ;
  wire \STAGE1.regfile_n_73 ;
  wire \STAGE1.regfile_n_74 ;
  wire \STAGE1.regfile_n_75 ;
  wire \STAGE1.regfile_n_76 ;
  wire \STAGE1.regfile_n_8 ;
  wire \STAGE1.regfile_n_9 ;
  wire \STAGE1.s1_d_req_w_rb ;
  wire \STAGE2.TRAP.csr_reg[0][0]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][10]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][11]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][12]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][13]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][14]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][15]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][16]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][17]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][18]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][19]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][1]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][20]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][21]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][22]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][23]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][24]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][25]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][26]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][27]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][28]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][29]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][2]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][30]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][31]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][4]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][5]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][6]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][8]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][9]_0 ;
  wire [31:0]\STAGE2.TRAP.csr_reg[1]__0 ;
  wire \STAGE2.TRAP.csr_reg[2][3]_0 ;
  wire \STAGE2.TRAP.csr_reg[2][7]_0 ;
  wire [31:0]\STAGE2.TRAP.csr_reg[2]__0 ;
  wire [31:0]\STAGE2.TRAP.csr_reg[3]__0 ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][0] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][10] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][11] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][12] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][13] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][14] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][15] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][16] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][17] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][18] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][19] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][1] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][20] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][21] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][22] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][23] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][24] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][25] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][26] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][27] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][28] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][29] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][2] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][30] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][31] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][4] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][5] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][6] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][8] ;
  wire \STAGE2.TRAP.csr_reg_n_0_[0][9] ;
  wire \STAGE2.s2_op_dff_n_100 ;
  wire \STAGE2.s2_op_dff_n_101 ;
  wire \STAGE2.s2_op_dff_n_102 ;
  wire \STAGE2.s2_op_dff_n_103 ;
  wire \STAGE2.s2_op_dff_n_104 ;
  wire \STAGE2.s2_op_dff_n_105 ;
  wire \STAGE2.s2_op_dff_n_106 ;
  wire \STAGE2.s2_op_dff_n_107 ;
  wire \STAGE2.s2_op_dff_n_108 ;
  wire \STAGE2.s2_op_dff_n_109 ;
  wire \STAGE2.s2_op_dff_n_110 ;
  wire \STAGE2.s2_op_dff_n_111 ;
  wire \STAGE2.s2_op_dff_n_112 ;
  wire \STAGE2.s2_op_dff_n_113 ;
  wire \STAGE2.s2_op_dff_n_114 ;
  wire \STAGE2.s2_op_dff_n_115 ;
  wire \STAGE2.s2_op_dff_n_116 ;
  wire \STAGE2.s2_op_dff_n_117 ;
  wire \STAGE2.s2_op_dff_n_118 ;
  wire \STAGE2.s2_op_dff_n_119 ;
  wire \STAGE2.s2_op_dff_n_120 ;
  wire \STAGE2.s2_op_dff_n_121 ;
  wire \STAGE2.s2_op_dff_n_122 ;
  wire \STAGE2.s2_op_dff_n_123 ;
  wire \STAGE2.s2_op_dff_n_124 ;
  wire \STAGE2.s2_op_dff_n_125 ;
  wire \STAGE2.s2_op_dff_n_126 ;
  wire \STAGE2.s2_op_dff_n_127 ;
  wire \STAGE2.s2_op_dff_n_128 ;
  wire \STAGE2.s2_op_dff_n_129 ;
  wire \STAGE2.s2_op_dff_n_130 ;
  wire \STAGE2.s2_op_dff_n_131 ;
  wire \STAGE2.s2_op_dff_n_132 ;
  wire \STAGE2.s2_op_dff_n_133 ;
  wire \STAGE2.s2_op_dff_n_134 ;
  wire \STAGE2.s2_op_dff_n_135 ;
  wire \STAGE2.s2_op_dff_n_136 ;
  wire \STAGE2.s2_op_dff_n_137 ;
  wire \STAGE2.s2_op_dff_n_138 ;
  wire \STAGE2.s2_op_dff_n_139 ;
  wire \STAGE2.s2_op_dff_n_140 ;
  wire \STAGE2.s2_op_dff_n_141 ;
  wire \STAGE2.s2_op_dff_n_142 ;
  wire \STAGE2.s2_op_dff_n_143 ;
  wire \STAGE2.s2_op_dff_n_144 ;
  wire \STAGE2.s2_op_dff_n_145 ;
  wire \STAGE2.s2_op_dff_n_146 ;
  wire \STAGE2.s2_op_dff_n_147 ;
  wire \STAGE2.s2_op_dff_n_148 ;
  wire \STAGE2.s2_op_dff_n_149 ;
  wire \STAGE2.s2_op_dff_n_150 ;
  wire \STAGE2.s2_op_dff_n_151 ;
  wire \STAGE2.s2_op_dff_n_152 ;
  wire \STAGE2.s2_op_dff_n_153 ;
  wire \STAGE2.s2_op_dff_n_154 ;
  wire \STAGE2.s2_op_dff_n_155 ;
  wire \STAGE2.s2_op_dff_n_156 ;
  wire \STAGE2.s2_op_dff_n_157 ;
  wire \STAGE2.s2_op_dff_n_158 ;
  wire \STAGE2.s2_op_dff_n_159 ;
  wire \STAGE2.s2_op_dff_n_160 ;
  wire \STAGE2.s2_op_dff_n_161 ;
  wire \STAGE2.s2_op_dff_n_162 ;
  wire \STAGE2.s2_op_dff_n_163 ;
  wire \STAGE2.s2_op_dff_n_164 ;
  wire \STAGE2.s2_op_dff_n_165 ;
  wire \STAGE2.s2_op_dff_n_166 ;
  wire \STAGE2.s2_op_dff_n_167 ;
  wire \STAGE2.s2_op_dff_n_168 ;
  wire \STAGE2.s2_op_dff_n_170 ;
  wire \STAGE2.s2_op_dff_n_171 ;
  wire \STAGE2.s2_op_dff_n_172 ;
  wire \STAGE2.s2_op_dff_n_173 ;
  wire \STAGE2.s2_op_dff_n_174 ;
  wire \STAGE2.s2_op_dff_n_175 ;
  wire \STAGE2.s2_op_dff_n_176 ;
  wire \STAGE2.s2_op_dff_n_177 ;
  wire \STAGE2.s2_op_dff_n_178 ;
  wire \STAGE2.s2_op_dff_n_179 ;
  wire \STAGE2.s2_op_dff_n_180 ;
  wire \STAGE2.s2_op_dff_n_181 ;
  wire \STAGE2.s2_op_dff_n_182 ;
  wire \STAGE2.s2_op_dff_n_183 ;
  wire \STAGE2.s2_op_dff_n_184 ;
  wire \STAGE2.s2_op_dff_n_185 ;
  wire \STAGE2.s2_op_dff_n_186 ;
  wire \STAGE2.s2_op_dff_n_187 ;
  wire \STAGE2.s2_op_dff_n_188 ;
  wire \STAGE2.s2_op_dff_n_189 ;
  wire \STAGE2.s2_op_dff_n_190 ;
  wire \STAGE2.s2_op_dff_n_191 ;
  wire \STAGE2.s2_op_dff_n_192 ;
  wire \STAGE2.s2_op_dff_n_193 ;
  wire \STAGE2.s2_op_dff_n_194 ;
  wire \STAGE2.s2_op_dff_n_195 ;
  wire \STAGE2.s2_op_dff_n_196 ;
  wire \STAGE2.s2_op_dff_n_197 ;
  wire \STAGE2.s2_op_dff_n_198 ;
  wire \STAGE2.s2_op_dff_n_199 ;
  wire \STAGE2.s2_op_dff_n_200 ;
  wire \STAGE2.s2_op_dff_n_201 ;
  wire \STAGE2.s2_op_dff_n_202 ;
  wire \STAGE2.s2_op_dff_n_203 ;
  wire \STAGE2.s2_op_dff_n_204 ;
  wire \STAGE2.s2_op_dff_n_205 ;
  wire \STAGE2.s2_op_dff_n_206 ;
  wire \STAGE2.s2_op_dff_n_207 ;
  wire \STAGE2.s2_op_dff_n_208 ;
  wire \STAGE2.s2_op_dff_n_209 ;
  wire \STAGE2.s2_op_dff_n_210 ;
  wire \STAGE2.s2_op_dff_n_211 ;
  wire \STAGE2.s2_op_dff_n_212 ;
  wire \STAGE2.s2_op_dff_n_213 ;
  wire \STAGE2.s2_op_dff_n_214 ;
  wire \STAGE2.s2_op_dff_n_215 ;
  wire \STAGE2.s2_op_dff_n_216 ;
  wire \STAGE2.s2_op_dff_n_217 ;
  wire \STAGE2.s2_op_dff_n_218 ;
  wire \STAGE2.s2_op_dff_n_219 ;
  wire \STAGE2.s2_op_dff_n_220 ;
  wire \STAGE2.s2_op_dff_n_221 ;
  wire \STAGE2.s2_op_dff_n_222 ;
  wire \STAGE2.s2_op_dff_n_223 ;
  wire \STAGE2.s2_op_dff_n_224 ;
  wire \STAGE2.s2_op_dff_n_225 ;
  wire \STAGE2.s2_op_dff_n_226 ;
  wire \STAGE2.s2_op_dff_n_227 ;
  wire \STAGE2.s2_op_dff_n_228 ;
  wire \STAGE2.s2_op_dff_n_229 ;
  wire \STAGE2.s2_op_dff_n_230 ;
  wire \STAGE2.s2_op_dff_n_231 ;
  wire \STAGE2.s2_op_dff_n_232 ;
  wire \STAGE2.s2_op_dff_n_233 ;
  wire \STAGE2.s2_op_dff_n_234 ;
  wire \STAGE2.s2_op_dff_n_235 ;
  wire \STAGE2.s2_op_dff_n_236 ;
  wire \STAGE2.s2_op_dff_n_237 ;
  wire \STAGE2.s2_op_dff_n_238 ;
  wire \STAGE2.s2_op_dff_n_239 ;
  wire \STAGE2.s2_op_dff_n_240 ;
  wire \STAGE2.s2_op_dff_n_241 ;
  wire \STAGE2.s2_op_dff_n_242 ;
  wire \STAGE2.s2_op_dff_n_243 ;
  wire \STAGE2.s2_op_dff_n_244 ;
  wire \STAGE2.s2_op_dff_n_245 ;
  wire \STAGE2.s2_op_dff_n_246 ;
  wire \STAGE2.s2_op_dff_n_247 ;
  wire \STAGE2.s2_op_dff_n_248 ;
  wire \STAGE2.s2_op_dff_n_249 ;
  wire \STAGE2.s2_op_dff_n_250 ;
  wire \STAGE2.s2_op_dff_n_251 ;
  wire \STAGE2.s2_op_dff_n_253 ;
  wire \STAGE2.s2_op_dff_n_254 ;
  wire \STAGE2.s2_op_dff_n_32 ;
  wire \STAGE2.s2_op_dff_n_33 ;
  wire \STAGE2.s2_op_dff_n_34 ;
  wire \STAGE2.s2_op_dff_n_35 ;
  wire \STAGE2.s2_op_dff_n_36 ;
  wire \STAGE2.s2_op_dff_n_37 ;
  wire \STAGE2.s2_op_dff_n_38 ;
  wire \STAGE2.s2_op_dff_n_39 ;
  wire \STAGE2.s2_op_dff_n_40 ;
  wire \STAGE2.s2_op_dff_n_41 ;
  wire \STAGE2.s2_op_dff_n_42 ;
  wire \STAGE2.s2_op_dff_n_43 ;
  wire \STAGE2.s2_op_dff_n_44 ;
  wire \STAGE2.s2_op_dff_n_45 ;
  wire \STAGE2.s2_op_dff_n_46 ;
  wire \STAGE2.s2_op_dff_n_47 ;
  wire \STAGE2.s2_op_dff_n_48 ;
  wire \STAGE2.s2_op_dff_n_50 ;
  wire \STAGE2.s2_op_dff_n_51 ;
  wire \STAGE2.s2_op_dff_n_52 ;
  wire \STAGE2.s2_op_dff_n_53 ;
  wire \STAGE2.s2_op_dff_n_54 ;
  wire \STAGE2.s2_op_dff_n_55 ;
  wire \STAGE2.s2_op_dff_n_56 ;
  wire \STAGE2.s2_op_dff_n_57 ;
  wire \STAGE2.s2_op_dff_n_58 ;
  wire \STAGE2.s2_op_dff_n_59 ;
  wire \STAGE2.s2_op_dff_n_60 ;
  wire \STAGE2.s2_op_dff_n_61 ;
  wire \STAGE2.s2_op_dff_n_62 ;
  wire \STAGE2.s2_op_dff_n_63 ;
  wire \STAGE2.s2_op_dff_n_64 ;
  wire \STAGE2.s2_op_dff_n_65 ;
  wire \STAGE2.s2_op_dff_n_66 ;
  wire \STAGE2.s2_op_dff_n_67 ;
  wire \STAGE2.s2_op_dff_n_68 ;
  wire \STAGE2.s2_op_dff_n_69 ;
  wire \STAGE2.s2_op_dff_n_70 ;
  wire \STAGE2.s2_op_dff_n_71 ;
  wire \STAGE2.s2_op_dff_n_72 ;
  wire \STAGE2.s2_op_dff_n_73 ;
  wire \STAGE2.s2_op_dff_n_74 ;
  wire \STAGE2.s2_op_dff_n_75 ;
  wire \STAGE2.s2_op_dff_n_76 ;
  wire \STAGE2.s2_op_dff_n_77 ;
  wire \STAGE2.s2_op_dff_n_78 ;
  wire \STAGE2.s2_op_dff_n_79 ;
  wire \STAGE2.s2_op_dff_n_80 ;
  wire \STAGE2.s2_op_dff_n_81 ;
  wire \STAGE2.s2_op_dff_n_82 ;
  wire \STAGE2.s2_op_dff_n_83 ;
  wire \STAGE2.s2_op_dff_n_84 ;
  wire \STAGE2.s2_op_dff_n_85 ;
  wire \STAGE2.s2_op_dff_n_86 ;
  wire \STAGE2.s2_op_dff_n_87 ;
  wire \STAGE2.s2_op_dff_n_88 ;
  wire \STAGE2.s2_op_dff_n_89 ;
  wire \STAGE2.s2_op_dff_n_90 ;
  wire \STAGE2.s2_op_dff_n_91 ;
  wire \STAGE2.s2_op_dff_n_92 ;
  wire \STAGE2.s2_op_dff_n_93 ;
  wire \STAGE2.s2_op_dff_n_94 ;
  wire \STAGE2.s2_op_dff_n_95 ;
  wire \STAGE2.s2_op_dff_n_96 ;
  wire \STAGE2.s2_op_dff_n_97 ;
  wire \STAGE2.s2_op_dff_n_98 ;
  wire \STAGE2.s2_op_dff_n_99 ;
  wire clk;
  wire core_fault;
  wire [31:0]core_fault_pc;
  wire \d_reg[0] ;
  wire \d_reg[1] ;
  wire d_req;
  wire [31:0]dbus_rdata;
  wire dbus_req;
  wire dbus_resp;
  wire ext_int_handled;
  wire ext_int_trigger;
  wire i_resp_latched;
  wire [0:0]ibus_acc;
  wire [31:0]ibus_addr;
  wire [31:0]ibus_rdata;
  wire ibus_resp;
  wire if_c;
  wire [31:0]if_ir;
  wire [31:0]if_pc;
  wire if_vld;
  wire [34:34]p_0_in;
  wire p_0_in0_in;
  wire [145:0]p_16_out;
  wire p_1_in8_in;
  wire p_1_in9_in;
  wire [33:33]p_1_out;
  wire p_2_in;
  wire p_8_in;
  wire \pingpong[0].w ;
  wire \pingpong[1].w ;
  wire rstn;
  wire [31:0]s1_pc;
  wire [0:0]s2_op;
  wire wsel;
  wire xr;

  femto_bd_dff \BUS_REQ_CTRL.dbus_busy_dff 
       (.\BUS_REQ_CTRL.dbus_busy_post (\BUS_REQ_CTRL.dbus_busy_post ),
        .clk(clk),
        .d_req(d_req),
        .dbus_resp(dbus_resp),
        .rstn(rstn));
  femto_bd_dff_0 \BUS_REQ_CTRL.ibus_busy_dff 
       (.\BUS_REQ_CTRL.ibus_busy_post (\BUS_REQ_CTRL.ibus_busy_post ),
        .clk(clk),
        .\rst_r_reg[9] (\PREFETCHER.prefetch_queue_n_1 ));
  femto_bd_dff__parameterized1 \BUS_RESP_CTRL.dbus_resp_dff 
       (.\BUS_REQ_CTRL.dbus_busy_post (\BUS_REQ_CTRL.dbus_busy_post ),
        .Q(Q[34:33]),
        .clk(clk),
        .\d_reg[106] (\BUS_RESP_CTRL.dbus_resp_dff_n_9 ),
        .\d_reg[107] (\BUS_RESP_CTRL.dbus_resp_dff_n_8 ),
        .\d_reg[108] (\BUS_RESP_CTRL.dbus_resp_dff_n_7 ),
        .\d_reg[137] (\BUS_RESP_CTRL.dbus_resp_dff_n_19 ),
        .\d_reg[138] (\BUS_RESP_CTRL.dbus_resp_dff_n_20 ),
        .\d_reg[139] (\BUS_RESP_CTRL.dbus_resp_dff_n_21 ),
        .\d_reg[140] (\BUS_RESP_CTRL.dbus_resp_dff_n_22 ),
        .\d_reg[141] (\BUS_RESP_CTRL.dbus_resp_dff_n_23 ),
        .\d_reg[1]_0 (\BUS_RESP_CTRL.dbus_resp_dff_n_1 ),
        .\d_reg[23] (\BUS_RESP_CTRL.dbus_resp_dff_n_10 ),
        .\d_reg[27] (\BUS_RESP_CTRL.dbus_resp_dff_n_6 ),
        .\d_reg[2]_0 (\BUS_RESP_CTRL.dbus_resp_dff_n_2 ),
        .\d_reg[66] (\STAGE2.s2_op_dff_n_32 ),
        .d_req(d_req),
        .dbus_rdata({dbus_rdata[31:15],dbus_rdata[7]}),
        .dbus_resp(dbus_resp),
        .s2_op(s2_op),
        .\xr_reg[14][14] (\BUS_RESP_CTRL.dbus_resp_dff_n_25 ),
        .\xr_reg[14][15] (\BUS_RESP_CTRL.dbus_resp_dff_n_18 ),
        .\xr_reg[14][16] (\BUS_RESP_CTRL.dbus_resp_dff_n_17 ),
        .\xr_reg[14][17] (\BUS_RESP_CTRL.dbus_resp_dff_n_16 ),
        .\xr_reg[14][18] (\BUS_RESP_CTRL.dbus_resp_dff_n_15 ),
        .\xr_reg[14][19] (\BUS_RESP_CTRL.dbus_resp_dff_n_14 ),
        .\xr_reg[14][20] (\BUS_RESP_CTRL.dbus_resp_dff_n_13 ),
        .\xr_reg[14][21] (\BUS_RESP_CTRL.dbus_resp_dff_n_12 ),
        .\xr_reg[14][22] (\BUS_RESP_CTRL.dbus_resp_dff_n_11 ),
        .\xr_reg[14][23] (\BUS_RESP_CTRL.dbus_resp_dff_n_24 ),
        .\xr_reg[14][28] (\BUS_RESP_CTRL.dbus_resp_dff_n_5 ),
        .\xr_reg[14][29] (\BUS_RESP_CTRL.dbus_resp_dff_n_4 ),
        .\xr_reg[14][30] (\BUS_RESP_CTRL.dbus_resp_dff_n_3 ),
        .\xr_reg[14][31] (\BUS_RESP_CTRL.dbus_resp_dff_n_0 ));
  femto_bd_dff__parameterized0 \BUS_RESP_CTRL.ibus_resp_dff 
       (.\BUS_RESP_CTRL.i_req_not_cancelled (\BUS_RESP_CTRL.i_req_not_cancelled ),
        .\PIPELINE.state (\PIPELINE.state ),
        .\PREFETCHER.i_resp_16_32b (\PREFETCHER.i_resp_16_32b ),
        .clk(clk),
        .\d_reg[0]_0 (\d_reg[0] ),
        .empty_reg(\d_reg[1] ),
        .i_resp_latched(i_resp_latched),
        .ibus_resp(ibus_resp),
        .\pingpong[0].w (\pingpong[0].w ),
        .\pingpong[1].w (\pingpong[1].w ),
        .wsel(wsel));
  femto_bd_pipeline \PIPELINE.pipeline 
       (.\BUS_REQ_CTRL.dbus_busy_post (\BUS_REQ_CTRL.dbus_busy_post ),
        .D(s1_pc),
        .E(\PIPELINE.pipeline_n_73 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 ),
        .\STAGE2.TRAP.csr_reg[0][31] ({\STAGE2.TRAP.csr_reg_n_0_[0][31] ,\STAGE2.TRAP.csr_reg_n_0_[0][30] ,\STAGE2.TRAP.csr_reg_n_0_[0][29] ,\STAGE2.TRAP.csr_reg_n_0_[0][28] ,\STAGE2.TRAP.csr_reg_n_0_[0][27] ,\STAGE2.TRAP.csr_reg_n_0_[0][26] ,\STAGE2.TRAP.csr_reg_n_0_[0][25] ,\STAGE2.TRAP.csr_reg_n_0_[0][24] ,\STAGE2.TRAP.csr_reg_n_0_[0][23] ,\STAGE2.TRAP.csr_reg_n_0_[0][22] ,\STAGE2.TRAP.csr_reg_n_0_[0][21] ,\STAGE2.TRAP.csr_reg_n_0_[0][20] ,\STAGE2.TRAP.csr_reg_n_0_[0][19] ,\STAGE2.TRAP.csr_reg_n_0_[0][18] ,\STAGE2.TRAP.csr_reg_n_0_[0][17] ,\STAGE2.TRAP.csr_reg_n_0_[0][16] ,\STAGE2.TRAP.csr_reg_n_0_[0][15] ,\STAGE2.TRAP.csr_reg_n_0_[0][14] ,\STAGE2.TRAP.csr_reg_n_0_[0][13] ,\STAGE2.TRAP.csr_reg_n_0_[0][12] ,\STAGE2.TRAP.csr_reg_n_0_[0][11] ,\STAGE2.TRAP.csr_reg_n_0_[0][10] ,\STAGE2.TRAP.csr_reg_n_0_[0][9] ,\STAGE2.TRAP.csr_reg_n_0_[0][8] ,\STAGE2.TRAP.csr_reg_n_0_[0][6] ,\STAGE2.TRAP.csr_reg_n_0_[0][5] ,\STAGE2.TRAP.csr_reg_n_0_[0][4] ,\STAGE2.TRAP.csr_reg_n_0_[0][2] ,\STAGE2.TRAP.csr_reg_n_0_[0][1] ,\STAGE2.TRAP.csr_reg_n_0_[0][0] }),
        .\STAGE2.TRAP.csr_reg[0][3] (\PIPELINE.pipeline_n_81 ),
        .\STAGE2.TRAP.csr_reg[0][3]_0 (\STAGE2.s2_op_dff_n_249 ),
        .\STAGE2.TRAP.csr_reg[0][3]_1 (\STAGE2.s2_op_dff_n_244 ),
        .\STAGE2.TRAP.csr_reg[0][3]_2 (\STAGE2.s2_op_dff_n_243 ),
        .\STAGE2.TRAP.csr_reg[0][3]_3 (\STAGE2.s2_op_dff_n_242 ),
        .\STAGE2.TRAP.csr_reg[0][3]_4 (\STAGE2.s2_op_dff_n_245 ),
        .\STAGE2.TRAP.csr_reg[0][3]_5 (\STAGE2.s2_op_dff_n_246 ),
        .\STAGE2.TRAP.csr_reg[0][3]_6 (\STAGE2.s2_op_dff_n_247 ),
        .\STAGE2.TRAP.csr_reg[0][3]_7 (\STAGE2.s2_op_dff_n_248 ),
        .\STAGE2.TRAP.csr_reg[0][7] (\STAGE2.s2_op_dff_n_253 ),
        .\STAGE2.TRAP.csr_reg[2][31] ({\STAGE2.TRAP.csr_reg[2]__0 [31:12],\STAGE2.TRAP.csr_reg[2]__0 [10:0]}),
        .\STAGE2.TRAP.csr_reg[3][31] (\STAGE2.TRAP.csr_reg[3]__0 ),
        .clk(clk),
        .\d_reg[0] (\PIPELINE.pipeline_n_193 ),
        .\d_reg[0]_0 (\PIPELINE.pipeline_n_200 ),
        .\d_reg[100] (\PIPELINE.pipeline_n_4 ),
        .\d_reg[100]_0 (\PIPELINE.pipeline_n_57 ),
        .\d_reg[101] (\PIPELINE.pipeline_n_58 ),
        .\d_reg[102] (\PIPELINE.pipeline_n_59 ),
        .\d_reg[103] (\PIPELINE.pipeline_n_2 ),
        .\d_reg[103]_0 (\PIPELINE.pipeline_n_60 ),
        .\d_reg[104] (\PIPELINE.pipeline_n_61 ),
        .\d_reg[105] (\PIPELINE.pipeline_n_0 ),
        .\d_reg[105]_0 (\PIPELINE.pipeline_n_62 ),
        .\d_reg[106] (\PIPELINE.pipeline_n_63 ),
        .\d_reg[107] (\PIPELINE.pipeline_n_64 ),
        .\d_reg[108] (\PIPELINE.pipeline_n_65 ),
        .\d_reg[109] (\PIPELINE.pipeline_n_66 ),
        .\d_reg[110] (\PIPELINE.pipeline_n_67 ),
        .\d_reg[111] (\PIPELINE.pipeline_n_68 ),
        .\d_reg[112] (\PIPELINE.pipeline_n_69 ),
        .\d_reg[113] (\PIPELINE.pipeline_n_70 ),
        .\d_reg[145] (\PIPELINE.pipeline_n_72 ),
        .\d_reg[145]_0 ({p_16_out[145:114],p_16_out[96],p_16_out[92:87],p_16_out[85],p_16_out[77:74],p_16_out[68:67],p_16_out[65:34],p_16_out[31:0]}),
        .\d_reg[146] (\PIPELINE.pipeline_n_71 ),
        .\d_reg[146]_0 (\PIPELINE.pipeline_n_74 ),
        .\d_reg[147] (\PIPELINE.pipeline_n_75 ),
        .\d_reg[148] (\PIPELINE.pipeline_n_76 ),
        .\d_reg[149] (\PIPELINE.pipeline_n_77 ),
        .\d_reg[149]_0 (\STAGE2.s2_op_dff_n_126 ),
        .\d_reg[149]_1 (\STAGE2.s2_op_dff_n_159 ),
        .\d_reg[1] (\PIPELINE.plc_state_dff_n_73 ),
        .\d_reg[1]_0 (\STAGE2.s2_op_dff_n_198 ),
        .\d_reg[1]_1 (\STAGE2.s2_op_dff_n_124 ),
        .\d_reg[1]_10 (\BUS_RESP_CTRL.dbus_resp_dff_n_8 ),
        .\d_reg[1]_11 (\BUS_RESP_CTRL.dbus_resp_dff_n_7 ),
        .\d_reg[1]_12 (\BUS_RESP_CTRL.dbus_resp_dff_n_6 ),
        .\d_reg[1]_13 (\STAGE2.s2_op_dff_n_229 ),
        .\d_reg[1]_14 (\STAGE2.s2_op_dff_n_230 ),
        .\d_reg[1]_15 (\STAGE2.s2_op_dff_n_238 ),
        .\d_reg[1]_16 (\STAGE2.s2_op_dff_n_237 ),
        .\d_reg[1]_2 (\STAGE2.s2_op_dff_n_125 ),
        .\d_reg[1]_3 (\STAGE2.s2_op_dff_n_207 ),
        .\d_reg[1]_4 (\STAGE2.s2_op_dff_n_206 ),
        .\d_reg[1]_5 (\STAGE2.s2_op_dff_n_208 ),
        .\d_reg[1]_6 (\STAGE2.s2_op_dff_n_213 ),
        .\d_reg[1]_7 (\STAGE2.s2_op_dff_n_216 ),
        .\d_reg[1]_8 (\BUS_RESP_CTRL.dbus_resp_dff_n_10 ),
        .\d_reg[1]_9 (\BUS_RESP_CTRL.dbus_resp_dff_n_9 ),
        .\d_reg[2] (\PIPELINE.pipeline_n_201 ),
        .\d_reg[2]_0 (\PIPELINE.plc_state_dff_n_6 ),
        .\d_reg[2]_1 (\STAGE2.s2_op_dff_n_171 ),
        .\d_reg[2]_2 (\STAGE2.s2_op_dff_n_164 ),
        .\d_reg[2]_3 (\STAGE2.s2_op_dff_n_162 ),
        .\d_reg[2]_4 (\STAGE2.s2_op_dff_n_172 ),
        .\d_reg[2]_5 (\STAGE2.s2_op_dff_n_173 ),
        .\d_reg[2]_6 (\STAGE2.s2_op_dff_n_174 ),
        .\d_reg[2]_7 (\STAGE2.s2_op_dff_n_178 ),
        .\d_reg[32] (\PIPELINE.pipeline_n_3 ),
        .\d_reg[33] ({p_1_out,\STAGE1.s1_d_req_w_rb }),
        .\d_reg[36] (\STAGE2.s2_op_dff_n_197 ),
        .\d_reg[38] (\STAGE2.s2_op_dff_n_191 ),
        .\d_reg[3] (\STAGE2.s2_op_dff_n_190 ),
        .\d_reg[3]_0 (\STAGE2.s2_op_dff_n_192 ),
        .\d_reg[49] (\STAGE2.s2_op_dff_n_160 ),
        .\d_reg[57] (\STAGE2.s2_op_dff_n_82 ),
        .\d_reg[58] (\STAGE2.s2_op_dff_n_83 ),
        .\d_reg[59] (\STAGE2.s2_op_dff_n_84 ),
        .\d_reg[5] (\STAGE2.s2_op_dff_n_186 ),
        .\d_reg[5]_0 (\STAGE2.s2_op_dff_n_187 ),
        .\d_reg[60] (\STAGE2.s2_op_dff_n_85 ),
        .\d_reg[61] (\STAGE2.s2_op_dff_n_86 ),
        .\d_reg[66] (\PIPELINE.pipeline_n_194 ),
        .\d_reg[66]_0 (\STAGE2.s2_op_dff_n_122 ),
        .\d_reg[66]_1 (\STAGE2.s2_op_dff_n_175 ),
        .\d_reg[66]_2 (\STAGE2.s2_op_dff_n_177 ),
        .\d_reg[66]_3 (\STAGE2.s2_op_dff_n_217 ),
        .\d_reg[66]_4 (\STAGE2.s2_op_dff_n_224 ),
        .\d_reg[66]_5 (\STAGE2.s2_op_dff_n_223 ),
        .\d_reg[66]_6 (\STAGE2.s2_op_dff_n_225 ),
        .\d_reg[66]_7 (\STAGE2.s2_op_dff_n_228 ),
        .\d_reg[69] (\PIPELINE.pipeline_n_78 ),
        .\d_reg[69]_0 (\STAGE2.s2_op_dff_n_189 ),
        .\d_reg[69]_1 (\STAGE2.s2_op_dff_n_194 ),
        .\d_reg[69]_10 (\STAGE2.s2_op_dff_n_199 ),
        .\d_reg[69]_2 (\STAGE2.s2_op_dff_n_195 ),
        .\d_reg[69]_3 (\STAGE2.s2_op_dff_n_196 ),
        .\d_reg[69]_4 (\STAGE2.s2_op_dff_n_166 ),
        .\d_reg[69]_5 (\STAGE2.s2_op_dff_n_176 ),
        .\d_reg[69]_6 (\STAGE2.s2_op_dff_n_179 ),
        .\d_reg[69]_7 (\STAGE2.s2_op_dff_n_183 ),
        .\d_reg[69]_8 (\STAGE2.s2_op_dff_n_188 ),
        .\d_reg[69]_9 (\STAGE2.s2_op_dff_n_193 ),
        .\d_reg[6] (\STAGE2.s2_op_dff_n_180 ),
        .\d_reg[6]_0 (\STAGE2.s2_op_dff_n_185 ),
        .\d_reg[77] (\PIPELINE.pipeline_n_10 ),
        .\d_reg[7] (\STAGE2.s2_op_dff_n_184 ),
        .\d_reg[7]_0 (\STAGE2.s2_op_dff_n_181 ),
        .\d_reg[82] (\PIPELINE.pipeline_n_52 ),
        .\d_reg[82]_0 (\PIPELINE.pipeline_n_53 ),
        .\d_reg[83] (\PIPELINE.pipeline_n_192 ),
        .\d_reg[84] (\PIPELINE.pipeline_n_51 ),
        .\d_reg[86] (\PIPELINE.pipeline_n_50 ),
        .\d_reg[90] (\PIPELINE.pipeline_n_195 ),
        .\d_reg[91] (\PIPELINE.pipeline_n_196 ),
        .\d_reg[92] (\PIPELINE.pipeline_n_197 ),
        .\d_reg[93] (\PIPELINE.pipeline_n_49 ),
        .\d_reg[93]_0 (\PIPELINE.pipeline_n_202 ),
        .\d_reg[94] (\PIPELINE.pipeline_n_48 ),
        .\d_reg[95] (\PIPELINE.pipeline_n_47 ),
        .\d_reg[96] (\PIPELINE.pipeline_n_45 ),
        .\d_reg[96]_0 (\PIPELINE.pipeline_n_55 ),
        .\d_reg[96]_1 (\PIPELINE.pipeline_n_80 ),
        .\d_reg[97] (\PIPELINE.pipeline_n_7 ),
        .\d_reg[97]_0 (\PIPELINE.pipeline_n_46 ),
        .\d_reg[97]_1 (\PIPELINE.pipeline_n_79 ),
        .\d_reg[98] (\PIPELINE.pipeline_n_6 ),
        .\d_reg[98]_0 (\PIPELINE.pipeline_n_54 ),
        .\d_reg[99] (\PIPELINE.pipeline_n_5 ),
        .\d_reg[99]_0 (\PIPELINE.pipeline_n_56 ),
        .d_req(d_req),
        .dbus_resp(dbus_resp),
        .ext_int_trigger(ext_int_trigger),
        .if_c(if_c),
        .if_ir({if_ir[31:2],if_ir[0]}),
        .if_pc(if_pc),
        .p_0_in(p_0_in),
        .p_0_in0_in(p_0_in0_in),
        .p_1_in8_in(p_1_in8_in),
        .p_1_in9_in(p_1_in9_in),
        .p_2_in(p_2_in),
        .p_8_in(p_8_in),
        .rsel_reg(\PREFETCHER.prefetch_queue_n_40 ),
        .\rst_r_reg[9] (\PIPELINE.plc_state_dff_n_5 ),
        .rstn(rstn),
        .\s1_reg[0]_0 (\PIPELINE.plc_state_dff_n_74 ),
        .\s1_reg[38]_0 (\STAGE2.s2_op_dff_n_167 ),
        .\s1_reg[38]_1 (\STAGE2.s2_op_dff_n_168 ),
        .\s1_reg[38]_10 (\STAGE2.s2_op_dff_n_232 ),
        .\s1_reg[38]_11 (\STAGE2.s2_op_dff_n_234 ),
        .\s1_reg[38]_12 (\STAGE2.s2_op_dff_n_236 ),
        .\s1_reg[38]_13 (\STAGE2.s2_op_dff_n_240 ),
        .\s1_reg[38]_2 (\STAGE2.s2_op_dff_n_170 ),
        .\s1_reg[38]_3 (\STAGE2.s2_op_dff_n_202 ),
        .\s1_reg[38]_4 (\STAGE2.s2_op_dff_n_204 ),
        .\s1_reg[38]_5 (\STAGE2.s2_op_dff_n_209 ),
        .\s1_reg[38]_6 (\STAGE2.s2_op_dff_n_210 ),
        .\s1_reg[38]_7 (\STAGE2.s2_op_dff_n_214 ),
        .\s1_reg[38]_8 (\STAGE2.s2_op_dff_n_215 ),
        .\s1_reg[38]_9 (\STAGE2.s2_op_dff_n_220 ),
        .\s1_reg[47]_0 (\STAGE2.s2_op_dff_n_254 ),
        .\s1_reg[48]_0 (\STAGE2.s2_op_dff_n_201 ),
        .\s1_reg[48]_1 (\STAGE2.s2_op_dff_n_203 ),
        .\s1_reg[48]_10 (\STAGE2.s2_op_dff_n_227 ),
        .\s1_reg[48]_11 (\STAGE2.s2_op_dff_n_231 ),
        .\s1_reg[48]_12 (\STAGE2.s2_op_dff_n_233 ),
        .\s1_reg[48]_13 (\STAGE2.s2_op_dff_n_235 ),
        .\s1_reg[48]_14 (\STAGE2.s2_op_dff_n_239 ),
        .\s1_reg[48]_15 (\STAGE2.s2_op_dff_n_241 ),
        .\s1_reg[48]_16 (\STAGE2.s2_op_dff_n_165 ),
        .\s1_reg[48]_2 (\STAGE2.s2_op_dff_n_205 ),
        .\s1_reg[48]_3 (\STAGE2.s2_op_dff_n_211 ),
        .\s1_reg[48]_4 (\STAGE2.s2_op_dff_n_212 ),
        .\s1_reg[48]_5 (\STAGE2.s2_op_dff_n_218 ),
        .\s1_reg[48]_6 (\STAGE2.s2_op_dff_n_219 ),
        .\s1_reg[48]_7 (\STAGE2.s2_op_dff_n_221 ),
        .\s1_reg[48]_8 (\STAGE2.s2_op_dff_n_222 ),
        .\s1_reg[48]_9 (\STAGE2.s2_op_dff_n_226 ),
        .\s1_reg[52]_0 (\STAGE1.regfile_n_62 ),
        .\s1_reg[52]_1 (\STAGE2.s2_op_dff_n_123 ),
        .\s1_reg[52]_10 (\STAGE1.regfile_n_45 ),
        .\s1_reg[52]_2 (\STAGE1.regfile_n_55 ),
        .\s1_reg[52]_3 (\STAGE1.regfile_n_54 ),
        .\s1_reg[52]_4 (\STAGE1.regfile_n_51 ),
        .\s1_reg[52]_5 (\STAGE1.regfile_n_53 ),
        .\s1_reg[52]_6 (\STAGE1.regfile_n_52 ),
        .\s1_reg[52]_7 (\STAGE1.regfile_n_50 ),
        .\s1_reg[52]_8 (\STAGE1.regfile_n_49 ),
        .\s1_reg[52]_9 (\STAGE1.regfile_n_48 ),
        .\s1_reg[57]_0 (\STAGE2.s2_op_dff_n_121 ),
        .\s1_reg[57]_1 (\STAGE2.s2_op_dff_n_163 ),
        .\s1_reg[57]_10 (\STAGE1.regfile_n_9 ),
        .\s1_reg[57]_11 (\STAGE1.regfile_n_8 ),
        .\s1_reg[57]_12 (\STAGE1.regfile_n_7 ),
        .\s1_reg[57]_13 (\STAGE1.regfile_n_4 ),
        .\s1_reg[57]_2 (\STAGE2.s2_op_dff_n_161 ),
        .\s1_reg[57]_3 (\STAGE1.regfile_n_21 ),
        .\s1_reg[57]_4 (\STAGE2.s2_op_dff_n_182 ),
        .\s1_reg[57]_5 (\STAGE1.regfile_n_35 ),
        .\s1_reg[57]_6 (\STAGE1.regfile_n_36 ),
        .\s1_reg[57]_7 (\STAGE1.regfile_n_37 ),
        .\s1_reg[57]_8 (\STAGE1.regfile_n_39 ),
        .\s1_reg[57]_9 (\STAGE1.regfile_n_10 ),
        .\s2_reg[0]_0 (\PIPELINE.pipeline_n_43 ),
        .\s2_reg[0]_1 (\PIPELINE.pipeline_n_44 ));
  femto_bd_dff__parameterized3 \PIPELINE.plc_state_dff 
       (.\BUS_RESP_CTRL.i_req_not_cancelled (\BUS_RESP_CTRL.i_req_not_cancelled ),
        .D({\STAGE2.TRAP.csr_reg[0][31]_0 ,\STAGE2.TRAP.csr_reg[0][30]_0 ,\STAGE2.TRAP.csr_reg[0][29]_0 ,\STAGE2.TRAP.csr_reg[0][28]_0 ,\STAGE2.TRAP.csr_reg[0][27]_0 ,\STAGE2.TRAP.csr_reg[0][26]_0 ,\STAGE2.TRAP.csr_reg[0][25]_0 ,\STAGE2.TRAP.csr_reg[0][24]_0 ,\STAGE2.TRAP.csr_reg[0][23]_0 ,\STAGE2.TRAP.csr_reg[0][22]_0 ,\STAGE2.TRAP.csr_reg[0][21]_0 ,\STAGE2.TRAP.csr_reg[0][20]_0 ,\STAGE2.TRAP.csr_reg[0][19]_0 ,\STAGE2.TRAP.csr_reg[0][18]_0 ,\STAGE2.TRAP.csr_reg[0][17]_0 ,\STAGE2.TRAP.csr_reg[0][16]_0 ,\STAGE2.TRAP.csr_reg[0][15]_0 ,\STAGE2.TRAP.csr_reg[0][14]_0 ,\STAGE2.TRAP.csr_reg[0][13]_0 ,\STAGE2.TRAP.csr_reg[0][12]_0 ,\STAGE2.TRAP.csr_reg[0][11]_0 ,\STAGE2.TRAP.csr_reg[0][10]_0 ,\STAGE2.TRAP.csr_reg[0][9]_0 ,\STAGE2.TRAP.csr_reg[0][8]_0 ,\STAGE2.TRAP.csr_reg[2][7]_0 ,\STAGE2.TRAP.csr_reg[0][6]_0 ,\STAGE2.TRAP.csr_reg[0][5]_0 ,\STAGE2.TRAP.csr_reg[0][4]_0 ,\STAGE2.TRAP.csr_reg[2][3]_0 ,\STAGE2.TRAP.csr_reg[0][2]_0 ,\STAGE2.TRAP.csr_reg[0][1]_0 }),
        .\PIPELINE.state (\PIPELINE.state ),
        .\PREFETCHER.if_next_pc (\PREFETCHER.if_next_pc ),
        .\PREFETCHER.if_next_pc0 (\PREFETCHER.if_next_pc0 ),
        .\PREFETCHER.pf_next_req_addr (\PREFETCHER.pf_next_req_addr ),
        .\PREFETCHER.pf_next_req_addr0 (\PREFETCHER.pf_next_req_addr0 ),
        .\STAGE2.TRAP.csr_reg[0][3] (\PIPELINE.pipeline_n_201 ),
        .\STAGE2.TRAP.csr_reg[0][7] (\PIPELINE.plc_state_dff_n_72 ),
        .clk(clk),
        .\d_reg[0]_0 (\PIPELINE.plc_state_dff_n_0 ),
        .\d_reg[0]_1 (\PIPELINE.plc_state_dff_n_4 ),
        .\d_reg[0]_2 (\d_reg[0] ),
        .\d_reg[66] (\STAGE2.s2_op_dff_n_200 ),
        .dbus_req(dbus_req),
        .dbus_resp(dbus_resp),
        .empty_reg(\PIPELINE.plc_state_dff_n_7 ),
        .i_resp_latched(i_resp_latched),
        .ibus_resp(ibus_resp),
        .if_vld(if_vld),
        .p_0_in(p_0_in),
        .\rst_r_reg[9] (\PREFETCHER.if_pc_dff_n_0 ),
        .rstn(rstn),
        .\s1_reg[0] (\PIPELINE.plc_state_dff_n_6 ),
        .\s1_reg[0]_0 (\PIPELINE.plc_state_dff_n_73 ),
        .\s1_reg[0]_1 (\PIPELINE.plc_state_dff_n_74 ),
        .\s1_reg[0]_2 (\PIPELINE.pipeline_n_43 ),
        .\s1_reg[1] (\PIPELINE.plc_state_dff_n_5 ),
        .\s1_reg[46] (\PIPELINE.pipeline_n_200 ),
        .\s2_reg[0] (\PIPELINE.pipeline_n_44 ));
  femto_bd_dff__parameterized2 \PREFETCHER.if_pc_dff 
       (.\PREFETCHER.if_next_pc (\PREFETCHER.if_next_pc ),
        .\PREFETCHER.if_next_pc0 (\PREFETCHER.if_next_pc0 ),
        .S({\PREFETCHER.prefetch_queue_n_3 ,\PREFETCHER.prefetch_queue_n_4 }),
        .clk(clk),
        .\d_reg[1]_0 (\PIPELINE.plc_state_dff_n_0 ),
        .\d_reg[31]_0 (\PREFETCHER.if_pc_dff_n_0 ),
        .if_pc(if_pc),
        .rstn(rstn));
  femto_bd_dff__parameterized2_1 \PREFETCHER.pf_req_addr_dff 
       (.DI(ibus_addr[2:1]),
        .\PREFETCHER.pf_next_req_addr (\PREFETCHER.pf_next_req_addr ),
        .\PREFETCHER.pf_next_req_addr0 (\PREFETCHER.pf_next_req_addr0 ),
        .clk(clk),
        .\d_reg[1]_0 (\PIPELINE.plc_state_dff_n_4 ),
        .empty_reg(\d_reg[1] ),
        .ibus_addr({ibus_addr[31:3],ibus_addr[0]}),
        .\rst_r_reg[9] (\PREFETCHER.if_pc_dff_n_0 ));
  femto_bd_prefetch_queue \PREFETCHER.prefetch_queue 
       (.\BUS_REQ_CTRL.ibus_busy_post (\BUS_REQ_CTRL.ibus_busy_post ),
        .\PIPELINE.state (\PIPELINE.state ),
        .\PREFETCHER.i_resp_16_32b (\PREFETCHER.i_resp_16_32b ),
        .S({\PREFETCHER.prefetch_queue_n_3 ,\PREFETCHER.prefetch_queue_n_4 }),
        .clk(clk),
        .\d_reg[0] (\PREFETCHER.prefetch_queue_n_1 ),
        .\d_reg[0]_0 (\d_reg[0] ),
        .\d_reg[1] (\d_reg[1] ),
        .\d_reg[1]_0 (\PIPELINE.plc_state_dff_n_73 ),
        .\d_reg[2] (\PIPELINE.plc_state_dff_n_7 ),
        .\d_reg[2]_0 (\PIPELINE.plc_state_dff_n_6 ),
        .i_resp_latched(i_resp_latched),
        .ibus_acc(ibus_acc),
        .ibus_addr(ibus_addr[1]),
        .ibus_rdata(ibus_rdata),
        .ibus_resp(ibus_resp),
        .if_c(if_c),
        .if_ir({if_ir[31:2],if_ir[0]}),
        .if_pc(if_pc[2:1]),
        .if_vld(if_vld),
        .\pingpong[0].w (\pingpong[0].w ),
        .\pingpong[1].w (\pingpong[1].w ),
        .\rst_r_reg[9] (\PREFETCHER.if_pc_dff_n_0 ),
        .rstn(rstn),
        .\s1_reg[54]_rep (\PREFETCHER.prefetch_queue_n_40 ),
        .wsel(wsel));
  femto_bd_dff__parameterized4 \STAGE1.d_req_dff 
       (.\BUS_REQ_CTRL.dbus_busy_post (\BUS_REQ_CTRL.dbus_busy_post ),
        .clk(clk),
        .d_req(d_req),
        .dbus_req(dbus_req),
        .dbus_resp(dbus_resp),
        .\rst_r_reg[9] (\PIPELINE.pipeline_n_193 ));
  femto_bd_dff__parameterized5 \STAGE1.d_req_info_dff 
       (.D({p_2_in,p_1_out,\STAGE1.s1_d_req_w_rb ,\STAGE2.s2_op_dff_n_127 ,\STAGE2.s2_op_dff_n_128 ,\STAGE2.s2_op_dff_n_129 ,\STAGE2.s2_op_dff_n_130 ,\STAGE2.s2_op_dff_n_131 ,\STAGE2.s2_op_dff_n_132 ,\STAGE2.s2_op_dff_n_133 ,\STAGE2.s2_op_dff_n_134 ,\STAGE2.s2_op_dff_n_135 ,\STAGE2.s2_op_dff_n_136 ,\STAGE2.s2_op_dff_n_137 ,\STAGE2.s2_op_dff_n_138 ,\STAGE2.s2_op_dff_n_139 ,\STAGE2.s2_op_dff_n_140 ,\STAGE2.s2_op_dff_n_141 ,\STAGE2.s2_op_dff_n_142 ,\STAGE2.s2_op_dff_n_143 ,\STAGE2.s2_op_dff_n_144 ,\STAGE2.s2_op_dff_n_145 ,\STAGE2.s2_op_dff_n_146 ,\STAGE2.s2_op_dff_n_147 ,\STAGE2.s2_op_dff_n_148 ,\STAGE2.s2_op_dff_n_149 ,\STAGE2.s2_op_dff_n_150 ,\STAGE2.s2_op_dff_n_151 ,\STAGE2.s2_op_dff_n_152 ,\STAGE2.s2_op_dff_n_153 ,\STAGE2.s2_op_dff_n_154 ,\STAGE2.s2_op_dff_n_155 ,\STAGE2.s2_op_dff_n_156 ,\STAGE2.s2_op_dff_n_157 ,\STAGE2.s2_op_dff_n_158 }),
        .Q(Q),
        .clk(clk),
        .\s1_reg[0] (\PIPELINE.pipeline_n_72 ));
  femto_bd_regfile \STAGE1.regfile 
       (.D({\STAGE2.s2_op_dff_n_50 ,\STAGE2.s2_op_dff_n_51 ,\STAGE2.s2_op_dff_n_52 ,\STAGE2.s2_op_dff_n_53 ,\STAGE2.s2_op_dff_n_54 ,\STAGE2.s2_op_dff_n_55 ,\STAGE2.s2_op_dff_n_56 ,\STAGE2.s2_op_dff_n_57 ,\STAGE2.s2_op_dff_n_58 ,\STAGE2.s2_op_dff_n_59 ,\STAGE2.s2_op_dff_n_60 ,\STAGE2.s2_op_dff_n_61 ,\STAGE2.s2_op_dff_n_62 ,\STAGE2.s2_op_dff_n_63 ,\STAGE2.s2_op_dff_n_64 ,\STAGE2.s2_op_dff_n_65 ,\STAGE2.s2_op_dff_n_66 ,\STAGE2.s2_op_dff_n_67 ,\STAGE2.s2_op_dff_n_68 ,\STAGE2.s2_op_dff_n_69 ,\STAGE2.s2_op_dff_n_70 ,\STAGE2.s2_op_dff_n_71 ,\STAGE2.s2_op_dff_n_72 ,\STAGE2.s2_op_dff_n_73 ,\STAGE2.s2_op_dff_n_74 ,\STAGE2.s2_op_dff_n_75 ,\STAGE2.s2_op_dff_n_76 ,\STAGE2.s2_op_dff_n_77 ,\STAGE2.s2_op_dff_n_78 ,\STAGE2.s2_op_dff_n_79 ,\STAGE2.s2_op_dff_n_80 ,\STAGE2.s2_op_dff_n_81 }),
        .E(xr),
        .clk(clk),
        .\d_reg[0] (\STAGE1.regfile_n_42 ),
        .\d_reg[100] (\STAGE1.regfile_n_17 ),
        .\d_reg[100]_0 (\STAGE1.regfile_n_66 ),
        .\d_reg[101] (\STAGE1.regfile_n_16 ),
        .\d_reg[101]_0 (\STAGE1.regfile_n_67 ),
        .\d_reg[102] (\STAGE1.regfile_n_15 ),
        .\d_reg[102]_0 (\STAGE1.regfile_n_65 ),
        .\d_reg[103] (\STAGE1.regfile_n_14 ),
        .\d_reg[103]_0 (\STAGE1.regfile_n_68 ),
        .\d_reg[104] (\STAGE1.regfile_n_13 ),
        .\d_reg[104]_0 (\STAGE1.regfile_n_69 ),
        .\d_reg[105] (\STAGE1.regfile_n_10 ),
        .\d_reg[105]_0 (\STAGE1.regfile_n_70 ),
        .\d_reg[106] (\STAGE1.regfile_n_72 ),
        .\d_reg[107] (\STAGE1.regfile_n_73 ),
        .\d_reg[108] (\STAGE1.regfile_n_71 ),
        .\d_reg[109] (\STAGE1.regfile_n_4 ),
        .\d_reg[109]_0 (\STAGE1.regfile_n_74 ),
        .\d_reg[10] (\STAGE1.regfile_n_29 ),
        .\d_reg[10]_0 (\STAGE1.regfile_n_30 ),
        .\d_reg[110] (\STAGE1.regfile_n_3 ),
        .\d_reg[110]_0 (\STAGE1.regfile_n_75 ),
        .\d_reg[111] (\STAGE1.regfile_n_2 ),
        .\d_reg[111]_0 (\STAGE1.regfile_n_76 ),
        .\d_reg[112] (\STAGE1.regfile_n_1 ),
        .\d_reg[112]_0 (\STAGE1.regfile_n_44 ),
        .\d_reg[113] (\STAGE1.regfile_n_0 ),
        .\d_reg[113]_0 (\STAGE1.regfile_n_43 ),
        .\d_reg[116] (\STAGE1.regfile_n_45 ),
        .\d_reg[117] (\STAGE1.regfile_n_48 ),
        .\d_reg[118] (\STAGE1.regfile_n_49 ),
        .\d_reg[119] (\STAGE1.regfile_n_50 ),
        .\d_reg[11] (\STAGE1.regfile_n_27 ),
        .\d_reg[120] (\STAGE1.regfile_n_52 ),
        .\d_reg[121] (\STAGE1.regfile_n_53 ),
        .\d_reg[122] (\STAGE1.regfile_n_51 ),
        .\d_reg[123] (\STAGE1.regfile_n_54 ),
        .\d_reg[124] (\STAGE1.regfile_n_55 ),
        .\d_reg[128] (\STAGE1.regfile_n_58 ),
        .\d_reg[128]_0 (\STAGE1.regfile_n_59 ),
        .\d_reg[129] (\STAGE1.regfile_n_62 ),
        .\d_reg[12] (\STAGE1.regfile_n_26 ),
        .\d_reg[13] (\STAGE1.regfile_n_24 ),
        .\d_reg[13]_0 (\STAGE1.regfile_n_25 ),
        .\d_reg[14] (\STAGE1.regfile_n_22 ),
        .\d_reg[14]_0 (\STAGE1.regfile_n_23 ),
        .\d_reg[15] (\STAGE1.regfile_n_20 ),
        .\d_reg[1] (\STAGE1.regfile_n_41 ),
        .\d_reg[23] (\STAGE1.regfile_n_11 ),
        .\d_reg[23]_0 (\STAGE1.regfile_n_12 ),
        .\d_reg[24] (\STAGE1.regfile_n_9 ),
        .\d_reg[25] (\STAGE1.regfile_n_8 ),
        .\d_reg[26] (\STAGE1.regfile_n_7 ),
        .\d_reg[27] (\STAGE1.regfile_n_5 ),
        .\d_reg[27]_0 (\STAGE1.regfile_n_6 ),
        .\d_reg[2] (\STAGE1.regfile_n_40 ),
        .\d_reg[3] (\STAGE1.regfile_n_39 ),
        .\d_reg[4] (\STAGE1.regfile_n_38 ),
        .\d_reg[5] (\STAGE1.regfile_n_37 ),
        .\d_reg[6] (\STAGE1.regfile_n_36 ),
        .\d_reg[7] (\STAGE1.regfile_n_35 ),
        .\d_reg[82] (\STAGE1.regfile_n_46 ),
        .\d_reg[83] (\STAGE1.regfile_n_47 ),
        .\d_reg[90] (\STAGE1.regfile_n_34 ),
        .\d_reg[91] (\STAGE1.regfile_n_31 ),
        .\d_reg[92] (\STAGE1.regfile_n_28 ),
        .\d_reg[93] (\STAGE1.regfile_n_56 ),
        .\d_reg[94] (\STAGE1.regfile_n_60 ),
        .\d_reg[95] (\STAGE1.regfile_n_61 ),
        .\d_reg[96] (\STAGE1.regfile_n_21 ),
        .\d_reg[96]_0 (\STAGE1.regfile_n_57 ),
        .\d_reg[98] (\STAGE1.regfile_n_19 ),
        .\d_reg[98]_0 (\STAGE1.regfile_n_63 ),
        .\d_reg[99] (\STAGE1.regfile_n_18 ),
        .\d_reg[99]_0 (\STAGE1.regfile_n_64 ),
        .\d_reg[9] (\STAGE1.regfile_n_32 ),
        .\d_reg[9]_0 (\STAGE1.regfile_n_33 ),
        .p_8_in(p_8_in),
        .\s1_reg[49] (\PIPELINE.pipeline_n_7 ),
        .\s1_reg[50] (\PIPELINE.pipeline_n_6 ),
        .\s1_reg[51] (\PIPELINE.pipeline_n_5 ),
        .\s1_reg[52] (\PIPELINE.pipeline_n_4 ),
        .\s1_reg[54] (\PIPELINE.pipeline_n_3 ),
        .\s1_reg[54]_rep (\PIPELINE.pipeline_n_45 ),
        .\s1_reg[55] (\PIPELINE.pipeline_n_2 ),
        .\s1_reg[57] (\PIPELINE.pipeline_n_0 ),
        .\s2_reg[0] (\STAGE2.s2_op_dff_n_48 ),
        .\s2_reg[0]_0 (\STAGE2.s2_op_dff_n_47 ),
        .\s2_reg[0]_1 (\STAGE2.s2_op_dff_n_46 ),
        .\s2_reg[0]_10 (\STAGE2.s2_op_dff_n_37 ),
        .\s2_reg[0]_11 (\STAGE2.s2_op_dff_n_36 ),
        .\s2_reg[0]_12 (\STAGE2.s2_op_dff_n_35 ),
        .\s2_reg[0]_2 (\STAGE2.s2_op_dff_n_45 ),
        .\s2_reg[0]_3 (\STAGE2.s2_op_dff_n_44 ),
        .\s2_reg[0]_4 (\STAGE2.s2_op_dff_n_43 ),
        .\s2_reg[0]_5 (\STAGE2.s2_op_dff_n_42 ),
        .\s2_reg[0]_6 (\STAGE2.s2_op_dff_n_41 ),
        .\s2_reg[0]_7 (\STAGE2.s2_op_dff_n_40 ),
        .\s2_reg[0]_8 (\STAGE2.s2_op_dff_n_39 ),
        .\s2_reg[0]_9 (\STAGE2.s2_op_dff_n_38 ));
  FDRE \STAGE2.TRAP.csr_reg[0][0] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][0]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][10] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][10]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][11] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][11]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][12] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][12]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][13] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][13]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][14] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][14]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][15] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][15]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][16] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][16]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][17] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][17]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][18] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][18]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][19] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][19]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][1] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][1]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][20] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][20]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][21] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][21]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][22] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][22]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][23] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][23]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][24] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][24]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][25] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][25]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][26] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][26]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][27] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][27]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][28] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][28]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][29] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][29]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][2] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][2]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][30] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][30]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][31] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][31]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\STAGE2.s2_op_dff_n_88 ),
        .Q(p_1_in9_in),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][4] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][4]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][5] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][5]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][6] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][6]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\STAGE2.s2_op_dff_n_87 ),
        .Q(p_1_in8_in),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][8] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][8]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[0][9] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_250 ),
        .D(\STAGE2.TRAP.csr_reg[0][9]_0 ),
        .Q(\STAGE2.TRAP.csr_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][0] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_120 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][10] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_110 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [10]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][11] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_109 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [11]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][12] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_108 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [12]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][13] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_107 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [13]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][14] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_106 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [14]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][15] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_105 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [15]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][16] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_104 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [16]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][17] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_103 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [17]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][18] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_102 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [18]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][19] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_101 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [19]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][1] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_119 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][20] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_100 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [20]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][21] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_99 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [21]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][22] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_98 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [22]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][23] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_97 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [23]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][24] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_96 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [24]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][25] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_95 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [25]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][26] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_94 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [26]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][27] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_93 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [27]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][28] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_92 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [28]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][29] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_91 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [29]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][2] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_118 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [2]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][30] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_90 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [30]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][31] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_89 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [31]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][3] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_117 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [3]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][4] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_116 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [4]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][5] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_115 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [5]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][6] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_114 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [6]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][7] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_113 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [7]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][8] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_112 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [8]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[1][9] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_33 ),
        .D(\STAGE2.s2_op_dff_n_111 ),
        .Q(\STAGE2.TRAP.csr_reg[1]__0 [9]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][0] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][0]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][10] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][10]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [10]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][12] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][12]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [12]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][13] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][13]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [13]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][14] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][14]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [14]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][15] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][15]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [15]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][16] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][16]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [16]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][17] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][17]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [17]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][18] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][18]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [18]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][19] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][19]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [19]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][1] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][1]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][20] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][20]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [20]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][21] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][21]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [21]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][22] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][22]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [22]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][23] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][23]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [23]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][24] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][24]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [24]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][25] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][25]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [25]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][26] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][26]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [26]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][27] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][27]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [27]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][28] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][28]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [28]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][29] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][29]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [29]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][2] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][2]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [2]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][30] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][30]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [30]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][31] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][31]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [31]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][3] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[2][3]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [3]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][4] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][4]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [4]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][5] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][5]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [5]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][6] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][6]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [6]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][7] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[2][7]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [7]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][8] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][8]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [8]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[2][9] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_34 ),
        .D(\STAGE2.TRAP.csr_reg[0][9]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[2]__0 [9]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][0] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][0]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][10] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][10]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [10]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][11] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][11]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [11]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][12] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][12]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [12]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][13] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][13]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [13]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][14] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][14]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [14]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][15] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][15]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [15]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][16] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][16]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [16]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][17] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][17]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [17]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][18] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][18]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [18]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][19] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][19]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [19]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][1] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][1]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][20] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][20]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [20]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][21] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][21]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [21]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][22] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][22]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [22]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][23] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][23]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [23]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][24] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][24]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [24]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][25] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][25]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [25]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][26] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][26]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [26]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][27] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][27]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [27]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][28] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][28]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [28]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][29] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][29]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [29]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][2] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][2]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [2]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][30] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][30]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [30]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][31] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][31]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [31]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][3] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[2][3]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [3]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][4] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][4]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [4]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][5] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][5]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [5]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][6] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][6]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [6]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][7] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[2][7]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [7]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][8] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][8]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [8]),
        .R(1'b0));
  FDRE \STAGE2.TRAP.csr_reg[3][9] 
       (.C(clk),
        .CE(\STAGE2.s2_op_dff_n_251 ),
        .D(\STAGE2.TRAP.csr_reg[0][9]_0 ),
        .Q(\STAGE2.TRAP.csr_reg[3]__0 [9]),
        .R(1'b0));
  femto_bd_dff__parameterized6 \STAGE2.s2_op_dff 
       (.D({\STAGE2.TRAP.csr_reg[0][31]_0 ,\STAGE2.TRAP.csr_reg[0][30]_0 ,\STAGE2.TRAP.csr_reg[0][29]_0 ,\STAGE2.TRAP.csr_reg[0][28]_0 ,\STAGE2.TRAP.csr_reg[0][27]_0 ,\STAGE2.TRAP.csr_reg[0][26]_0 ,\STAGE2.TRAP.csr_reg[0][25]_0 ,\STAGE2.TRAP.csr_reg[0][24]_0 ,\STAGE2.TRAP.csr_reg[0][23]_0 ,\STAGE2.TRAP.csr_reg[0][22]_0 ,\STAGE2.TRAP.csr_reg[0][21]_0 ,\STAGE2.TRAP.csr_reg[0][20]_0 ,\STAGE2.TRAP.csr_reg[0][19]_0 ,\STAGE2.TRAP.csr_reg[0][18]_0 ,\STAGE2.TRAP.csr_reg[0][17]_0 ,\STAGE2.TRAP.csr_reg[0][16]_0 ,\STAGE2.TRAP.csr_reg[0][15]_0 ,\STAGE2.TRAP.csr_reg[0][14]_0 ,\STAGE2.TRAP.csr_reg[0][13]_0 ,\STAGE2.TRAP.csr_reg[0][12]_0 ,\STAGE2.TRAP.csr_reg[0][10]_0 ,\STAGE2.TRAP.csr_reg[0][9]_0 ,\STAGE2.TRAP.csr_reg[0][8]_0 ,\STAGE2.TRAP.csr_reg[2][7]_0 ,\STAGE2.TRAP.csr_reg[0][6]_0 ,\STAGE2.TRAP.csr_reg[0][5]_0 ,\STAGE2.TRAP.csr_reg[0][4]_0 ,\STAGE2.TRAP.csr_reg[2][3]_0 ,\STAGE2.TRAP.csr_reg[0][2]_0 ,\STAGE2.TRAP.csr_reg[0][1]_0 ,\STAGE2.TRAP.csr_reg[0][0]_0 }),
        .E(\STAGE2.s2_op_dff_n_33 ),
        .Q({\STAGE2.TRAP.csr_reg[3]__0 [31],\STAGE2.TRAP.csr_reg[3]__0 [28],\STAGE2.TRAP.csr_reg[3]__0 [26],\STAGE2.TRAP.csr_reg[3]__0 [19],\STAGE2.TRAP.csr_reg[3]__0 [13:11]}),
        .\STAGE2.TRAP.csr_reg[0][11] (\STAGE2.TRAP.csr_reg[0][11]_0 ),
        .\STAGE2.TRAP.csr_reg[0][31] (\STAGE2.s2_op_dff_n_250 ),
        .\STAGE2.TRAP.csr_reg[0][3] (\STAGE2.s2_op_dff_n_88 ),
        .\STAGE2.TRAP.csr_reg[0][7] (\STAGE2.s2_op_dff_n_87 ),
        .\STAGE2.TRAP.csr_reg[1][15] (s2_op),
        .\STAGE2.TRAP.csr_reg[1][31] ({\STAGE2.s2_op_dff_n_89 ,\STAGE2.s2_op_dff_n_90 ,\STAGE2.s2_op_dff_n_91 ,\STAGE2.s2_op_dff_n_92 ,\STAGE2.s2_op_dff_n_93 ,\STAGE2.s2_op_dff_n_94 ,\STAGE2.s2_op_dff_n_95 ,\STAGE2.s2_op_dff_n_96 ,\STAGE2.s2_op_dff_n_97 ,\STAGE2.s2_op_dff_n_98 ,\STAGE2.s2_op_dff_n_99 ,\STAGE2.s2_op_dff_n_100 ,\STAGE2.s2_op_dff_n_101 ,\STAGE2.s2_op_dff_n_102 ,\STAGE2.s2_op_dff_n_103 ,\STAGE2.s2_op_dff_n_104 ,\STAGE2.s2_op_dff_n_105 ,\STAGE2.s2_op_dff_n_106 ,\STAGE2.s2_op_dff_n_107 ,\STAGE2.s2_op_dff_n_108 ,\STAGE2.s2_op_dff_n_109 ,\STAGE2.s2_op_dff_n_110 ,\STAGE2.s2_op_dff_n_111 ,\STAGE2.s2_op_dff_n_112 ,\STAGE2.s2_op_dff_n_113 ,\STAGE2.s2_op_dff_n_114 ,\STAGE2.s2_op_dff_n_115 ,\STAGE2.s2_op_dff_n_116 ,\STAGE2.s2_op_dff_n_117 ,\STAGE2.s2_op_dff_n_118 ,\STAGE2.s2_op_dff_n_119 ,\STAGE2.s2_op_dff_n_120 }),
        .\STAGE2.TRAP.csr_reg[2][31] (\STAGE2.s2_op_dff_n_34 ),
        .\STAGE2.TRAP.csr_reg[3][0] (\STAGE2.s2_op_dff_n_251 ),
        .clk(clk),
        .\d_reg[0]_0 (\STAGE2.s2_op_dff_n_195 ),
        .\d_reg[0]_1 (\STAGE2.s2_op_dff_n_200 ),
        .\d_reg[0]_2 (\STAGE2.s2_op_dff_n_254 ),
        .\d_reg[100]_0 (\STAGE2.s2_op_dff_n_205 ),
        .\d_reg[100]_1 (\STAGE2.s2_op_dff_n_209 ),
        .\d_reg[101]_0 (\STAGE2.s2_op_dff_n_210 ),
        .\d_reg[101]_1 (\STAGE2.s2_op_dff_n_211 ),
        .\d_reg[102]_0 (\STAGE2.s2_op_dff_n_212 ),
        .\d_reg[102]_1 (\STAGE2.s2_op_dff_n_214 ),
        .\d_reg[103]_0 (\STAGE2.s2_op_dff_n_215 ),
        .\d_reg[103]_1 (\STAGE2.s2_op_dff_n_218 ),
        .\d_reg[104]_0 (\STAGE2.s2_op_dff_n_219 ),
        .\d_reg[104]_1 (\STAGE2.s2_op_dff_n_220 ),
        .\d_reg[105]_0 (\STAGE2.s2_op_dff_n_221 ),
        .\d_reg[106]_0 (\STAGE2.s2_op_dff_n_222 ),
        .\d_reg[107]_0 (\STAGE2.s2_op_dff_n_226 ),
        .\d_reg[108]_0 (\STAGE2.s2_op_dff_n_227 ),
        .\d_reg[109]_0 (\STAGE2.s2_op_dff_n_231 ),
        .\d_reg[110]_0 (\STAGE2.s2_op_dff_n_232 ),
        .\d_reg[110]_1 (\STAGE2.s2_op_dff_n_233 ),
        .\d_reg[111]_0 (\STAGE2.s2_op_dff_n_234 ),
        .\d_reg[111]_1 (\STAGE2.s2_op_dff_n_235 ),
        .\d_reg[112]_0 (\STAGE2.s2_op_dff_n_236 ),
        .\d_reg[112]_1 (\STAGE2.s2_op_dff_n_239 ),
        .\d_reg[113]_0 (\STAGE2.s2_op_dff_n_240 ),
        .\d_reg[113]_1 (\STAGE2.s2_op_dff_n_241 ),
        .\d_reg[116]_0 (\STAGE2.s2_op_dff_n_193 ),
        .\d_reg[117]_0 (\STAGE2.s2_op_dff_n_190 ),
        .\d_reg[118]_0 (\STAGE2.s2_op_dff_n_188 ),
        .\d_reg[119]_0 (\STAGE2.s2_op_dff_n_187 ),
        .\d_reg[11]_0 (\STAGE2.s2_op_dff_n_171 ),
        .\d_reg[120]_0 (\STAGE2.s2_op_dff_n_180 ),
        .\d_reg[121]_0 (\STAGE2.s2_op_dff_n_181 ),
        .\d_reg[122]_0 (\STAGE2.s2_op_dff_n_178 ),
        .\d_reg[123]_0 (\STAGE2.s2_op_dff_n_174 ),
        .\d_reg[124]_0 (\STAGE2.s2_op_dff_n_173 ),
        .\d_reg[125]_0 (\STAGE2.s2_op_dff_n_172 ),
        .\d_reg[125]_1 (\STAGE2.s2_op_dff_n_242 ),
        .\d_reg[126]_0 (\STAGE2.s2_op_dff_n_162 ),
        .\d_reg[126]_1 (\STAGE2.s2_op_dff_n_243 ),
        .\d_reg[127]_0 (\STAGE2.s2_op_dff_n_164 ),
        .\d_reg[127]_1 (\STAGE2.s2_op_dff_n_244 ),
        .\d_reg[128]_0 (\STAGE2.s2_op_dff_n_123 ),
        .\d_reg[129]_0 (\STAGE2.s2_op_dff_n_122 ),
        .\d_reg[129]_1 (\STAGE2.s2_op_dff_n_126 ),
        .\d_reg[129]_2 (\STAGE2.s2_op_dff_n_249 ),
        .\d_reg[12]_0 (\STAGE2.s2_op_dff_n_161 ),
        .\d_reg[130]_0 (\STAGE2.s2_op_dff_n_124 ),
        .\d_reg[131]_0 (\STAGE2.s2_op_dff_n_125 ),
        .\d_reg[132]_0 (\STAGE2.s2_op_dff_n_207 ),
        .\d_reg[133]_0 (\STAGE2.s2_op_dff_n_206 ),
        .\d_reg[133]_1 (\STAGE2.s2_op_dff_n_245 ),
        .\d_reg[134]_0 (\STAGE2.s2_op_dff_n_208 ),
        .\d_reg[135]_0 (\STAGE2.s2_op_dff_n_213 ),
        .\d_reg[136]_0 (\STAGE2.s2_op_dff_n_216 ),
        .\d_reg[137]_0 (\STAGE2.s2_op_dff_n_217 ),
        .\d_reg[138]_0 (\STAGE2.s2_op_dff_n_224 ),
        .\d_reg[139]_0 (\STAGE2.s2_op_dff_n_223 ),
        .\d_reg[13]_0 (\STAGE2.s2_op_dff_n_163 ),
        .\d_reg[140]_0 (\STAGE2.s2_op_dff_n_225 ),
        .\d_reg[140]_1 (\STAGE2.s2_op_dff_n_246 ),
        .\d_reg[141]_0 (\STAGE2.s2_op_dff_n_228 ),
        .\d_reg[142]_0 (\STAGE2.s2_op_dff_n_229 ),
        .\d_reg[142]_1 (\STAGE2.s2_op_dff_n_247 ),
        .\d_reg[143]_0 (\STAGE2.s2_op_dff_n_230 ),
        .\d_reg[144]_0 (\STAGE2.s2_op_dff_n_238 ),
        .\d_reg[145]_0 (\STAGE2.s2_op_dff_n_237 ),
        .\d_reg[145]_1 (\STAGE2.s2_op_dff_n_248 ),
        .\d_reg[15]_0 (\STAGE2.s2_op_dff_n_121 ),
        .\d_reg[15]_1 (\STAGE2.s2_op_dff_n_159 ),
        .\d_reg[1]_0 (\STAGE2.s2_op_dff_n_198 ),
        .\d_reg[1]_1 (\BUS_RESP_CTRL.dbus_resp_dff_n_17 ),
        .\d_reg[1]_10 (\BUS_RESP_CTRL.dbus_resp_dff_n_4 ),
        .\d_reg[1]_11 (\BUS_RESP_CTRL.dbus_resp_dff_n_3 ),
        .\d_reg[1]_12 (\BUS_RESP_CTRL.dbus_resp_dff_n_0 ),
        .\d_reg[1]_13 (\BUS_RESP_CTRL.dbus_resp_dff_n_10 ),
        .\d_reg[1]_14 (\BUS_RESP_CTRL.dbus_resp_dff_n_9 ),
        .\d_reg[1]_15 (\BUS_RESP_CTRL.dbus_resp_dff_n_8 ),
        .\d_reg[1]_16 (\BUS_RESP_CTRL.dbus_resp_dff_n_7 ),
        .\d_reg[1]_17 (\BUS_RESP_CTRL.dbus_resp_dff_n_6 ),
        .\d_reg[1]_18 (\BUS_RESP_CTRL.dbus_resp_dff_n_1 ),
        .\d_reg[1]_2 (\BUS_RESP_CTRL.dbus_resp_dff_n_16 ),
        .\d_reg[1]_3 (\BUS_RESP_CTRL.dbus_resp_dff_n_15 ),
        .\d_reg[1]_4 (\BUS_RESP_CTRL.dbus_resp_dff_n_14 ),
        .\d_reg[1]_5 (\BUS_RESP_CTRL.dbus_resp_dff_n_13 ),
        .\d_reg[1]_6 (\BUS_RESP_CTRL.dbus_resp_dff_n_12 ),
        .\d_reg[1]_7 (\BUS_RESP_CTRL.dbus_resp_dff_n_11 ),
        .\d_reg[1]_8 (\BUS_RESP_CTRL.dbus_resp_dff_n_24 ),
        .\d_reg[1]_9 (\BUS_RESP_CTRL.dbus_resp_dff_n_5 ),
        .\d_reg[2]_0 (\STAGE2.s2_op_dff_n_194 ),
        .\d_reg[2]_1 (\PIPELINE.plc_state_dff_n_6 ),
        .\d_reg[2]_2 (\BUS_RESP_CTRL.dbus_resp_dff_n_25 ),
        .\d_reg[2]_3 (\BUS_RESP_CTRL.dbus_resp_dff_n_2 ),
        .\d_reg[2]_4 (\BUS_RESP_CTRL.dbus_resp_dff_n_19 ),
        .\d_reg[2]_5 (\BUS_RESP_CTRL.dbus_resp_dff_n_20 ),
        .\d_reg[2]_6 (\BUS_RESP_CTRL.dbus_resp_dff_n_21 ),
        .\d_reg[2]_7 (\BUS_RESP_CTRL.dbus_resp_dff_n_22 ),
        .\d_reg[2]_8 (\BUS_RESP_CTRL.dbus_resp_dff_n_23 ),
        .\d_reg[31]_0 ({\STAGE2.s2_op_dff_n_127 ,\STAGE2.s2_op_dff_n_128 ,\STAGE2.s2_op_dff_n_129 ,\STAGE2.s2_op_dff_n_130 ,\STAGE2.s2_op_dff_n_131 ,\STAGE2.s2_op_dff_n_132 ,\STAGE2.s2_op_dff_n_133 ,\STAGE2.s2_op_dff_n_134 ,\STAGE2.s2_op_dff_n_135 ,\STAGE2.s2_op_dff_n_136 ,\STAGE2.s2_op_dff_n_137 ,\STAGE2.s2_op_dff_n_138 ,\STAGE2.s2_op_dff_n_139 ,\STAGE2.s2_op_dff_n_140 ,\STAGE2.s2_op_dff_n_141 ,\STAGE2.s2_op_dff_n_142 ,\STAGE2.s2_op_dff_n_143 ,\STAGE2.s2_op_dff_n_144 ,\STAGE2.s2_op_dff_n_145 ,\STAGE2.s2_op_dff_n_146 ,\STAGE2.s2_op_dff_n_147 ,\STAGE2.s2_op_dff_n_148 ,\STAGE2.s2_op_dff_n_149 ,\STAGE2.s2_op_dff_n_150 ,\STAGE2.s2_op_dff_n_151 ,\STAGE2.s2_op_dff_n_152 ,\STAGE2.s2_op_dff_n_153 ,\STAGE2.s2_op_dff_n_154 ,\STAGE2.s2_op_dff_n_155 ,\STAGE2.s2_op_dff_n_156 ,\STAGE2.s2_op_dff_n_157 ,\STAGE2.s2_op_dff_n_158 }),
        .\d_reg[4]_0 (\STAGE2.s2_op_dff_n_189 ),
        .\d_reg[66]_0 (\STAGE2.s2_op_dff_n_253 ),
        .\d_reg[66]_1 (\BUS_RESP_CTRL.dbus_resp_dff_n_18 ),
        .\d_reg[82]_0 (\STAGE2.s2_op_dff_n_196 ),
        .\d_reg[83]_0 (\STAGE2.s2_op_dff_n_199 ),
        .\d_reg[84]_0 (\STAGE2.s2_op_dff_n_197 ),
        .\d_reg[86]_0 (\STAGE2.s2_op_dff_n_191 ),
        .\d_reg[90]_0 (\STAGE2.s2_op_dff_n_182 ),
        .\d_reg[90]_1 (\STAGE2.s2_op_dff_n_183 ),
        .\d_reg[91]_0 (\STAGE2.s2_op_dff_n_177 ),
        .\d_reg[91]_1 (\STAGE2.s2_op_dff_n_179 ),
        .\d_reg[92]_0 (\STAGE2.s2_op_dff_n_175 ),
        .\d_reg[92]_1 (\STAGE2.s2_op_dff_n_176 ),
        .\d_reg[93]_0 (\STAGE2.s2_op_dff_n_170 ),
        .\d_reg[94]_0 (\STAGE2.s2_op_dff_n_168 ),
        .\d_reg[95]_0 (\STAGE2.s2_op_dff_n_167 ),
        .\d_reg[96]_0 (\STAGE2.s2_op_dff_n_165 ),
        .\d_reg[96]_1 (\STAGE2.s2_op_dff_n_166 ),
        .\d_reg[97]_0 (\STAGE2.s2_op_dff_n_160 ),
        .\d_reg[98]_0 (\STAGE2.s2_op_dff_n_201 ),
        .\d_reg[98]_1 (\STAGE2.s2_op_dff_n_202 ),
        .\d_reg[99]_0 (\STAGE2.s2_op_dff_n_203 ),
        .\d_reg[99]_1 (\STAGE2.s2_op_dff_n_204 ),
        .dbus_rdata({dbus_rdata[27:23],dbus_rdata[14:0]}),
        .ext_int_handled(ext_int_handled),
        .ext_int_trigger(ext_int_trigger),
        .p_0_in0_in(p_0_in0_in),
        .p_1_in8_in(p_1_in8_in),
        .p_1_in9_in(p_1_in9_in),
        .p_2_in(p_2_in),
        .\rst_r_reg[9] (\PIPELINE.plc_state_dff_n_72 ),
        .rstn(rstn),
        .\s1_reg[0] (\PIPELINE.pipeline_n_72 ),
        .\s1_reg[33] ({p_16_out[145:114],p_16_out[96],p_16_out[92:87],p_16_out[85],p_16_out[77:74],p_16_out[68:67],p_16_out[65:34],p_8_in,\PIPELINE.pipeline_n_3 ,p_16_out[31:0]}),
        .\s1_reg[38] (\PIPELINE.pipeline_n_55 ),
        .\s1_reg[38]_0 (\PIPELINE.pipeline_n_202 ),
        .\s1_reg[38]_1 (\PIPELINE.pipeline_n_53 ),
        .\s1_reg[38]_2 (\PIPELINE.pipeline_n_46 ),
        .\s1_reg[38]_3 (\PIPELINE.pipeline_n_47 ),
        .\s1_reg[38]_4 (\PIPELINE.pipeline_n_48 ),
        .\s1_reg[38]_5 (\PIPELINE.pipeline_n_49 ),
        .\s1_reg[38]_6 (\PIPELINE.pipeline_n_50 ),
        .\s1_reg[38]_7 (\PIPELINE.pipeline_n_51 ),
        .\s1_reg[38]_8 (\PIPELINE.pipeline_n_192 ),
        .\s1_reg[40] (\PIPELINE.pipeline_n_71 ),
        .\s1_reg[40]_0 (\PIPELINE.pipeline_n_70 ),
        .\s1_reg[40]_1 (\PIPELINE.pipeline_n_69 ),
        .\s1_reg[40]_10 (\PIPELINE.pipeline_n_60 ),
        .\s1_reg[40]_11 (\PIPELINE.pipeline_n_59 ),
        .\s1_reg[40]_12 (\PIPELINE.pipeline_n_58 ),
        .\s1_reg[40]_13 (\PIPELINE.pipeline_n_57 ),
        .\s1_reg[40]_14 (\PIPELINE.pipeline_n_56 ),
        .\s1_reg[40]_15 (\PIPELINE.pipeline_n_54 ),
        .\s1_reg[40]_2 (\PIPELINE.pipeline_n_68 ),
        .\s1_reg[40]_3 (\PIPELINE.pipeline_n_67 ),
        .\s1_reg[40]_4 (\PIPELINE.pipeline_n_66 ),
        .\s1_reg[40]_5 (\PIPELINE.pipeline_n_65 ),
        .\s1_reg[40]_6 (\PIPELINE.pipeline_n_64 ),
        .\s1_reg[40]_7 (\PIPELINE.pipeline_n_63 ),
        .\s1_reg[40]_8 (\PIPELINE.pipeline_n_62 ),
        .\s1_reg[40]_9 (\PIPELINE.pipeline_n_61 ),
        .\s1_reg[41] (\PIPELINE.pipeline_n_74 ),
        .\s1_reg[42] (\PIPELINE.pipeline_n_75 ),
        .\s1_reg[43] (\PIPELINE.pipeline_n_76 ),
        .\s1_reg[44] (\PIPELINE.pipeline_n_77 ),
        .\s1_reg[46] (\PIPELINE.pipeline_n_10 ),
        .\s1_reg[47] (\PIPELINE.pipeline_n_80 ),
        .\s1_reg[47]_0 (\PIPELINE.pipeline_n_78 ),
        .\s1_reg[48] (\PIPELINE.pipeline_n_79 ),
        .\s1_reg[48]_0 (\PIPELINE.pipeline_n_194 ),
        .\s1_reg[49] (\PIPELINE.pipeline_n_7 ),
        .\s1_reg[49]_0 (\PIPELINE.pipeline_n_52 ),
        .\s1_reg[50] (\PIPELINE.pipeline_n_6 ),
        .\s1_reg[51] (\STAGE1.regfile_n_59 ),
        .\s1_reg[51]_0 (\STAGE1.regfile_n_58 ),
        .\s1_reg[51]_1 (\PIPELINE.pipeline_n_5 ),
        .\s1_reg[52] (\STAGE1.regfile_n_62 ),
        .\s1_reg[52]_0 (\STAGE1.regfile_n_57 ),
        .\s1_reg[52]_1 (\PIPELINE.pipeline_n_4 ),
        .\s1_reg[52]_10 (\STAGE1.regfile_n_50 ),
        .\s1_reg[52]_11 (\STAGE1.regfile_n_49 ),
        .\s1_reg[52]_12 (\STAGE1.regfile_n_48 ),
        .\s1_reg[52]_13 (\STAGE1.regfile_n_45 ),
        .\s1_reg[52]_14 (\STAGE1.regfile_n_47 ),
        .\s1_reg[52]_15 (\STAGE1.regfile_n_46 ),
        .\s1_reg[52]_16 (\STAGE1.regfile_n_63 ),
        .\s1_reg[52]_17 (\STAGE1.regfile_n_64 ),
        .\s1_reg[52]_18 (\STAGE1.regfile_n_66 ),
        .\s1_reg[52]_19 (\STAGE1.regfile_n_67 ),
        .\s1_reg[52]_2 (\STAGE1.regfile_n_61 ),
        .\s1_reg[52]_20 (\STAGE1.regfile_n_65 ),
        .\s1_reg[52]_21 (\STAGE1.regfile_n_68 ),
        .\s1_reg[52]_22 (\STAGE1.regfile_n_69 ),
        .\s1_reg[52]_23 (\STAGE1.regfile_n_70 ),
        .\s1_reg[52]_24 (\STAGE1.regfile_n_72 ),
        .\s1_reg[52]_25 (\STAGE1.regfile_n_73 ),
        .\s1_reg[52]_26 (\STAGE1.regfile_n_71 ),
        .\s1_reg[52]_27 (\STAGE1.regfile_n_74 ),
        .\s1_reg[52]_28 (\STAGE1.regfile_n_75 ),
        .\s1_reg[52]_29 (\STAGE1.regfile_n_76 ),
        .\s1_reg[52]_3 (\STAGE1.regfile_n_60 ),
        .\s1_reg[52]_30 (\STAGE1.regfile_n_44 ),
        .\s1_reg[52]_31 (\STAGE1.regfile_n_43 ),
        .\s1_reg[52]_4 (\STAGE1.regfile_n_56 ),
        .\s1_reg[52]_5 (\STAGE1.regfile_n_55 ),
        .\s1_reg[52]_6 (\STAGE1.regfile_n_54 ),
        .\s1_reg[52]_7 (\STAGE1.regfile_n_51 ),
        .\s1_reg[52]_8 (\STAGE1.regfile_n_53 ),
        .\s1_reg[52]_9 (\STAGE1.regfile_n_52 ),
        .\s1_reg[54]_rep (\PIPELINE.pipeline_n_45 ),
        .\s1_reg[55] (\PIPELINE.pipeline_n_2 ),
        .\s1_reg[56] (\STAGE1.regfile_n_23 ),
        .\s1_reg[56]_0 (\STAGE1.regfile_n_22 ),
        .\s1_reg[56]_1 (\STAGE1.regfile_n_25 ),
        .\s1_reg[56]_10 (\STAGE1.regfile_n_5 ),
        .\s1_reg[56]_2 (\STAGE1.regfile_n_24 ),
        .\s1_reg[56]_3 (\STAGE1.regfile_n_30 ),
        .\s1_reg[56]_4 (\STAGE1.regfile_n_29 ),
        .\s1_reg[56]_5 (\STAGE1.regfile_n_33 ),
        .\s1_reg[56]_6 (\STAGE1.regfile_n_32 ),
        .\s1_reg[56]_7 (\STAGE1.regfile_n_12 ),
        .\s1_reg[56]_8 (\STAGE1.regfile_n_11 ),
        .\s1_reg[56]_9 (\STAGE1.regfile_n_6 ),
        .\s1_reg[57] (\STAGE1.regfile_n_20 ),
        .\s1_reg[57]_0 (\PIPELINE.pipeline_n_0 ),
        .\s1_reg[57]_1 (\STAGE1.regfile_n_26 ),
        .\s1_reg[57]_10 (\STAGE1.regfile_n_39 ),
        .\s1_reg[57]_11 (\STAGE1.regfile_n_40 ),
        .\s1_reg[57]_12 (\STAGE1.regfile_n_41 ),
        .\s1_reg[57]_13 (\STAGE1.regfile_n_42 ),
        .\s1_reg[57]_14 (\STAGE1.regfile_n_19 ),
        .\s1_reg[57]_15 (\STAGE1.regfile_n_18 ),
        .\s1_reg[57]_16 (\STAGE1.regfile_n_17 ),
        .\s1_reg[57]_17 (\STAGE1.regfile_n_16 ),
        .\s1_reg[57]_18 (\STAGE1.regfile_n_15 ),
        .\s1_reg[57]_19 (\STAGE1.regfile_n_14 ),
        .\s1_reg[57]_2 (\STAGE1.regfile_n_27 ),
        .\s1_reg[57]_20 (\STAGE1.regfile_n_13 ),
        .\s1_reg[57]_21 (\STAGE1.regfile_n_9 ),
        .\s1_reg[57]_22 (\STAGE1.regfile_n_8 ),
        .\s1_reg[57]_23 (\STAGE1.regfile_n_7 ),
        .\s1_reg[57]_24 (\STAGE1.regfile_n_3 ),
        .\s1_reg[57]_25 (\STAGE1.regfile_n_2 ),
        .\s1_reg[57]_26 (\STAGE1.regfile_n_1 ),
        .\s1_reg[57]_27 (\STAGE1.regfile_n_0 ),
        .\s1_reg[57]_3 (\STAGE1.regfile_n_28 ),
        .\s1_reg[57]_4 (\STAGE1.regfile_n_31 ),
        .\s1_reg[57]_5 (\STAGE1.regfile_n_34 ),
        .\s1_reg[57]_6 (\STAGE1.regfile_n_35 ),
        .\s1_reg[57]_7 (\STAGE1.regfile_n_36 ),
        .\s1_reg[57]_8 (\STAGE1.regfile_n_37 ),
        .\s1_reg[57]_9 (\STAGE1.regfile_n_38 ),
        .\s1_reg[62] (\PIPELINE.pipeline_n_195 ),
        .\s1_reg[63] (\PIPELINE.pipeline_n_196 ),
        .\s1_reg[64] (\PIPELINE.pipeline_n_197 ),
        .\s2_reg[0] (\PIPELINE.pipeline_n_44 ),
        .\s2_reg[0]_0 (\PIPELINE.pipeline_n_81 ),
        .\xr_reg[10][31] (\STAGE2.s2_op_dff_n_40 ),
        .\xr_reg[11][31] (\STAGE2.s2_op_dff_n_39 ),
        .\xr_reg[12][31] (\STAGE2.s2_op_dff_n_38 ),
        .\xr_reg[13][31] (\STAGE2.s2_op_dff_n_37 ),
        .\xr_reg[14][23] (\STAGE2.s2_op_dff_n_82 ),
        .\xr_reg[14][24] (\STAGE2.s2_op_dff_n_83 ),
        .\xr_reg[14][25] (\STAGE2.s2_op_dff_n_84 ),
        .\xr_reg[14][26] (\STAGE2.s2_op_dff_n_85 ),
        .\xr_reg[14][27] (\STAGE2.s2_op_dff_n_86 ),
        .\xr_reg[14][31] (\STAGE2.s2_op_dff_n_32 ),
        .\xr_reg[14][31]_0 (\STAGE2.s2_op_dff_n_36 ),
        .\xr_reg[14][31]_1 ({\STAGE2.s2_op_dff_n_50 ,\STAGE2.s2_op_dff_n_51 ,\STAGE2.s2_op_dff_n_52 ,\STAGE2.s2_op_dff_n_53 ,\STAGE2.s2_op_dff_n_54 ,\STAGE2.s2_op_dff_n_55 ,\STAGE2.s2_op_dff_n_56 ,\STAGE2.s2_op_dff_n_57 ,\STAGE2.s2_op_dff_n_58 ,\STAGE2.s2_op_dff_n_59 ,\STAGE2.s2_op_dff_n_60 ,\STAGE2.s2_op_dff_n_61 ,\STAGE2.s2_op_dff_n_62 ,\STAGE2.s2_op_dff_n_63 ,\STAGE2.s2_op_dff_n_64 ,\STAGE2.s2_op_dff_n_65 ,\STAGE2.s2_op_dff_n_66 ,\STAGE2.s2_op_dff_n_67 ,\STAGE2.s2_op_dff_n_68 ,\STAGE2.s2_op_dff_n_69 ,\STAGE2.s2_op_dff_n_70 ,\STAGE2.s2_op_dff_n_71 ,\STAGE2.s2_op_dff_n_72 ,\STAGE2.s2_op_dff_n_73 ,\STAGE2.s2_op_dff_n_74 ,\STAGE2.s2_op_dff_n_75 ,\STAGE2.s2_op_dff_n_76 ,\STAGE2.s2_op_dff_n_77 ,\STAGE2.s2_op_dff_n_78 ,\STAGE2.s2_op_dff_n_79 ,\STAGE2.s2_op_dff_n_80 ,\STAGE2.s2_op_dff_n_81 }),
        .\xr_reg[14][3] (\STAGE2.s2_op_dff_n_192 ),
        .\xr_reg[14][5] (\STAGE2.s2_op_dff_n_186 ),
        .\xr_reg[14][6] (\STAGE2.s2_op_dff_n_185 ),
        .\xr_reg[14][7] (\STAGE2.s2_op_dff_n_184 ),
        .\xr_reg[15][31] (\STAGE2.s2_op_dff_n_35 ),
        .\xr_reg[1][31] (xr),
        .\xr_reg[2][31] (\STAGE2.s2_op_dff_n_48 ),
        .\xr_reg[3][31] (\STAGE2.s2_op_dff_n_47 ),
        .\xr_reg[4][31] (\STAGE2.s2_op_dff_n_46 ),
        .\xr_reg[5][31] (\STAGE2.s2_op_dff_n_45 ),
        .\xr_reg[6][31] (\STAGE2.s2_op_dff_n_44 ),
        .\xr_reg[7][31] (\STAGE2.s2_op_dff_n_43 ),
        .\xr_reg[8][31] (\STAGE2.s2_op_dff_n_42 ),
        .\xr_reg[9][31] (\STAGE2.s2_op_dff_n_41 ));
  femto_bd_dff__parameterized7 core_fault_dff
       (.E(\PIPELINE.pipeline_n_73 ),
        .clk(clk),
        .core_fault(core_fault),
        .\rst_r_reg[9] (\PREFETCHER.if_pc_dff_n_0 ));
  femto_bd_dff__parameterized8 core_fault_pc_dff
       (.D(s1_pc),
        .E(\PIPELINE.pipeline_n_73 ),
        .clk(clk),
        .core_fault_pc(core_fault_pc));
endmodule

(* ORIG_REF_NAME = "dbus_conn" *) 
module femto_bd_dbus_conn
   (m_rdata,
    s_bridge_resp,
    s_rom_resp,
    s_nor_resp,
    s_qspi_resp,
    s_tcm_resp,
    s_sram_resp,
    s_qspi_rdata,
    s_bridge_rdata,
    s_nor_rdata,
    s_rom_rdata,
    s_sram_rdata,
    s_tcm_rdata);
  output [31:0]m_rdata;
  input s_bridge_resp;
  input s_rom_resp;
  input s_nor_resp;
  input s_qspi_resp;
  input s_tcm_resp;
  input s_sram_resp;
  input [31:0]s_qspi_rdata;
  input [31:0]s_bridge_rdata;
  input [31:0]s_nor_rdata;
  input [31:0]s_rom_rdata;
  input [31:0]s_sram_rdata;
  input [31:0]s_tcm_rdata;

  wire [31:0]m_rdata;
  wire \m_rdata_reg[0]_i_1_n_0 ;
  wire \m_rdata_reg[0]_i_2_n_0 ;
  wire \m_rdata_reg[0]_i_3_n_0 ;
  wire \m_rdata_reg[10]_i_1_n_0 ;
  wire \m_rdata_reg[10]_i_2_n_0 ;
  wire \m_rdata_reg[10]_i_3_n_0 ;
  wire \m_rdata_reg[11]_i_1_n_0 ;
  wire \m_rdata_reg[11]_i_2_n_0 ;
  wire \m_rdata_reg[11]_i_3_n_0 ;
  wire \m_rdata_reg[12]_i_1_n_0 ;
  wire \m_rdata_reg[12]_i_2_n_0 ;
  wire \m_rdata_reg[12]_i_3_n_0 ;
  wire \m_rdata_reg[13]_i_1_n_0 ;
  wire \m_rdata_reg[13]_i_2_n_0 ;
  wire \m_rdata_reg[13]_i_3_n_0 ;
  wire \m_rdata_reg[14]_i_1_n_0 ;
  wire \m_rdata_reg[14]_i_2_n_0 ;
  wire \m_rdata_reg[14]_i_3_n_0 ;
  wire \m_rdata_reg[15]_i_1_n_0 ;
  wire \m_rdata_reg[15]_i_2_n_0 ;
  wire \m_rdata_reg[15]_i_3_n_0 ;
  wire \m_rdata_reg[16]_i_1_n_0 ;
  wire \m_rdata_reg[16]_i_2_n_0 ;
  wire \m_rdata_reg[16]_i_3_n_0 ;
  wire \m_rdata_reg[17]_i_1_n_0 ;
  wire \m_rdata_reg[17]_i_2_n_0 ;
  wire \m_rdata_reg[17]_i_3_n_0 ;
  wire \m_rdata_reg[18]_i_1_n_0 ;
  wire \m_rdata_reg[18]_i_2_n_0 ;
  wire \m_rdata_reg[18]_i_3_n_0 ;
  wire \m_rdata_reg[19]_i_1_n_0 ;
  wire \m_rdata_reg[19]_i_2_n_0 ;
  wire \m_rdata_reg[19]_i_3_n_0 ;
  wire \m_rdata_reg[1]_i_1_n_0 ;
  wire \m_rdata_reg[1]_i_2_n_0 ;
  wire \m_rdata_reg[1]_i_3_n_0 ;
  wire \m_rdata_reg[20]_i_1_n_0 ;
  wire \m_rdata_reg[20]_i_2_n_0 ;
  wire \m_rdata_reg[20]_i_3_n_0 ;
  wire \m_rdata_reg[21]_i_1_n_0 ;
  wire \m_rdata_reg[21]_i_2_n_0 ;
  wire \m_rdata_reg[21]_i_3_n_0 ;
  wire \m_rdata_reg[22]_i_1_n_0 ;
  wire \m_rdata_reg[22]_i_2_n_0 ;
  wire \m_rdata_reg[22]_i_3_n_0 ;
  wire \m_rdata_reg[23]_i_1_n_0 ;
  wire \m_rdata_reg[23]_i_2_n_0 ;
  wire \m_rdata_reg[23]_i_3_n_0 ;
  wire \m_rdata_reg[24]_i_1_n_0 ;
  wire \m_rdata_reg[24]_i_2_n_0 ;
  wire \m_rdata_reg[24]_i_3_n_0 ;
  wire \m_rdata_reg[25]_i_1_n_0 ;
  wire \m_rdata_reg[25]_i_2_n_0 ;
  wire \m_rdata_reg[25]_i_3_n_0 ;
  wire \m_rdata_reg[26]_i_1_n_0 ;
  wire \m_rdata_reg[26]_i_2_n_0 ;
  wire \m_rdata_reg[26]_i_3_n_0 ;
  wire \m_rdata_reg[27]_i_1_n_0 ;
  wire \m_rdata_reg[27]_i_2_n_0 ;
  wire \m_rdata_reg[27]_i_3_n_0 ;
  wire \m_rdata_reg[28]_i_1_n_0 ;
  wire \m_rdata_reg[28]_i_2_n_0 ;
  wire \m_rdata_reg[28]_i_3_n_0 ;
  wire \m_rdata_reg[29]_i_1_n_0 ;
  wire \m_rdata_reg[29]_i_2_n_0 ;
  wire \m_rdata_reg[29]_i_3_n_0 ;
  wire \m_rdata_reg[2]_i_1_n_0 ;
  wire \m_rdata_reg[2]_i_2_n_0 ;
  wire \m_rdata_reg[2]_i_3_n_0 ;
  wire \m_rdata_reg[30]_i_1_n_0 ;
  wire \m_rdata_reg[30]_i_2_n_0 ;
  wire \m_rdata_reg[30]_i_3_n_0 ;
  wire \m_rdata_reg[31]_i_1_n_0 ;
  wire \m_rdata_reg[31]_i_2_n_0 ;
  wire \m_rdata_reg[31]_i_3_n_0 ;
  wire \m_rdata_reg[31]_i_4_n_0 ;
  wire \m_rdata_reg[3]_i_1_n_0 ;
  wire \m_rdata_reg[3]_i_2_n_0 ;
  wire \m_rdata_reg[3]_i_3_n_0 ;
  wire \m_rdata_reg[4]_i_1_n_0 ;
  wire \m_rdata_reg[4]_i_2_n_0 ;
  wire \m_rdata_reg[4]_i_3_n_0 ;
  wire \m_rdata_reg[5]_i_1_n_0 ;
  wire \m_rdata_reg[5]_i_2_n_0 ;
  wire \m_rdata_reg[5]_i_3_n_0 ;
  wire \m_rdata_reg[6]_i_1_n_0 ;
  wire \m_rdata_reg[6]_i_2_n_0 ;
  wire \m_rdata_reg[6]_i_3_n_0 ;
  wire \m_rdata_reg[7]_i_1_n_0 ;
  wire \m_rdata_reg[7]_i_2_n_0 ;
  wire \m_rdata_reg[7]_i_3_n_0 ;
  wire \m_rdata_reg[8]_i_1_n_0 ;
  wire \m_rdata_reg[8]_i_2_n_0 ;
  wire \m_rdata_reg[8]_i_3_n_0 ;
  wire \m_rdata_reg[9]_i_1_n_0 ;
  wire \m_rdata_reg[9]_i_2_n_0 ;
  wire \m_rdata_reg[9]_i_3_n_0 ;
  wire [31:0]s_bridge_rdata;
  wire s_bridge_resp;
  wire [31:0]s_nor_rdata;
  wire s_nor_resp;
  wire [31:0]s_qspi_rdata;
  wire s_qspi_resp;
  wire [31:0]s_rom_rdata;
  wire s_rom_resp;
  wire [31:0]s_sram_rdata;
  wire s_sram_resp;
  wire [31:0]s_tcm_rdata;
  wire s_tcm_resp;

  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[0] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[0]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[0]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[0]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[0]_i_2_n_0 ),
        .I4(\m_rdata_reg[0]_i_3_n_0 ),
        .O(\m_rdata_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[0]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[0]),
        .I2(s_bridge_rdata[0]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[0]),
        .O(\m_rdata_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[0]_i_3 
       (.I0(s_rom_rdata[0]),
        .I1(s_sram_rdata[0]),
        .I2(s_tcm_rdata[0]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[0]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[10] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[10]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[10]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[10]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[10]_i_2_n_0 ),
        .I4(\m_rdata_reg[10]_i_3_n_0 ),
        .O(\m_rdata_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[10]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[10]),
        .I2(s_bridge_rdata[10]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[10]),
        .O(\m_rdata_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[10]_i_3 
       (.I0(s_rom_rdata[10]),
        .I1(s_sram_rdata[10]),
        .I2(s_tcm_rdata[10]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[10]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[11] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[11]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[11]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[11]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[11]_i_2_n_0 ),
        .I4(\m_rdata_reg[11]_i_3_n_0 ),
        .O(\m_rdata_reg[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[11]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[11]),
        .I2(s_bridge_rdata[11]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[11]),
        .O(\m_rdata_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[11]_i_3 
       (.I0(s_rom_rdata[11]),
        .I1(s_sram_rdata[11]),
        .I2(s_tcm_rdata[11]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[11]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[12] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[12]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[12]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[12]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[12]_i_2_n_0 ),
        .I4(\m_rdata_reg[12]_i_3_n_0 ),
        .O(\m_rdata_reg[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[12]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[12]),
        .I2(s_bridge_rdata[12]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[12]),
        .O(\m_rdata_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[12]_i_3 
       (.I0(s_rom_rdata[12]),
        .I1(s_sram_rdata[12]),
        .I2(s_tcm_rdata[12]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[12]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[13] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[13]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[13]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[13]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[13]_i_2_n_0 ),
        .I4(\m_rdata_reg[13]_i_3_n_0 ),
        .O(\m_rdata_reg[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[13]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[13]),
        .I2(s_bridge_rdata[13]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[13]),
        .O(\m_rdata_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[13]_i_3 
       (.I0(s_rom_rdata[13]),
        .I1(s_sram_rdata[13]),
        .I2(s_tcm_rdata[13]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[13]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[14] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[14]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[14]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[14]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[14]_i_2_n_0 ),
        .I4(\m_rdata_reg[14]_i_3_n_0 ),
        .O(\m_rdata_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[14]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[14]),
        .I2(s_bridge_rdata[14]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[14]),
        .O(\m_rdata_reg[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[14]_i_3 
       (.I0(s_rom_rdata[14]),
        .I1(s_sram_rdata[14]),
        .I2(s_tcm_rdata[14]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[14]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[15] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[15]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[15]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[15]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[15]_i_2_n_0 ),
        .I4(\m_rdata_reg[15]_i_3_n_0 ),
        .O(\m_rdata_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[15]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[15]),
        .I2(s_bridge_rdata[15]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[15]),
        .O(\m_rdata_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[15]_i_3 
       (.I0(s_rom_rdata[15]),
        .I1(s_sram_rdata[15]),
        .I2(s_tcm_rdata[15]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[15]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[16] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[16]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[16]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[16]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[16]_i_2_n_0 ),
        .I4(\m_rdata_reg[16]_i_3_n_0 ),
        .O(\m_rdata_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[16]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[16]),
        .I2(s_bridge_rdata[16]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[16]),
        .O(\m_rdata_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[16]_i_3 
       (.I0(s_rom_rdata[16]),
        .I1(s_sram_rdata[16]),
        .I2(s_tcm_rdata[16]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[16]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[17] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[17]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[17]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[17]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[17]_i_2_n_0 ),
        .I4(\m_rdata_reg[17]_i_3_n_0 ),
        .O(\m_rdata_reg[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[17]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[17]),
        .I2(s_bridge_rdata[17]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[17]),
        .O(\m_rdata_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[17]_i_3 
       (.I0(s_rom_rdata[17]),
        .I1(s_sram_rdata[17]),
        .I2(s_tcm_rdata[17]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[17]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[18] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[18]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[18]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[18]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[18]_i_2_n_0 ),
        .I4(\m_rdata_reg[18]_i_3_n_0 ),
        .O(\m_rdata_reg[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[18]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[18]),
        .I2(s_bridge_rdata[18]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[18]),
        .O(\m_rdata_reg[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[18]_i_3 
       (.I0(s_rom_rdata[18]),
        .I1(s_sram_rdata[18]),
        .I2(s_tcm_rdata[18]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[18]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[19] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[19]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[19]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[19]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[19]_i_2_n_0 ),
        .I4(\m_rdata_reg[19]_i_3_n_0 ),
        .O(\m_rdata_reg[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[19]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[19]),
        .I2(s_bridge_rdata[19]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[19]),
        .O(\m_rdata_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[19]_i_3 
       (.I0(s_rom_rdata[19]),
        .I1(s_sram_rdata[19]),
        .I2(s_tcm_rdata[19]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[19]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[1] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[1]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[1]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[1]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[1]_i_2_n_0 ),
        .I4(\m_rdata_reg[1]_i_3_n_0 ),
        .O(\m_rdata_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[1]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[1]),
        .I2(s_bridge_rdata[1]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[1]),
        .O(\m_rdata_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[1]_i_3 
       (.I0(s_rom_rdata[1]),
        .I1(s_sram_rdata[1]),
        .I2(s_tcm_rdata[1]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[1]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[20] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[20]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[20]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[20]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[20]_i_2_n_0 ),
        .I4(\m_rdata_reg[20]_i_3_n_0 ),
        .O(\m_rdata_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[20]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[20]),
        .I2(s_bridge_rdata[20]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[20]),
        .O(\m_rdata_reg[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[20]_i_3 
       (.I0(s_rom_rdata[20]),
        .I1(s_sram_rdata[20]),
        .I2(s_tcm_rdata[20]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[20]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[21] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[21]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[21]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[21]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[21]_i_2_n_0 ),
        .I4(\m_rdata_reg[21]_i_3_n_0 ),
        .O(\m_rdata_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[21]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[21]),
        .I2(s_bridge_rdata[21]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[21]),
        .O(\m_rdata_reg[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[21]_i_3 
       (.I0(s_rom_rdata[21]),
        .I1(s_sram_rdata[21]),
        .I2(s_tcm_rdata[21]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[21]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[22] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[22]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[22]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[22]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[22]_i_2_n_0 ),
        .I4(\m_rdata_reg[22]_i_3_n_0 ),
        .O(\m_rdata_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[22]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[22]),
        .I2(s_bridge_rdata[22]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[22]),
        .O(\m_rdata_reg[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[22]_i_3 
       (.I0(s_rom_rdata[22]),
        .I1(s_sram_rdata[22]),
        .I2(s_tcm_rdata[22]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[22]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[23] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[23]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[23]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[23]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[23]_i_2_n_0 ),
        .I4(\m_rdata_reg[23]_i_3_n_0 ),
        .O(\m_rdata_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[23]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[23]),
        .I2(s_bridge_rdata[23]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[23]),
        .O(\m_rdata_reg[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[23]_i_3 
       (.I0(s_rom_rdata[23]),
        .I1(s_sram_rdata[23]),
        .I2(s_tcm_rdata[23]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[23]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[24] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[24]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[24]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[24]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[24]_i_2_n_0 ),
        .I4(\m_rdata_reg[24]_i_3_n_0 ),
        .O(\m_rdata_reg[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[24]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[24]),
        .I2(s_bridge_rdata[24]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[24]),
        .O(\m_rdata_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[24]_i_3 
       (.I0(s_rom_rdata[24]),
        .I1(s_sram_rdata[24]),
        .I2(s_tcm_rdata[24]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[24]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[25] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[25]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[25]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[25]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[25]_i_2_n_0 ),
        .I4(\m_rdata_reg[25]_i_3_n_0 ),
        .O(\m_rdata_reg[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[25]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[25]),
        .I2(s_bridge_rdata[25]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[25]),
        .O(\m_rdata_reg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[25]_i_3 
       (.I0(s_rom_rdata[25]),
        .I1(s_sram_rdata[25]),
        .I2(s_tcm_rdata[25]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[25]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[26] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[26]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[26]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[26]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[26]_i_2_n_0 ),
        .I4(\m_rdata_reg[26]_i_3_n_0 ),
        .O(\m_rdata_reg[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[26]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[26]),
        .I2(s_bridge_rdata[26]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[26]),
        .O(\m_rdata_reg[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[26]_i_3 
       (.I0(s_rom_rdata[26]),
        .I1(s_sram_rdata[26]),
        .I2(s_tcm_rdata[26]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[26]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[27] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[27]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[27]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[27]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[27]_i_2_n_0 ),
        .I4(\m_rdata_reg[27]_i_3_n_0 ),
        .O(\m_rdata_reg[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[27]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[27]),
        .I2(s_bridge_rdata[27]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[27]),
        .O(\m_rdata_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[27]_i_3 
       (.I0(s_rom_rdata[27]),
        .I1(s_sram_rdata[27]),
        .I2(s_tcm_rdata[27]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[27]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[28] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[28]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[28]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[28]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[28]_i_2_n_0 ),
        .I4(\m_rdata_reg[28]_i_3_n_0 ),
        .O(\m_rdata_reg[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[28]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[28]),
        .I2(s_bridge_rdata[28]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[28]),
        .O(\m_rdata_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[28]_i_3 
       (.I0(s_rom_rdata[28]),
        .I1(s_sram_rdata[28]),
        .I2(s_tcm_rdata[28]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[28]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[29] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[29]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[29]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[29]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[29]_i_2_n_0 ),
        .I4(\m_rdata_reg[29]_i_3_n_0 ),
        .O(\m_rdata_reg[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[29]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[29]),
        .I2(s_bridge_rdata[29]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[29]),
        .O(\m_rdata_reg[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[29]_i_3 
       (.I0(s_rom_rdata[29]),
        .I1(s_sram_rdata[29]),
        .I2(s_tcm_rdata[29]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[29]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[2] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[2]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[2]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[2]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[2]_i_2_n_0 ),
        .I4(\m_rdata_reg[2]_i_3_n_0 ),
        .O(\m_rdata_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[2]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[2]),
        .I2(s_bridge_rdata[2]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[2]),
        .O(\m_rdata_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[2]_i_3 
       (.I0(s_rom_rdata[2]),
        .I1(s_sram_rdata[2]),
        .I2(s_tcm_rdata[2]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[2]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[30] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[30]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[30]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[30]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[30]_i_2_n_0 ),
        .I4(\m_rdata_reg[30]_i_3_n_0 ),
        .O(\m_rdata_reg[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[30]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[30]),
        .I2(s_bridge_rdata[30]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[30]),
        .O(\m_rdata_reg[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[30]_i_3 
       (.I0(s_rom_rdata[30]),
        .I1(s_sram_rdata[30]),
        .I2(s_tcm_rdata[30]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[30]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[31] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[31]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[31]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[31]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[31]_i_3_n_0 ),
        .I4(\m_rdata_reg[31]_i_4_n_0 ),
        .O(\m_rdata_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \m_rdata_reg[31]_i_2 
       (.I0(s_bridge_resp),
        .I1(s_rom_resp),
        .I2(s_nor_resp),
        .I3(s_qspi_resp),
        .I4(s_tcm_resp),
        .I5(s_sram_resp),
        .O(\m_rdata_reg[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[31]_i_3 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[31]),
        .I2(s_bridge_rdata[31]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[31]),
        .O(\m_rdata_reg[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[31]_i_4 
       (.I0(s_rom_rdata[31]),
        .I1(s_sram_rdata[31]),
        .I2(s_tcm_rdata[31]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[31]_i_4_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[3] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[3]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[3]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[3]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[3]_i_2_n_0 ),
        .I4(\m_rdata_reg[3]_i_3_n_0 ),
        .O(\m_rdata_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[3]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[3]),
        .I2(s_bridge_rdata[3]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[3]),
        .O(\m_rdata_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[3]_i_3 
       (.I0(s_rom_rdata[3]),
        .I1(s_sram_rdata[3]),
        .I2(s_tcm_rdata[3]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[3]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[4] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[4]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[4]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[4]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[4]_i_2_n_0 ),
        .I4(\m_rdata_reg[4]_i_3_n_0 ),
        .O(\m_rdata_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[4]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[4]),
        .I2(s_bridge_rdata[4]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[4]),
        .O(\m_rdata_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[4]_i_3 
       (.I0(s_rom_rdata[4]),
        .I1(s_sram_rdata[4]),
        .I2(s_tcm_rdata[4]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[4]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[5] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[5]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[5]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[5]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[5]_i_2_n_0 ),
        .I4(\m_rdata_reg[5]_i_3_n_0 ),
        .O(\m_rdata_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[5]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[5]),
        .I2(s_bridge_rdata[5]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[5]),
        .O(\m_rdata_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[5]_i_3 
       (.I0(s_rom_rdata[5]),
        .I1(s_sram_rdata[5]),
        .I2(s_tcm_rdata[5]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[5]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[6] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[6]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[6]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[6]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[6]_i_2_n_0 ),
        .I4(\m_rdata_reg[6]_i_3_n_0 ),
        .O(\m_rdata_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[6]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[6]),
        .I2(s_bridge_rdata[6]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[6]),
        .O(\m_rdata_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[6]_i_3 
       (.I0(s_rom_rdata[6]),
        .I1(s_sram_rdata[6]),
        .I2(s_tcm_rdata[6]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[6]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[7] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[7]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[7]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[7]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[7]_i_2_n_0 ),
        .I4(\m_rdata_reg[7]_i_3_n_0 ),
        .O(\m_rdata_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[7]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[7]),
        .I2(s_bridge_rdata[7]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[7]),
        .O(\m_rdata_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[7]_i_3 
       (.I0(s_rom_rdata[7]),
        .I1(s_sram_rdata[7]),
        .I2(s_tcm_rdata[7]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[7]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[8] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[8]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[8]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[8]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[8]_i_2_n_0 ),
        .I4(\m_rdata_reg[8]_i_3_n_0 ),
        .O(\m_rdata_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[8]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[8]),
        .I2(s_bridge_rdata[8]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[8]),
        .O(\m_rdata_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[8]_i_3 
       (.I0(s_rom_rdata[8]),
        .I1(s_sram_rdata[8]),
        .I2(s_tcm_rdata[8]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[8]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[9] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[9]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[9]));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \m_rdata_reg[9]_i_1 
       (.I0(s_tcm_resp),
        .I1(s_sram_resp),
        .I2(s_rom_resp),
        .I3(\m_rdata_reg[9]_i_2_n_0 ),
        .I4(\m_rdata_reg[9]_i_3_n_0 ),
        .O(\m_rdata_reg[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[9]_i_2 
       (.I0(s_qspi_resp),
        .I1(s_qspi_rdata[9]),
        .I2(s_bridge_rdata[9]),
        .I3(s_nor_resp),
        .I4(s_nor_rdata[9]),
        .O(\m_rdata_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \m_rdata_reg[9]_i_3 
       (.I0(s_rom_rdata[9]),
        .I1(s_sram_rdata[9]),
        .I2(s_tcm_rdata[9]),
        .I3(s_rom_resp),
        .I4(s_sram_resp),
        .I5(s_tcm_resp),
        .O(\m_rdata_reg[9]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff
   (\BUS_REQ_CTRL.dbus_busy_post ,
    clk,
    d_req,
    rstn,
    dbus_resp);
  output \BUS_REQ_CTRL.dbus_busy_post ;
  input clk;
  input d_req;
  input rstn;
  input dbus_resp;

  wire \BUS_REQ_CTRL.dbus_busy_post ;
  wire clk;
  wire \d[0]_i_1__6_n_0 ;
  wire d_req;
  wire dbus_resp;
  wire rstn;

  LUT4 #(
    .INIT(16'hC0E0)) 
    \d[0]_i_1__6 
       (.I0(\BUS_REQ_CTRL.dbus_busy_post ),
        .I1(d_req),
        .I2(rstn),
        .I3(dbus_resp),
        .O(\d[0]_i_1__6_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1__6_n_0 ),
        .Q(\BUS_REQ_CTRL.dbus_busy_post ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff_0
   (\BUS_REQ_CTRL.ibus_busy_post ,
    \rst_r_reg[9] ,
    clk);
  output \BUS_REQ_CTRL.ibus_busy_post ;
  input \rst_r_reg[9] ;
  input clk;

  wire \BUS_REQ_CTRL.ibus_busy_post ;
  wire clk;
  wire \rst_r_reg[9] ;

  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rst_r_reg[9] ),
        .Q(\BUS_REQ_CTRL.ibus_busy_post ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff_12
   (E,
    next_state__0,
    \rdata_reg[0] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    clk,
    d_w_rb,
    d_req,
    Q,
    \FSM_sequential_state_reg[1]_0 ,
    resp,
    \d_reg[0]_0 ,
    out,
    \FSM_sequential_state_reg[1]_1 ,
    i_req,
    \d_reg[0]_1 ,
    rstn);
  output [0:0]E;
  output [1:0]next_state__0;
  output \rdata_reg[0] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  input clk;
  input d_w_rb;
  input d_req;
  input [0:0]Q;
  input \FSM_sequential_state_reg[1]_0 ;
  input resp;
  input \d_reg[0]_0 ;
  input [1:0]out;
  input \FSM_sequential_state_reg[1]_1 ;
  input i_req;
  input \d_reg[0]_1 ;
  input rstn;

  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [0:0]Q;
  wire clk;
  wire \d[0]_i_1__2_n_0 ;
  wire d_access_ongoing;
  wire \d_reg[0]_0 ;
  wire \d_reg[0]_1 ;
  wire d_req;
  wire d_w_rb;
  wire i_req;
  wire [1:0]next_state__0;
  wire [1:0]out;
  wire \rdata_reg[0] ;
  wire resp;
  wire rstn;

  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(next_state__0[0]),
        .I1(rstn),
        .O(\FSM_sequential_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(next_state__0[1]),
        .I1(rstn),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFF00BF00FF000000)) 
    \d[0]_i_1__2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(resp),
        .I3(rstn),
        .I4(d_req),
        .I5(d_access_ongoing),
        .O(\d[0]_i_1__2_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1__2_n_0 ),
        .Q(d_access_ongoing),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000757F)) 
    \rdata[31]_i_1 
       (.I0(next_state__0[1]),
        .I1(d_w_rb),
        .I2(d_req),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFF003F33CC88FF00)) 
    tcm_d_fault_INST_0_i_5
       (.I0(d_access_ongoing),
        .I1(resp),
        .I2(\d_reg[0]_0 ),
        .I3(d_req),
        .I4(out[0]),
        .I5(out[1]),
        .O(next_state__0[1]));
  LUT5 #(
    .INIT(32'hFC0F0800)) 
    tcm_d_fault_INST_0_i_7
       (.I0(d_access_ongoing),
        .I1(resp),
        .I2(out[1]),
        .I3(out[0]),
        .I4(d_req),
        .O(\rdata_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11151111)) 
    tcm_i_fault_INST_0_i_1
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(resp),
        .I2(d_req),
        .I3(d_access_ongoing),
        .I4(i_req),
        .I5(\d_reg[0]_1 ),
        .O(next_state__0[0]));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff_14
   (\rdata_reg[0] ,
    resp_reg,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[1] ,
    clk,
    out,
    d_req,
    i_req,
    resp,
    \d_reg[0]_0 ,
    rstn);
  output \rdata_reg[0] ;
  output resp_reg;
  output \FSM_sequential_state_reg[0] ;
  output \FSM_sequential_state_reg[1] ;
  input clk;
  input [1:0]out;
  input d_req;
  input i_req;
  input resp;
  input \d_reg[0]_0 ;
  input rstn;

  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire clk;
  wire \d[0]_i_1__1_n_0 ;
  wire \d_reg[0]_0 ;
  wire d_req;
  wire i_access_ongoing;
  wire i_req;
  wire [1:0]out;
  wire \rdata_reg[0] ;
  wire resp;
  wire resp_reg;
  wire rstn;
  wire tcm_d_fault_INST_0_i_10_n_0;

  LUT6 #(
    .INIT(64'hFF00BF00FF000000)) 
    \d[0]_i_1__1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(resp),
        .I3(rstn),
        .I4(i_req),
        .I5(i_access_ongoing),
        .O(\d[0]_i_1__1_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1__1_n_0 ),
        .Q(i_access_ongoing),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F0000000E000)) 
    tcm_d_fault_INST_0_i_10
       (.I0(i_req),
        .I1(i_access_ongoing),
        .I2(resp),
        .I3(out[1]),
        .I4(out[0]),
        .I5(d_req),
        .O(tcm_d_fault_INST_0_i_10_n_0));
  LUT6 #(
    .INIT(64'h00000000000026FF)) 
    tcm_d_fault_INST_0_i_6
       (.I0(out[1]),
        .I1(out[0]),
        .I2(resp),
        .I3(i_req),
        .I4(tcm_d_fault_INST_0_i_10_n_0),
        .I5(\d_reg[0]_0 ),
        .O(resp_reg));
  LUT6 #(
    .INIT(64'hFFFFFFDFDDDDDDDD)) 
    tcm_d_fault_INST_0_i_8
       (.I0(out[1]),
        .I1(out[0]),
        .I2(d_req),
        .I3(i_access_ongoing),
        .I4(i_req),
        .I5(resp),
        .O(\rdata_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    tcm_d_fault_INST_0_i_9
       (.I0(i_req),
        .I1(i_access_ongoing),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'h00C00080F0CF0080)) 
    tcm_i_fault_INST_0_i_3
       (.I0(i_access_ongoing),
        .I1(resp),
        .I2(out[1]),
        .I3(out[0]),
        .I4(i_req),
        .I5(d_req),
        .O(\FSM_sequential_state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff_17
   (\FSM_sequential_state_reg[1] ,
    next_state__0,
    \rdata_reg[23] ,
    \FSM_sequential_state_reg[0] ,
    clk,
    rstn,
    resp,
    \d_reg[0]_0 ,
    d_req,
    out,
    i_req);
  output \FSM_sequential_state_reg[1] ;
  output [0:0]next_state__0;
  output \rdata_reg[23] ;
  output \FSM_sequential_state_reg[0] ;
  input clk;
  input rstn;
  input resp;
  input \d_reg[0]_0 ;
  input d_req;
  input [1:0]out;
  input i_req;

  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire clk;
  wire \d[0]_i_1__0_n_0 ;
  wire d_access_ongoing;
  wire \d_reg[0]_0 ;
  wire d_req;
  wire i_req;
  wire [0:0]next_state__0;
  wire [1:0]out;
  wire \rdata_reg[23] ;
  wire resp;
  wire rstn;

  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(next_state__0),
        .I1(rstn),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFDF0000FF000000)) 
    \d[0]_i_1__0 
       (.I0(resp),
        .I1(out[0]),
        .I2(out[1]),
        .I3(d_req),
        .I4(rstn),
        .I5(d_access_ongoing),
        .O(\d[0]_i_1__0_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1__0_n_0 ),
        .Q(d_access_ongoing),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFA0F0800)) 
    \rdata[31]_i_6 
       (.I0(resp),
        .I1(d_access_ongoing),
        .I2(out[1]),
        .I3(out[0]),
        .I4(d_req),
        .O(\rdata_reg[23] ));
  LUT6 #(
    .INIT(64'hFF003F33CC88FF00)) 
    rom_d_fault_INST_0_i_2
       (.I0(d_access_ongoing),
        .I1(resp),
        .I2(\d_reg[0]_0 ),
        .I3(d_req),
        .I4(out[0]),
        .I5(out[1]),
        .O(next_state__0));
  LUT6 #(
    .INIT(64'hFFFFFFDFDDDDDDDD)) 
    rom_i_fault_INST_0_i_3
       (.I0(out[0]),
        .I1(out[1]),
        .I2(i_req),
        .I3(d_access_ongoing),
        .I4(d_req),
        .I5(resp),
        .O(\FSM_sequential_state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff_19
   (\FSM_sequential_state_reg[0] ,
    rom_i_fault,
    req,
    \rdata_reg[31] ,
    \FSM_sequential_state_reg[1] ,
    clk,
    rstn,
    invld,
    d_req,
    i_req,
    out,
    \FSM_sequential_state_reg[0]_0 ,
    resp,
    resp_reg);
  output \FSM_sequential_state_reg[0] ;
  output rom_i_fault;
  output req;
  output \rdata_reg[31] ;
  output \FSM_sequential_state_reg[1] ;
  input clk;
  input rstn;
  input invld;
  input d_req;
  input i_req;
  input [1:0]out;
  input \FSM_sequential_state_reg[0]_0 ;
  input resp;
  input resp_reg;

  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire clk;
  wire \d[0]_i_1_n_0 ;
  wire d_req;
  wire i_access_ongoing;
  wire i_req;
  wire invld;
  wire [0:0]next_state__0;
  wire [1:0]out;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata_reg[31] ;
  wire req;
  wire resp;
  wire resp_reg;
  wire rom_i_fault;
  wire rom_i_fault_INST_0_i_2_n_0;
  wire rstn;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(next_state__0),
        .I1(rstn),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFDF0000FF000000)) 
    \d[0]_i_1 
       (.I0(resp),
        .I1(out[1]),
        .I2(out[0]),
        .I3(i_req),
        .I4(rstn),
        .I5(i_access_ongoing),
        .O(\d[0]_i_1_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1_n_0 ),
        .Q(i_access_ongoing),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFDFDDDDDDDD)) 
    \rdata[31]_i_18 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(d_req),
        .I3(i_access_ongoing),
        .I4(i_req),
        .I5(resp),
        .O(\rdata_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCB00)) 
    \rdata[31]_i_2 
       (.I0(resp),
        .I1(out[0]),
        .I2(out[1]),
        .I3(i_req),
        .I4(\rdata[31]_i_5_n_0 ),
        .I5(resp_reg),
        .O(req));
  LUT6 #(
    .INIT(64'h00F0000000E00000)) 
    \rdata[31]_i_5 
       (.I0(i_req),
        .I1(i_access_ongoing),
        .I2(out[1]),
        .I3(out[0]),
        .I4(resp),
        .I5(d_req),
        .O(\rdata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rom_d_fault_INST_0_i_7
       (.I0(i_req),
        .I1(i_access_ongoing),
        .O(\FSM_sequential_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h80)) 
    rom_i_fault_INST_0
       (.I0(invld),
        .I1(req),
        .I2(next_state__0),
        .O(rom_i_fault));
  LUT6 #(
    .INIT(64'hFFFF4004FFFFFFFF)) 
    rom_i_fault_INST_0_i_1
       (.I0(d_req),
        .I1(i_req),
        .I2(out[0]),
        .I3(out[1]),
        .I4(rom_i_fault_INST_0_i_2_n_0),
        .I5(\FSM_sequential_state_reg[0]_0 ),
        .O(next_state__0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00E00000)) 
    rom_i_fault_INST_0_i_2
       (.I0(i_access_ongoing),
        .I1(i_req),
        .I2(resp),
        .I3(out[0]),
        .I4(out[1]),
        .O(rom_i_fault_INST_0_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff_4
   (d_access_ongoing,
    D,
    \d_reg[0]_0 ,
    \cnt_reg[0] ,
    \rdata_reg[31] ,
    \d_reg[0]_1 ,
    \FSM_sequential_state_reg[0] ,
    clk,
    Q,
    \d_reg[58] ,
    next_state__0,
    \d_reg[57] ,
    \d_reg[36] ,
    \d_reg[35] ,
    \d_reg[34] ,
    \d_reg[33] ,
    resp_reg,
    nor_i_req,
    nor_d_req,
    \FSM_sequential_state_reg[0]_0 ,
    \d_reg[0]_2 ,
    out,
    nor_resp,
    \d_reg[0]_3 ,
    rstn);
  output d_access_ongoing;
  output [25:0]D;
  output \d_reg[0]_0 ;
  output \cnt_reg[0] ;
  output \rdata_reg[31] ;
  output \d_reg[0]_1 ;
  output [0:0]\FSM_sequential_state_reg[0] ;
  input clk;
  input [25:0]Q;
  input [21:0]\d_reg[58] ;
  input [0:0]next_state__0;
  input [21:0]\d_reg[57] ;
  input \d_reg[36] ;
  input \d_reg[35] ;
  input \d_reg[34] ;
  input \d_reg[33] ;
  input resp_reg;
  input nor_i_req;
  input nor_d_req;
  input \FSM_sequential_state_reg[0]_0 ;
  input \d_reg[0]_2 ;
  input [1:0]out;
  input nor_resp;
  input \d_reg[0]_3 ;
  input rstn;

  wire [25:0]D;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [25:0]Q;
  wire clk;
  wire \cnt_reg[0] ;
  wire \d[0]_i_1__1_n_0 ;
  wire d_access_ongoing;
  wire \d_reg[0]_0 ;
  wire \d_reg[0]_1 ;
  wire \d_reg[0]_2 ;
  wire \d_reg[0]_3 ;
  wire \d_reg[33] ;
  wire \d_reg[34] ;
  wire \d_reg[35] ;
  wire \d_reg[36] ;
  wire [21:0]\d_reg[57] ;
  wire [21:0]\d_reg[58] ;
  wire [0:0]next_state__0;
  wire nor_d_req;
  wire nor_i_req;
  wire nor_resp;
  wire [1:0]out;
  wire \rdata_reg[31] ;
  wire resp_reg;
  wire rstn;

  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_state[1]_i_2 
       (.I0(\d_reg[0]_1 ),
        .I1(resp_reg),
        .O(\d_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04004444)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\FSM_sequential_state[0]_i_2_n_0 ),
        .I3(nor_i_req),
        .I4(nor_resp),
        .I5(\d_reg[0]_3 ),
        .O(\FSM_sequential_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(nor_d_req),
        .I1(d_access_ongoing),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt[0]_i_5 
       (.I0(D[0]),
        .I1(D[1]),
        .O(\cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[0]_i_1 
       (.I0(Q[0]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[33] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFF00BF00FF000000)) 
    \d[0]_i_1__1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(nor_resp),
        .I3(rstn),
        .I4(nor_d_req),
        .I5(d_access_ongoing),
        .O(\d[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[10]_i_1 
       (.I0(Q[10]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [6]),
        .I3(next_state__0),
        .I4(\d_reg[57] [6]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[11]_i_1 
       (.I0(Q[11]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [7]),
        .I3(next_state__0),
        .I4(\d_reg[57] [7]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[12]_i_1 
       (.I0(Q[12]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [8]),
        .I3(next_state__0),
        .I4(\d_reg[57] [8]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[13]_i_1 
       (.I0(Q[13]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [9]),
        .I3(next_state__0),
        .I4(\d_reg[57] [9]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[14]_i_1 
       (.I0(Q[14]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [10]),
        .I3(next_state__0),
        .I4(\d_reg[57] [10]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[15]_i_1 
       (.I0(Q[15]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [11]),
        .I3(next_state__0),
        .I4(\d_reg[57] [11]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[16]_i_1 
       (.I0(Q[16]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [12]),
        .I3(next_state__0),
        .I4(\d_reg[57] [12]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[17]_i_1 
       (.I0(Q[17]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [13]),
        .I3(next_state__0),
        .I4(\d_reg[57] [13]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[18]_i_1 
       (.I0(Q[18]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [14]),
        .I3(next_state__0),
        .I4(\d_reg[57] [14]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[19]_i_1 
       (.I0(Q[19]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [15]),
        .I3(next_state__0),
        .I4(\d_reg[57] [15]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[1]_i_1 
       (.I0(Q[1]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[34] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[20]_i_1 
       (.I0(Q[20]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [16]),
        .I3(next_state__0),
        .I4(\d_reg[57] [16]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[21]_i_1 
       (.I0(Q[21]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [17]),
        .I3(next_state__0),
        .I4(\d_reg[57] [17]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[22]_i_1 
       (.I0(Q[22]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [18]),
        .I3(next_state__0),
        .I4(\d_reg[57] [18]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[23]_i_1 
       (.I0(Q[23]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [19]),
        .I3(next_state__0),
        .I4(\d_reg[57] [19]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[24]_i_1 
       (.I0(Q[24]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [20]),
        .I3(next_state__0),
        .I4(\d_reg[57] [20]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[25]_i_1 
       (.I0(Q[25]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [21]),
        .I3(next_state__0),
        .I4(\d_reg[57] [21]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[2]_i_1 
       (.I0(Q[2]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[35] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[3]_i_1 
       (.I0(Q[3]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[36] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[4]_i_1 
       (.I0(Q[4]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [0]),
        .I3(next_state__0),
        .I4(\d_reg[57] [0]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[5]_i_1 
       (.I0(Q[5]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [1]),
        .I3(next_state__0),
        .I4(\d_reg[57] [1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[6]_i_1 
       (.I0(Q[6]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [2]),
        .I3(next_state__0),
        .I4(\d_reg[57] [2]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[7]_i_1 
       (.I0(Q[7]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [3]),
        .I3(next_state__0),
        .I4(\d_reg[57] [3]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[8]_i_1 
       (.I0(Q[8]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [4]),
        .I3(next_state__0),
        .I4(\d_reg[57] [4]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[9]_i_1 
       (.I0(Q[9]),
        .I1(\d_reg[0]_0 ),
        .I2(\d_reg[58] [5]),
        .I3(next_state__0),
        .I4(\d_reg[57] [5]),
        .O(D[9]));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1__1_n_0 ),
        .Q(d_access_ongoing),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h0000FF01)) 
    nor_d_fault_INST_0_i_2
       (.I0(nor_i_req),
        .I1(d_access_ongoing),
        .I2(nor_d_req),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\d_reg[0]_2 ),
        .O(\d_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[31]_i_3 
       (.I0(D[0]),
        .I1(D[1]),
        .O(\rdata_reg[31] ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff_5
   (D,
    \d_reg[0]_0 ,
    \FSM_sequential_state_reg[0] ,
    clk,
    nor_resp,
    out,
    nor_d_req,
    d_access_ongoing,
    nor_i_req,
    rstn);
  output [0:0]D;
  output \d_reg[0]_0 ;
  output \FSM_sequential_state_reg[0] ;
  input clk;
  input nor_resp;
  input [1:0]out;
  input nor_d_req;
  input d_access_ongoing;
  input nor_i_req;
  input rstn;

  wire [0:0]D;
  wire \FSM_sequential_state_reg[0] ;
  wire clk;
  wire \d[0]_i_1__0_n_0 ;
  wire d_access_ongoing;
  wire \d_reg[0]_0 ;
  wire i_access_ongoing;
  wire nor_d_fault_INST_0_i_10_n_0;
  wire nor_d_req;
  wire nor_i_req;
  wire nor_resp;
  wire [1:0]out;
  wire rstn;

  LUT6 #(
    .INIT(64'h44440000FC004444)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(nor_d_req),
        .I1(nor_i_req),
        .I2(i_access_ongoing),
        .I3(nor_resp),
        .I4(out[1]),
        .I5(out[0]),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFDF0000FF000000)) 
    \d[0]_i_1__0 
       (.I0(nor_resp),
        .I1(out[1]),
        .I2(out[0]),
        .I3(nor_i_req),
        .I4(rstn),
        .I5(i_access_ongoing),
        .O(\d[0]_i_1__0_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1__0_n_0 ),
        .Q(i_access_ongoing),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    nor_d_fault_INST_0_i_10
       (.I0(nor_i_req),
        .I1(i_access_ongoing),
        .O(nor_d_fault_INST_0_i_10_n_0));
  LUT6 #(
    .INIT(64'hFC7F0C30FC7F0030)) 
    nor_d_fault_INST_0_i_3
       (.I0(nor_d_fault_INST_0_i_10_n_0),
        .I1(nor_resp),
        .I2(out[1]),
        .I3(out[0]),
        .I4(nor_d_req),
        .I5(d_access_ongoing),
        .O(D));
  LUT6 #(
    .INIT(64'hFAFA0000FE00FAFA)) 
    nor_d_fault_INST_0_i_9
       (.I0(nor_d_req),
        .I1(i_access_ongoing),
        .I2(nor_i_req),
        .I3(nor_resp),
        .I4(out[1]),
        .I5(out[0]),
        .O(\d_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff_7
   (sram_d_fault,
    \d_reg[33] ,
    \FSM_sequential_state_reg[1] ,
    sram_i_fault,
    \d_reg[33]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[0] ,
    clk,
    \d_reg[34] ,
    \FSM_sequential_state_reg[1]_1 ,
    d_req,
    i_req,
    resp,
    \d_reg[0]_0 ,
    out,
    resp_reg,
    \d_reg[0]_1 ,
    rstn);
  output sram_d_fault;
  output \d_reg[33] ;
  output \FSM_sequential_state_reg[1] ;
  output sram_i_fault;
  output \d_reg[33]_0 ;
  output \FSM_sequential_state_reg[1]_0 ;
  output \FSM_sequential_state_reg[0] ;
  input clk;
  input \d_reg[34] ;
  input \FSM_sequential_state_reg[1]_1 ;
  input d_req;
  input i_req;
  input resp;
  input \d_reg[0]_0 ;
  input [1:0]out;
  input resp_reg;
  input \d_reg[0]_1 ;
  input rstn;

  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire clk;
  wire \d[0]_i_1__2_n_0 ;
  wire d_access_ongoing;
  wire \d_reg[0]_0 ;
  wire \d_reg[0]_1 ;
  wire \d_reg[33] ;
  wire \d_reg[33]_0 ;
  wire \d_reg[34] ;
  wire d_req;
  wire i_req;
  wire [0:0]next_state__0;
  wire [1:0]out;
  wire resp;
  wire resp_reg;
  wire rstn;
  wire sram_d_fault;
  wire sram_i_fault;

  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(next_state__0),
        .I1(rstn),
        .O(\FSM_sequential_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(rstn),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFF00F700FF000000)) 
    \d[0]_i_1__2 
       (.I0(resp),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rstn),
        .I4(d_req),
        .I5(d_access_ongoing),
        .O(\d[0]_i_1__2_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1__2_n_0 ),
        .Q(d_access_ongoing),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sram_d_fault_INST_0
       (.I0(\d_reg[33] ),
        .I1(\d_reg[34] ),
        .I2(\FSM_sequential_state_reg[1] ),
        .O(sram_d_fault));
  LUT6 #(
    .INIT(64'h00000000000034FF)) 
    sram_d_fault_INST_0_i_1
       (.I0(resp),
        .I1(out[0]),
        .I2(out[1]),
        .I3(i_req),
        .I4(\d_reg[33]_0 ),
        .I5(resp_reg),
        .O(\d_reg[33] ));
  LUT6 #(
    .INIT(64'hFF00CC883F33FF00)) 
    sram_d_fault_INST_0_i_3
       (.I0(d_access_ongoing),
        .I1(resp),
        .I2(\d_reg[0]_1 ),
        .I3(d_req),
        .I4(out[1]),
        .I5(out[0]),
        .O(\FSM_sequential_state_reg[1] ));
  LUT5 #(
    .INIT(32'hFC0F0800)) 
    sram_d_fault_INST_0_i_4
       (.I0(d_access_ongoing),
        .I1(resp),
        .I2(out[1]),
        .I3(out[0]),
        .I4(d_req),
        .O(\d_reg[33]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sram_i_fault_INST_0
       (.I0(\d_reg[33] ),
        .I1(\d_reg[34] ),
        .I2(next_state__0),
        .O(sram_i_fault));
  LUT6 #(
    .INIT(64'hFFFFFFFF01005555)) 
    sram_i_fault_INST_0_i_1
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(d_req),
        .I2(d_access_ongoing),
        .I3(i_req),
        .I4(resp),
        .I5(\d_reg[0]_0 ),
        .O(next_state__0));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff_9
   (\FSM_sequential_state_reg[0] ,
    \d_reg[33] ,
    \d_reg[33]_0 ,
    \FSM_sequential_state_reg[1] ,
    clk,
    d_req,
    i_req,
    out,
    resp,
    rstn);
  output \FSM_sequential_state_reg[0] ;
  output \d_reg[33] ;
  output \d_reg[33]_0 ;
  output \FSM_sequential_state_reg[1] ;
  input clk;
  input d_req;
  input i_req;
  input [1:0]out;
  input resp;
  input rstn;

  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire clk;
  wire \d[0]_i_1__1_n_0 ;
  wire \d_reg[33] ;
  wire \d_reg[33]_0 ;
  wire d_req;
  wire i_access_ongoing;
  wire i_req;
  wire [1:0]out;
  wire resp;
  wire rstn;

  LUT6 #(
    .INIT(64'hFF00BF00FF000000)) 
    \d[0]_i_1__1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(resp),
        .I3(rstn),
        .I4(i_req),
        .I5(i_access_ongoing),
        .O(\d[0]_i_1__1_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1__1_n_0 ),
        .Q(i_access_ongoing),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000004044444444)) 
    sram_d_fault_INST_0_i_10
       (.I0(out[0]),
        .I1(out[1]),
        .I2(d_req),
        .I3(i_access_ongoing),
        .I4(i_req),
        .I5(resp),
        .O(\d_reg[33]_0 ));
  LUT6 #(
    .INIT(64'h0808080808080800)) 
    sram_d_fault_INST_0_i_5
       (.I0(resp),
        .I1(out[1]),
        .I2(out[0]),
        .I3(i_req),
        .I4(i_access_ongoing),
        .I5(d_req),
        .O(\d_reg[33] ));
  LUT2 #(
    .INIT(4'hE)) 
    sram_d_fault_INST_0_i_9
       (.I0(i_req),
        .I1(i_access_ongoing),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'h44FC004444000044)) 
    sram_i_fault_INST_0_i_3
       (.I0(d_req),
        .I1(i_req),
        .I2(i_access_ongoing),
        .I3(out[0]),
        .I4(out[1]),
        .I5(resp),
        .O(\FSM_sequential_state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized0
   (\PREFETCHER.i_resp_16_32b ,
    i_resp_latched,
    \BUS_RESP_CTRL.i_req_not_cancelled ,
    \pingpong[1].w ,
    \pingpong[0].w ,
    ibus_resp,
    wsel,
    \d_reg[0]_0 ,
    empty_reg,
    \PIPELINE.state ,
    clk);
  output \PREFETCHER.i_resp_16_32b ;
  output i_resp_latched;
  output \BUS_RESP_CTRL.i_req_not_cancelled ;
  output \pingpong[1].w ;
  output \pingpong[0].w ;
  input ibus_resp;
  input wsel;
  input \d_reg[0]_0 ;
  input empty_reg;
  input [2:0]\PIPELINE.state ;
  input clk;

  wire \BUS_RESP_CTRL.i_req_not_cancelled ;
  wire [2:0]\PIPELINE.state ;
  wire \PREFETCHER.i_resp_16_32b ;
  wire clk;
  wire \d[0]_i_1_n_0 ;
  wire \d[1]_i_1_n_0 ;
  wire \d[2]_i_1_n_0 ;
  wire \d_reg[0]_0 ;
  wire \d_reg_n_0_[1] ;
  wire \d_reg_n_0_[2] ;
  wire empty_reg;
  wire i_resp_latched;
  wire ibus_resp;
  wire \pingpong[0].w ;
  wire \pingpong[1].w ;
  wire wsel;

  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h88888808)) 
    array_reg_0_1_0_5_i_8
       (.I0(ibus_resp),
        .I1(\BUS_RESP_CTRL.i_req_not_cancelled ),
        .I2(\d_reg_n_0_[1] ),
        .I3(\d_reg_n_0_[2] ),
        .I4(wsel),
        .O(\pingpong[1].w ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    array_reg_0_1_0_5_i_9
       (.I0(ibus_resp),
        .I1(\BUS_RESP_CTRL.i_req_not_cancelled ),
        .I2(wsel),
        .I3(\d_reg_n_0_[1] ),
        .I4(\d_reg_n_0_[2] ),
        .O(\pingpong[0].w ));
  LUT5 #(
    .INIT(32'hEEEEE0EE)) 
    \d[0]_i_1 
       (.I0(\BUS_RESP_CTRL.i_req_not_cancelled ),
        .I1(\d_reg[0]_0 ),
        .I2(\PIPELINE.state [2]),
        .I3(\PIPELINE.state [0]),
        .I4(\PIPELINE.state [1]),
        .O(\d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2E2E002E2E)) 
    \d[1]_i_1 
       (.I0(\d_reg_n_0_[1] ),
        .I1(\d_reg[0]_0 ),
        .I2(empty_reg),
        .I3(\PIPELINE.state [2]),
        .I4(\PIPELINE.state [0]),
        .I5(\PIPELINE.state [1]),
        .O(\d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \d[2]_i_1 
       (.I0(\d_reg_n_0_[2] ),
        .I1(\d_reg[0]_0 ),
        .I2(empty_reg),
        .I3(\PIPELINE.state [2]),
        .I4(\PIPELINE.state [0]),
        .I5(\PIPELINE.state [1]),
        .O(\d[2]_i_1_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1_n_0 ),
        .Q(\BUS_RESP_CTRL.i_req_not_cancelled ),
        .R(1'b0));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[1]_i_1_n_0 ),
        .Q(\d_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[2]_i_1_n_0 ),
        .Q(\d_reg_n_0_[2] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    wsel_i_2
       (.I0(\BUS_RESP_CTRL.i_req_not_cancelled ),
        .I1(ibus_resp),
        .O(i_resp_latched));
  LUT2 #(
    .INIT(4'h2)) 
    wsel_i_3
       (.I0(\d_reg_n_0_[1] ),
        .I1(\d_reg_n_0_[2] ),
        .O(\PREFETCHER.i_resp_16_32b ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized1
   (\xr_reg[14][31] ,
    \d_reg[1]_0 ,
    \d_reg[2]_0 ,
    \xr_reg[14][30] ,
    \xr_reg[14][29] ,
    \xr_reg[14][28] ,
    \d_reg[27] ,
    \d_reg[108] ,
    \d_reg[107] ,
    \d_reg[106] ,
    \d_reg[23] ,
    \xr_reg[14][22] ,
    \xr_reg[14][21] ,
    \xr_reg[14][20] ,
    \xr_reg[14][19] ,
    \xr_reg[14][18] ,
    \xr_reg[14][17] ,
    \xr_reg[14][16] ,
    \xr_reg[14][15] ,
    \d_reg[137] ,
    \d_reg[138] ,
    \d_reg[139] ,
    \d_reg[140] ,
    \d_reg[141] ,
    \xr_reg[14][23] ,
    \xr_reg[14][14] ,
    dbus_rdata,
    \d_reg[66] ,
    s2_op,
    Q,
    d_req,
    dbus_resp,
    \BUS_REQ_CTRL.dbus_busy_post ,
    clk);
  output \xr_reg[14][31] ;
  output \d_reg[1]_0 ;
  output \d_reg[2]_0 ;
  output \xr_reg[14][30] ;
  output \xr_reg[14][29] ;
  output \xr_reg[14][28] ;
  output \d_reg[27] ;
  output \d_reg[108] ;
  output \d_reg[107] ;
  output \d_reg[106] ;
  output \d_reg[23] ;
  output \xr_reg[14][22] ;
  output \xr_reg[14][21] ;
  output \xr_reg[14][20] ;
  output \xr_reg[14][19] ;
  output \xr_reg[14][18] ;
  output \xr_reg[14][17] ;
  output \xr_reg[14][16] ;
  output \xr_reg[14][15] ;
  output \d_reg[137] ;
  output \d_reg[138] ;
  output \d_reg[139] ;
  output \d_reg[140] ;
  output \d_reg[141] ;
  output \xr_reg[14][23] ;
  output \xr_reg[14][14] ;
  input [17:0]dbus_rdata;
  input \d_reg[66] ;
  input [0:0]s2_op;
  input [1:0]Q;
  input d_req;
  input dbus_resp;
  input \BUS_REQ_CTRL.dbus_busy_post ;
  input clk;

  wire \BUS_REQ_CTRL.dbus_busy_post ;
  wire [1:0]Q;
  wire clk;
  wire \d[1]_i_1_n_0 ;
  wire \d[2]_i_1_n_0 ;
  wire \d_reg[106] ;
  wire \d_reg[107] ;
  wire \d_reg[108] ;
  wire \d_reg[137] ;
  wire \d_reg[138] ;
  wire \d_reg[139] ;
  wire \d_reg[140] ;
  wire \d_reg[141] ;
  wire \d_reg[1]_0 ;
  wire \d_reg[23] ;
  wire \d_reg[27] ;
  wire \d_reg[2]_0 ;
  wire \d_reg[66] ;
  wire d_req;
  wire [17:0]dbus_rdata;
  wire dbus_resp;
  wire [0:0]s2_op;
  wire \xr_reg[14][14] ;
  wire \xr_reg[14][15] ;
  wire \xr_reg[14][16] ;
  wire \xr_reg[14][17] ;
  wire \xr_reg[14][18] ;
  wire \xr_reg[14][19] ;
  wire \xr_reg[14][20] ;
  wire \xr_reg[14][21] ;
  wire \xr_reg[14][22] ;
  wire \xr_reg[14][23] ;
  wire \xr_reg[14][28] ;
  wire \xr_reg[14][29] ;
  wire \xr_reg[14][30] ;
  wire \xr_reg[14][31] ;

  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \d[106]_i_5 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[10]),
        .I5(\d_reg[66] ),
        .O(\d_reg[106] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \d[107]_i_5 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[11]),
        .I5(\d_reg[66] ),
        .O(\d_reg[107] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \d[108]_i_5 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[12]),
        .I5(\d_reg[66] ),
        .O(\d_reg[108] ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[137]_i_5 
       (.I0(dbus_rdata[9]),
        .I1(\d_reg[2]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[1]_0 ),
        .I4(dbus_rdata[0]),
        .O(\d_reg[137] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[141]_i_5 
       (.I0(dbus_rdata[13]),
        .I1(\d_reg[2]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[1]_0 ),
        .I4(dbus_rdata[0]),
        .O(\d_reg[141] ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \d[1]_i_1 
       (.I0(Q[0]),
        .I1(d_req),
        .I2(dbus_resp),
        .I3(\BUS_REQ_CTRL.dbus_busy_post ),
        .I4(\d_reg[1]_0 ),
        .O(\d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \d[23]_i_3 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[9]),
        .I5(\d_reg[66] ),
        .O(\d_reg[23] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[24]_i_4 
       (.I0(dbus_rdata[10]),
        .I1(\d_reg[2]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[1]_0 ),
        .I4(dbus_rdata[0]),
        .O(\d_reg[138] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[25]_i_3 
       (.I0(dbus_rdata[11]),
        .I1(\d_reg[2]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[1]_0 ),
        .I4(dbus_rdata[0]),
        .O(\d_reg[139] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[26]_i_4 
       (.I0(dbus_rdata[12]),
        .I1(\d_reg[2]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[1]_0 ),
        .I4(dbus_rdata[0]),
        .O(\d_reg[140] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \d[27]_i_3 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[13]),
        .I5(\d_reg[66] ),
        .O(\d_reg[27] ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \d[2]_i_1 
       (.I0(Q[1]),
        .I1(d_req),
        .I2(dbus_resp),
        .I3(\BUS_REQ_CTRL.dbus_busy_post ),
        .I4(\d_reg[2]_0 ),
        .O(\d[2]_i_1_n_0 ));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[1]_i_1_n_0 ),
        .Q(\d_reg[1]_0 ),
        .R(1'b0));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[2]_i_1_n_0 ),
        .Q(\d_reg[2]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \xr[1][14]_i_3 
       (.I0(\d_reg[2]_0 ),
        .I1(\d_reg[1]_0 ),
        .O(\xr_reg[14][14] ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h0F0F0FDD)) 
    \xr[1][15]_i_3 
       (.I0(dbus_rdata[0]),
        .I1(s2_op),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[1]_0 ),
        .I4(\d_reg[2]_0 ),
        .O(\xr_reg[14][15] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \xr[1][16]_i_2 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[2]),
        .I5(\d_reg[66] ),
        .O(\xr_reg[14][16] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \xr[1][17]_i_2 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[3]),
        .I5(\d_reg[66] ),
        .O(\xr_reg[14][17] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \xr[1][18]_i_2 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[4]),
        .I5(\d_reg[66] ),
        .O(\xr_reg[14][18] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \xr[1][19]_i_2 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[5]),
        .I5(\d_reg[66] ),
        .O(\xr_reg[14][19] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \xr[1][20]_i_2 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[6]),
        .I5(\d_reg[66] ),
        .O(\xr_reg[14][20] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \xr[1][21]_i_2 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[7]),
        .I5(\d_reg[66] ),
        .O(\xr_reg[14][21] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \xr[1][22]_i_2 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[8]),
        .I5(\d_reg[66] ),
        .O(\xr_reg[14][22] ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xr[1][27]_i_3 
       (.I0(dbus_rdata[1]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[0]),
        .O(\xr_reg[14][23] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \xr[1][28]_i_2 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[14]),
        .I5(\d_reg[66] ),
        .O(\xr_reg[14][28] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \xr[1][29]_i_2 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[15]),
        .I5(\d_reg[66] ),
        .O(\xr_reg[14][29] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \xr[1][30]_i_2 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[16]),
        .I5(\d_reg[66] ),
        .O(\xr_reg[14][30] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \xr[1][31]_i_3 
       (.I0(dbus_rdata[0]),
        .I1(\d_reg[1]_0 ),
        .I2(dbus_rdata[1]),
        .I3(\d_reg[2]_0 ),
        .I4(dbus_rdata[17]),
        .I5(\d_reg[66] ),
        .O(\xr_reg[14][31] ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized10
   (D,
    nor_i_addr,
    nor_i_req,
    nor_i_acc,
    clk);
  output [25:0]D;
  input [23:0]nor_i_addr;
  input nor_i_req;
  input [1:0]nor_i_acc;
  input clk;

  wire [25:0]D;
  wire clk;
  wire \d_reg_n_0_[32] ;
  wire \d_reg_n_0_[33] ;
  wire \d_reg_n_0_[34] ;
  wire \d_reg_n_0_[35] ;
  wire \d_reg_n_0_[36] ;
  wire \d_reg_n_0_[37] ;
  wire \d_reg_n_0_[38] ;
  wire \d_reg_n_0_[39] ;
  wire \d_reg_n_0_[40] ;
  wire \d_reg_n_0_[41] ;
  wire \d_reg_n_0_[42] ;
  wire \d_reg_n_0_[43] ;
  wire \d_reg_n_0_[44] ;
  wire \d_reg_n_0_[45] ;
  wire \d_reg_n_0_[46] ;
  wire \d_reg_n_0_[47] ;
  wire \d_reg_n_0_[48] ;
  wire \d_reg_n_0_[49] ;
  wire \d_reg_n_0_[50] ;
  wire \d_reg_n_0_[51] ;
  wire \d_reg_n_0_[52] ;
  wire \d_reg_n_0_[53] ;
  wire \d_reg_n_0_[54] ;
  wire \d_reg_n_0_[55] ;
  wire \d_reg_n_0_[56] ;
  wire \d_reg_n_0_[57] ;
  wire [1:0]nor_i_acc;
  wire [23:0]nor_i_addr;
  wire nor_i_req;

  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[32]_i_1__0 
       (.I0(nor_i_acc[0]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[32] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[33]_i_1__0 
       (.I0(nor_i_acc[1]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[33] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[34]_i_1__0 
       (.I0(nor_i_addr[0]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[34] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[35]_i_1__0 
       (.I0(nor_i_addr[1]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[35] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[36]_i_1__0 
       (.I0(nor_i_addr[2]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[36] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[37]_i_1__0 
       (.I0(nor_i_addr[3]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[37] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[38]_i_1__0 
       (.I0(nor_i_addr[4]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[38] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[39]_i_1__0 
       (.I0(nor_i_addr[5]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[39] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[40]_i_1__0 
       (.I0(nor_i_addr[6]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[40] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[41]_i_1__0 
       (.I0(nor_i_addr[7]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[41] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[42]_i_1__0 
       (.I0(nor_i_addr[8]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[42] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[43]_i_1__0 
       (.I0(nor_i_addr[9]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[43] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[44]_i_1__0 
       (.I0(nor_i_addr[10]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[44] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[45]_i_1__0 
       (.I0(nor_i_addr[11]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[45] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[46]_i_1__0 
       (.I0(nor_i_addr[12]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[46] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[47]_i_1__0 
       (.I0(nor_i_addr[13]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[47] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[48]_i_1__0 
       (.I0(nor_i_addr[14]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[48] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[49]_i_1__0 
       (.I0(nor_i_addr[15]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[49] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[50]_i_1__0 
       (.I0(nor_i_addr[16]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[50] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[51]_i_1__0 
       (.I0(nor_i_addr[17]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[51] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[52]_i_1__0 
       (.I0(nor_i_addr[18]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[52] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[53]_i_1__0 
       (.I0(nor_i_addr[19]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[53] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[54]_i_1__0 
       (.I0(nor_i_addr[20]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[54] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[55]_i_1__0 
       (.I0(nor_i_addr[21]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[55] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[56]_i_1__0 
       (.I0(nor_i_addr[22]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[56] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[57]_i_1__0 
       (.I0(nor_i_addr[23]),
        .I1(nor_i_req),
        .I2(\d_reg_n_0_[57] ),
        .O(D[25]));
  FDRE \d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \d_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \d_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \d_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \d_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \d_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\d_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \d_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\d_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \d_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\d_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \d_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\d_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \d_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\d_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \d_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\d_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \d_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\d_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \d_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\d_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \d_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\d_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \d_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\d_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \d_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\d_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \d_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\d_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \d_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\d_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \d_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\d_reg_n_0_[57] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized10_10
   (D,
    i_addr,
    i_req,
    i_acc,
    i_wdata,
    clk);
  output [52:0]D;
  input [18:0]i_addr;
  input i_req;
  input [1:0]i_acc;
  input [31:0]i_wdata;
  input clk;

  wire [52:0]D;
  wire clk;
  wire \d_reg_n_0_[0] ;
  wire \d_reg_n_0_[10] ;
  wire \d_reg_n_0_[11] ;
  wire \d_reg_n_0_[12] ;
  wire \d_reg_n_0_[13] ;
  wire \d_reg_n_0_[14] ;
  wire \d_reg_n_0_[15] ;
  wire \d_reg_n_0_[16] ;
  wire \d_reg_n_0_[17] ;
  wire \d_reg_n_0_[18] ;
  wire \d_reg_n_0_[19] ;
  wire \d_reg_n_0_[1] ;
  wire \d_reg_n_0_[20] ;
  wire \d_reg_n_0_[21] ;
  wire \d_reg_n_0_[22] ;
  wire \d_reg_n_0_[23] ;
  wire \d_reg_n_0_[24] ;
  wire \d_reg_n_0_[25] ;
  wire \d_reg_n_0_[26] ;
  wire \d_reg_n_0_[27] ;
  wire \d_reg_n_0_[28] ;
  wire \d_reg_n_0_[29] ;
  wire \d_reg_n_0_[2] ;
  wire \d_reg_n_0_[30] ;
  wire \d_reg_n_0_[31] ;
  wire \d_reg_n_0_[32] ;
  wire \d_reg_n_0_[33] ;
  wire \d_reg_n_0_[34] ;
  wire \d_reg_n_0_[35] ;
  wire \d_reg_n_0_[36] ;
  wire \d_reg_n_0_[37] ;
  wire \d_reg_n_0_[38] ;
  wire \d_reg_n_0_[39] ;
  wire \d_reg_n_0_[3] ;
  wire \d_reg_n_0_[40] ;
  wire \d_reg_n_0_[41] ;
  wire \d_reg_n_0_[42] ;
  wire \d_reg_n_0_[43] ;
  wire \d_reg_n_0_[44] ;
  wire \d_reg_n_0_[45] ;
  wire \d_reg_n_0_[46] ;
  wire \d_reg_n_0_[47] ;
  wire \d_reg_n_0_[48] ;
  wire \d_reg_n_0_[49] ;
  wire \d_reg_n_0_[4] ;
  wire \d_reg_n_0_[50] ;
  wire \d_reg_n_0_[51] ;
  wire \d_reg_n_0_[52] ;
  wire \d_reg_n_0_[5] ;
  wire \d_reg_n_0_[6] ;
  wire \d_reg_n_0_[7] ;
  wire \d_reg_n_0_[8] ;
  wire \d_reg_n_0_[9] ;
  wire [1:0]i_acc;
  wire [18:0]i_addr;
  wire i_req;
  wire [31:0]i_wdata;

  LUT3 #(
    .INIT(8'hB8)) 
    \d[0]_i_1__0 
       (.I0(i_wdata[0]),
        .I1(i_req),
        .I2(\d_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[10]_i_1__0 
       (.I0(i_wdata[10]),
        .I1(i_req),
        .I2(\d_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[11]_i_1__0 
       (.I0(i_wdata[11]),
        .I1(i_req),
        .I2(\d_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[12]_i_1__0 
       (.I0(i_wdata[12]),
        .I1(i_req),
        .I2(\d_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[13]_i_1__0 
       (.I0(i_wdata[13]),
        .I1(i_req),
        .I2(\d_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[14]_i_1__0 
       (.I0(i_wdata[14]),
        .I1(i_req),
        .I2(\d_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[15]_i_1__0 
       (.I0(i_wdata[15]),
        .I1(i_req),
        .I2(\d_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[16]_i_1__0 
       (.I0(i_wdata[16]),
        .I1(i_req),
        .I2(\d_reg_n_0_[16] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[17]_i_1__0 
       (.I0(i_wdata[17]),
        .I1(i_req),
        .I2(\d_reg_n_0_[17] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[18]_i_1__0 
       (.I0(i_wdata[18]),
        .I1(i_req),
        .I2(\d_reg_n_0_[18] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[19]_i_1__0 
       (.I0(i_wdata[19]),
        .I1(i_req),
        .I2(\d_reg_n_0_[19] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[1]_i_1__0 
       (.I0(i_wdata[1]),
        .I1(i_req),
        .I2(\d_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[20]_i_1__0 
       (.I0(i_wdata[20]),
        .I1(i_req),
        .I2(\d_reg_n_0_[20] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[21]_i_1__0 
       (.I0(i_wdata[21]),
        .I1(i_req),
        .I2(\d_reg_n_0_[21] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[22]_i_1__0 
       (.I0(i_wdata[22]),
        .I1(i_req),
        .I2(\d_reg_n_0_[22] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[23]_i_1__0 
       (.I0(i_wdata[23]),
        .I1(i_req),
        .I2(\d_reg_n_0_[23] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[24]_i_1__0 
       (.I0(i_wdata[24]),
        .I1(i_req),
        .I2(\d_reg_n_0_[24] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[25]_i_1__0 
       (.I0(i_wdata[25]),
        .I1(i_req),
        .I2(\d_reg_n_0_[25] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[26]_i_1__0 
       (.I0(i_wdata[26]),
        .I1(i_req),
        .I2(\d_reg_n_0_[26] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[27]_i_1__0 
       (.I0(i_wdata[27]),
        .I1(i_req),
        .I2(\d_reg_n_0_[27] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[28]_i_1__0 
       (.I0(i_wdata[28]),
        .I1(i_req),
        .I2(\d_reg_n_0_[28] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[29]_i_1__0 
       (.I0(i_wdata[29]),
        .I1(i_req),
        .I2(\d_reg_n_0_[29] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[2]_i_1__0 
       (.I0(i_wdata[2]),
        .I1(i_req),
        .I2(\d_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[30]_i_1__0 
       (.I0(i_wdata[30]),
        .I1(i_req),
        .I2(\d_reg_n_0_[30] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[31]_i_1__0 
       (.I0(i_wdata[31]),
        .I1(i_req),
        .I2(\d_reg_n_0_[31] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[32]_i_1__1 
       (.I0(i_acc[0]),
        .I1(i_req),
        .I2(\d_reg_n_0_[32] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[33]_i_1__1 
       (.I0(i_acc[1]),
        .I1(i_req),
        .I2(\d_reg_n_0_[33] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[36]_i_1 
       (.I0(i_addr[2]),
        .I1(i_req),
        .I2(\d_reg_n_0_[36] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[37]_i_1__0 
       (.I0(i_addr[3]),
        .I1(i_req),
        .I2(\d_reg_n_0_[37] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[38]_i_1__0 
       (.I0(i_addr[4]),
        .I1(i_req),
        .I2(\d_reg_n_0_[38] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[39]_i_1__0 
       (.I0(i_addr[5]),
        .I1(i_req),
        .I2(\d_reg_n_0_[39] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[3]_i_1__0 
       (.I0(i_wdata[3]),
        .I1(i_req),
        .I2(\d_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[40]_i_1__0 
       (.I0(i_addr[6]),
        .I1(i_req),
        .I2(\d_reg_n_0_[40] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[41]_i_1__0 
       (.I0(i_addr[7]),
        .I1(i_req),
        .I2(\d_reg_n_0_[41] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[42]_i_1__0 
       (.I0(i_addr[8]),
        .I1(i_req),
        .I2(\d_reg_n_0_[42] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[43]_i_1__0 
       (.I0(i_addr[9]),
        .I1(i_req),
        .I2(\d_reg_n_0_[43] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[44]_i_1__0 
       (.I0(i_addr[10]),
        .I1(i_req),
        .I2(\d_reg_n_0_[44] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[45]_i_1__0 
       (.I0(i_addr[11]),
        .I1(i_req),
        .I2(\d_reg_n_0_[45] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[46]_i_1__0 
       (.I0(i_addr[12]),
        .I1(i_req),
        .I2(\d_reg_n_0_[46] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[47]_i_1__0 
       (.I0(i_addr[13]),
        .I1(i_req),
        .I2(\d_reg_n_0_[47] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[48]_i_1__0 
       (.I0(i_addr[14]),
        .I1(i_req),
        .I2(\d_reg_n_0_[48] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[49]_i_1__0 
       (.I0(i_addr[15]),
        .I1(i_req),
        .I2(\d_reg_n_0_[49] ),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[4]_i_1__0 
       (.I0(i_wdata[4]),
        .I1(i_req),
        .I2(\d_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[50]_i_1__0 
       (.I0(i_addr[16]),
        .I1(i_req),
        .I2(\d_reg_n_0_[50] ),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[51]_i_1__0 
       (.I0(i_addr[17]),
        .I1(i_req),
        .I2(\d_reg_n_0_[51] ),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[52]_i_1__1 
       (.I0(i_addr[18]),
        .I1(i_req),
        .I2(\d_reg_n_0_[52] ),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[5]_i_1__0 
       (.I0(i_wdata[5]),
        .I1(i_req),
        .I2(\d_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[6]_i_1__0 
       (.I0(i_wdata[6]),
        .I1(i_req),
        .I2(\d_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[7]_i_1__0 
       (.I0(i_wdata[7]),
        .I1(i_req),
        .I2(\d_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[8]_i_1__0 
       (.I0(i_wdata[8]),
        .I1(i_req),
        .I2(\d_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[9]_i_1__0 
       (.I0(i_wdata[9]),
        .I1(i_req),
        .I2(\d_reg_n_0_[9] ),
        .O(D[9]));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\d_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\d_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\d_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\d_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\d_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\d_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\d_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\d_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\d_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\d_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\d_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\d_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\d_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\d_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\d_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\d_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\d_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\d_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\d_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\d_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(\d_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(\d_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(\d_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(\d_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(\d_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(\d_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(\d_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(\d_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \d_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(\d_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \d_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(\d_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \d_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(\d_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \d_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(\d_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \d_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(\d_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \d_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(\d_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \d_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(\d_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \d_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(\d_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \d_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(\d_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \d_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(\d_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \d_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(\d_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \d_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(\d_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \d_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(\d_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[0]_INST_0_i_2 
       (.I0(i_addr[0]),
        .I1(i_req),
        .I2(\d_reg_n_0_[34] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[1]_INST_0_i_1 
       (.I0(i_addr[1]),
        .I1(i_req),
        .I2(\d_reg_n_0_[35] ),
        .O(D[35]));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized10_15
   (\rdata_reg[16] ,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[8] ,
    D,
    \d_reg[36]_0 ,
    \FSM_sequential_state_reg[1] ,
    \d_reg[0]_0 ,
    i_acc,
    i_req,
    i_addr,
    i_wdata,
    clk);
  output \rdata_reg[16] ;
  output \rdata_reg[0] ;
  output \rdata_reg[0]_0 ;
  output \rdata_reg[8] ;
  output [45:0]D;
  input [3:0]\d_reg[36]_0 ;
  input \FSM_sequential_state_reg[1] ;
  input \d_reg[0]_0 ;
  input [1:0]i_acc;
  input i_req;
  input [11:0]i_addr;
  input [31:0]i_wdata;
  input clk;

  wire [45:0]D;
  wire \FSM_sequential_state_reg[1] ;
  wire clk;
  wire \d_reg[0]_0 ;
  wire [3:0]\d_reg[36]_0 ;
  wire \d_reg_n_0_[0] ;
  wire \d_reg_n_0_[10] ;
  wire \d_reg_n_0_[11] ;
  wire \d_reg_n_0_[12] ;
  wire \d_reg_n_0_[13] ;
  wire \d_reg_n_0_[14] ;
  wire \d_reg_n_0_[15] ;
  wire \d_reg_n_0_[16] ;
  wire \d_reg_n_0_[17] ;
  wire \d_reg_n_0_[18] ;
  wire \d_reg_n_0_[19] ;
  wire \d_reg_n_0_[1] ;
  wire \d_reg_n_0_[20] ;
  wire \d_reg_n_0_[21] ;
  wire \d_reg_n_0_[22] ;
  wire \d_reg_n_0_[23] ;
  wire \d_reg_n_0_[24] ;
  wire \d_reg_n_0_[25] ;
  wire \d_reg_n_0_[26] ;
  wire \d_reg_n_0_[27] ;
  wire \d_reg_n_0_[28] ;
  wire \d_reg_n_0_[29] ;
  wire \d_reg_n_0_[2] ;
  wire \d_reg_n_0_[30] ;
  wire \d_reg_n_0_[31] ;
  wire \d_reg_n_0_[32] ;
  wire \d_reg_n_0_[33] ;
  wire \d_reg_n_0_[34] ;
  wire \d_reg_n_0_[35] ;
  wire \d_reg_n_0_[36] ;
  wire \d_reg_n_0_[37] ;
  wire \d_reg_n_0_[38] ;
  wire \d_reg_n_0_[39] ;
  wire \d_reg_n_0_[3] ;
  wire \d_reg_n_0_[40] ;
  wire \d_reg_n_0_[41] ;
  wire \d_reg_n_0_[42] ;
  wire \d_reg_n_0_[43] ;
  wire \d_reg_n_0_[44] ;
  wire \d_reg_n_0_[45] ;
  wire \d_reg_n_0_[4] ;
  wire \d_reg_n_0_[5] ;
  wire \d_reg_n_0_[6] ;
  wire \d_reg_n_0_[7] ;
  wire \d_reg_n_0_[8] ;
  wire \d_reg_n_0_[9] ;
  wire [1:0]i_acc;
  wire [11:0]i_addr;
  wire i_req;
  wire [31:0]i_wdata;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[8] ;

  LUT2 #(
    .INIT(4'h7)) 
    array_reg_0_255_16_16_i_3
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[0]_0 ),
        .O(\rdata_reg[16] ));
  LUT6 #(
    .INIT(64'hCCCCAFCCFFFFAFFF)) 
    array_reg_0_255_8_8_i_3
       (.I0(D[32]),
        .I1(\d_reg[36]_0 [0]),
        .I2(D[34]),
        .I3(\FSM_sequential_state_reg[1] ),
        .I4(\d_reg[0]_0 ),
        .I5(\d_reg[36]_0 [2]),
        .O(\rdata_reg[0] ));
  LUT6 #(
    .INIT(64'h0000050033330533)) 
    array_reg_0_255_8_8_i_4
       (.I0(D[33]),
        .I1(\d_reg[36]_0 [1]),
        .I2(D[35]),
        .I3(\FSM_sequential_state_reg[1] ),
        .I4(\d_reg[0]_0 ),
        .I5(\d_reg[36]_0 [3]),
        .O(\rdata_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[0]_i_1__0 
       (.I0(i_wdata[0]),
        .I1(i_req),
        .I2(\d_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[10]_i_1__0 
       (.I0(i_wdata[10]),
        .I1(i_req),
        .I2(\d_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[11]_i_1__0 
       (.I0(i_wdata[11]),
        .I1(i_req),
        .I2(\d_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[12]_i_1__0 
       (.I0(i_wdata[12]),
        .I1(i_req),
        .I2(\d_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[13]_i_1__0 
       (.I0(i_wdata[13]),
        .I1(i_req),
        .I2(\d_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[14]_i_1__0 
       (.I0(i_wdata[14]),
        .I1(i_req),
        .I2(\d_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[15]_i_1__0 
       (.I0(i_wdata[15]),
        .I1(i_req),
        .I2(\d_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[16]_i_1__0 
       (.I0(i_wdata[16]),
        .I1(i_req),
        .I2(\d_reg_n_0_[16] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[17]_i_1__0 
       (.I0(i_wdata[17]),
        .I1(i_req),
        .I2(\d_reg_n_0_[17] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[18]_i_1__0 
       (.I0(i_wdata[18]),
        .I1(i_req),
        .I2(\d_reg_n_0_[18] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[19]_i_1__0 
       (.I0(i_wdata[19]),
        .I1(i_req),
        .I2(\d_reg_n_0_[19] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[1]_i_1__0 
       (.I0(i_wdata[1]),
        .I1(i_req),
        .I2(\d_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[20]_i_1__0 
       (.I0(i_wdata[20]),
        .I1(i_req),
        .I2(\d_reg_n_0_[20] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[21]_i_1__0 
       (.I0(i_wdata[21]),
        .I1(i_req),
        .I2(\d_reg_n_0_[21] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[22]_i_1__0 
       (.I0(i_wdata[22]),
        .I1(i_req),
        .I2(\d_reg_n_0_[22] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[23]_i_1__0 
       (.I0(i_wdata[23]),
        .I1(i_req),
        .I2(\d_reg_n_0_[23] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[24]_i_1__0 
       (.I0(i_wdata[24]),
        .I1(i_req),
        .I2(\d_reg_n_0_[24] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[25]_i_1__0 
       (.I0(i_wdata[25]),
        .I1(i_req),
        .I2(\d_reg_n_0_[25] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[26]_i_1__0 
       (.I0(i_wdata[26]),
        .I1(i_req),
        .I2(\d_reg_n_0_[26] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[27]_i_1__0 
       (.I0(i_wdata[27]),
        .I1(i_req),
        .I2(\d_reg_n_0_[27] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[28]_i_1__0 
       (.I0(i_wdata[28]),
        .I1(i_req),
        .I2(\d_reg_n_0_[28] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[29]_i_1__0 
       (.I0(i_wdata[29]),
        .I1(i_req),
        .I2(\d_reg_n_0_[29] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[2]_i_1__0 
       (.I0(i_wdata[2]),
        .I1(i_req),
        .I2(\d_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[30]_i_1__0 
       (.I0(i_wdata[30]),
        .I1(i_req),
        .I2(\d_reg_n_0_[30] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[31]_i_1__0 
       (.I0(i_wdata[31]),
        .I1(i_req),
        .I2(\d_reg_n_0_[31] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[32]_i_1__0 
       (.I0(i_acc[0]),
        .I1(i_req),
        .I2(\d_reg_n_0_[32] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[33]_i_1__0 
       (.I0(i_acc[1]),
        .I1(i_req),
        .I2(\d_reg_n_0_[33] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[34]_i_1__0 
       (.I0(i_addr[0]),
        .I1(i_req),
        .I2(\d_reg_n_0_[34] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[35]_i_1__0 
       (.I0(i_addr[1]),
        .I1(i_req),
        .I2(\d_reg_n_0_[35] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[36]_i_1__0 
       (.I0(i_addr[2]),
        .I1(i_req),
        .I2(\d_reg_n_0_[36] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[37]_i_1__0 
       (.I0(i_addr[3]),
        .I1(i_req),
        .I2(\d_reg_n_0_[37] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[38]_i_1__0 
       (.I0(i_addr[4]),
        .I1(i_req),
        .I2(\d_reg_n_0_[38] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[39]_i_1__0 
       (.I0(i_addr[5]),
        .I1(i_req),
        .I2(\d_reg_n_0_[39] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[3]_i_1__0 
       (.I0(i_wdata[3]),
        .I1(i_req),
        .I2(\d_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[40]_i_1__0 
       (.I0(i_addr[6]),
        .I1(i_req),
        .I2(\d_reg_n_0_[40] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[41]_i_1__0 
       (.I0(i_addr[7]),
        .I1(i_req),
        .I2(\d_reg_n_0_[41] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[42]_i_1__0 
       (.I0(i_addr[8]),
        .I1(i_req),
        .I2(\d_reg_n_0_[42] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[43]_i_1__0 
       (.I0(i_addr[9]),
        .I1(i_req),
        .I2(\d_reg_n_0_[43] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[44]_i_1__0 
       (.I0(i_addr[10]),
        .I1(i_req),
        .I2(\d_reg_n_0_[44] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[45]_i_1__0 
       (.I0(i_addr[11]),
        .I1(i_req),
        .I2(\d_reg_n_0_[45] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[4]_i_1__0 
       (.I0(i_wdata[4]),
        .I1(i_req),
        .I2(\d_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[5]_i_1__0 
       (.I0(i_wdata[5]),
        .I1(i_req),
        .I2(\d_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[6]_i_1__0 
       (.I0(i_wdata[6]),
        .I1(i_req),
        .I2(\d_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[7]_i_1__0 
       (.I0(i_wdata[7]),
        .I1(i_req),
        .I2(\d_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[8]_i_1__0 
       (.I0(i_wdata[8]),
        .I1(i_req),
        .I2(\d_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[9]_i_1__0 
       (.I0(i_wdata[9]),
        .I1(i_req),
        .I2(\d_reg_n_0_[9] ),
        .O(D[9]));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\d_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\d_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\d_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\d_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\d_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\d_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\d_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\d_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\d_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\d_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\d_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\d_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\d_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\d_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\d_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\d_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\d_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\d_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\d_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\d_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(\d_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(\d_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(\d_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(\d_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(\d_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(\d_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(\d_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(\d_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \d_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(\d_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \d_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(\d_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \d_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(\d_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \d_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(\d_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \d_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(\d_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \d_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(\d_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000A00CCCC0ACC)) 
    \rdata[15]_i_2 
       (.I0(D[35]),
        .I1(\d_reg[36]_0 [3]),
        .I2(D[33]),
        .I3(\FSM_sequential_state_reg[1] ),
        .I4(\d_reg[0]_0 ),
        .I5(\d_reg[36]_0 [1]),
        .O(\rdata_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized10_20
   (D,
    i_acc,
    i_req,
    i_addr,
    clk);
  output [13:0]D;
  input [1:0]i_acc;
  input i_req;
  input [11:0]i_addr;
  input clk;

  wire [13:0]D;
  wire clk;
  wire \d_reg_n_0_[32] ;
  wire \d_reg_n_0_[33] ;
  wire \d_reg_n_0_[34] ;
  wire \d_reg_n_0_[35] ;
  wire \d_reg_n_0_[36] ;
  wire \d_reg_n_0_[37] ;
  wire \d_reg_n_0_[38] ;
  wire \d_reg_n_0_[39] ;
  wire \d_reg_n_0_[40] ;
  wire \d_reg_n_0_[41] ;
  wire \d_reg_n_0_[42] ;
  wire \d_reg_n_0_[43] ;
  wire \d_reg_n_0_[44] ;
  wire \d_reg_n_0_[45] ;
  wire [1:0]i_acc;
  wire [11:0]i_addr;
  wire i_req;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[32]_i_1__0 
       (.I0(i_acc[0]),
        .I1(i_req),
        .I2(\d_reg_n_0_[32] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[33]_i_1__0 
       (.I0(i_acc[1]),
        .I1(i_req),
        .I2(\d_reg_n_0_[33] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[34]_i_1__0 
       (.I0(i_addr[0]),
        .I1(i_req),
        .I2(\d_reg_n_0_[34] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[35]_i_1__0 
       (.I0(i_addr[1]),
        .I1(i_req),
        .I2(\d_reg_n_0_[35] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[36]_i_1__0 
       (.I0(i_addr[2]),
        .I1(i_req),
        .I2(\d_reg_n_0_[36] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[37]_i_1__0 
       (.I0(i_addr[3]),
        .I1(i_req),
        .I2(\d_reg_n_0_[37] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[38]_i_1__0 
       (.I0(i_addr[4]),
        .I1(i_req),
        .I2(\d_reg_n_0_[38] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[39]_i_1__0 
       (.I0(i_addr[5]),
        .I1(i_req),
        .I2(\d_reg_n_0_[39] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[40]_i_1__0 
       (.I0(i_addr[6]),
        .I1(i_req),
        .I2(\d_reg_n_0_[40] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[41]_i_1__0 
       (.I0(i_addr[7]),
        .I1(i_req),
        .I2(\d_reg_n_0_[41] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[42]_i_1__0 
       (.I0(i_addr[8]),
        .I1(i_req),
        .I2(\d_reg_n_0_[42] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[43]_i_1__0 
       (.I0(i_addr[9]),
        .I1(i_req),
        .I2(\d_reg_n_0_[43] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[44]_i_1__0 
       (.I0(i_addr[10]),
        .I1(i_req),
        .I2(\d_reg_n_0_[44] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[45]_i_1__0 
       (.I0(i_addr[11]),
        .I1(i_req),
        .I2(\d_reg_n_0_[45] ),
        .O(D[13]));
  FDRE \d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \d_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \d_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \d_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \d_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \d_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\d_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \d_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\d_reg_n_0_[45] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized11
   (D,
    \d_reg[0] ,
    \d_reg[3] ,
    \d_reg[0]_0 ,
    \d_reg[2] ,
    \d_reg[1] ,
    nor_d_fault,
    nor_i_fault,
    nor_d_addr,
    nor_d_req,
    next_state__0,
    \d_reg[35]_0 ,
    nor_d_w_rb,
    nor_d_acc,
    \d_reg[0]_1 ,
    clk);
  output [21:0]D;
  output \d_reg[0] ;
  output \d_reg[3] ;
  output \d_reg[0]_0 ;
  output \d_reg[2] ;
  output \d_reg[1] ;
  output nor_d_fault;
  output nor_i_fault;
  input [23:0]nor_d_addr;
  input nor_d_req;
  input [0:0]next_state__0;
  input [3:0]\d_reg[35]_0 ;
  input nor_d_w_rb;
  input [1:0]nor_d_acc;
  input \d_reg[0]_1 ;
  input clk;

  wire [21:0]D;
  wire clk;
  wire \d[35]_i_1_n_0 ;
  wire \d[36]_i_1_n_0 ;
  wire \d_reg[0] ;
  wire \d_reg[0]_0 ;
  wire \d_reg[0]_1 ;
  wire \d_reg[1] ;
  wire \d_reg[2] ;
  wire [3:0]\d_reg[35]_0 ;
  wire \d_reg[3] ;
  wire \d_reg_n_0_[32] ;
  wire \d_reg_n_0_[33] ;
  wire \d_reg_n_0_[34] ;
  wire \d_reg_n_0_[35] ;
  wire \d_reg_n_0_[36] ;
  wire \d_reg_n_0_[37] ;
  wire \d_reg_n_0_[38] ;
  wire \d_reg_n_0_[39] ;
  wire \d_reg_n_0_[40] ;
  wire \d_reg_n_0_[41] ;
  wire \d_reg_n_0_[42] ;
  wire \d_reg_n_0_[43] ;
  wire \d_reg_n_0_[44] ;
  wire \d_reg_n_0_[45] ;
  wire \d_reg_n_0_[46] ;
  wire \d_reg_n_0_[47] ;
  wire \d_reg_n_0_[48] ;
  wire \d_reg_n_0_[49] ;
  wire \d_reg_n_0_[50] ;
  wire \d_reg_n_0_[51] ;
  wire \d_reg_n_0_[52] ;
  wire \d_reg_n_0_[53] ;
  wire \d_reg_n_0_[54] ;
  wire \d_reg_n_0_[55] ;
  wire \d_reg_n_0_[56] ;
  wire \d_reg_n_0_[57] ;
  wire \d_reg_n_0_[58] ;
  wire [1:0]d_req_acc;
  wire d_req_w_rb;
  wire [0:0]next_state__0;
  wire [1:0]nor_d_acc;
  wire [23:0]nor_d_addr;
  wire nor_d_fault;
  wire nor_d_req;
  wire nor_d_w_rb;
  wire nor_i_fault;

  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[32]_i_1 
       (.I0(nor_d_acc[0]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[32] ),
        .O(d_req_acc[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[33]_i_1 
       (.I0(nor_d_acc[1]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[33] ),
        .O(d_req_acc[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \d[34]_i_1 
       (.I0(nor_d_w_rb),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[34] ),
        .O(d_req_w_rb));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[35]_i_1 
       (.I0(nor_d_addr[0]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[35] ),
        .O(\d[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[36]_i_1 
       (.I0(nor_d_addr[1]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[36] ),
        .O(\d[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[37]_i_1 
       (.I0(nor_d_addr[2]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[37] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[38]_i_1 
       (.I0(nor_d_addr[3]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[38] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[39]_i_1 
       (.I0(nor_d_addr[4]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[39] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[40]_i_1 
       (.I0(nor_d_addr[5]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[40] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[41]_i_1 
       (.I0(nor_d_addr[6]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[41] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[42]_i_1 
       (.I0(nor_d_addr[7]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[42] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[43]_i_1 
       (.I0(nor_d_addr[8]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[43] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[44]_i_1 
       (.I0(nor_d_addr[9]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[44] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[45]_i_1 
       (.I0(nor_d_addr[10]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[45] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[46]_i_1 
       (.I0(nor_d_addr[11]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[46] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[47]_i_1 
       (.I0(nor_d_addr[12]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[47] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[48]_i_1 
       (.I0(nor_d_addr[13]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[48] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[49]_i_1 
       (.I0(nor_d_addr[14]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[49] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[50]_i_1 
       (.I0(nor_d_addr[15]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[50] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[51]_i_1 
       (.I0(nor_d_addr[16]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[51] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[52]_i_1 
       (.I0(nor_d_addr[17]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[52] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[53]_i_1 
       (.I0(nor_d_addr[18]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[53] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[54]_i_1 
       (.I0(nor_d_addr[19]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[54] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[55]_i_1 
       (.I0(nor_d_addr[20]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[55] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[56]_i_1 
       (.I0(nor_d_addr[21]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[56] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[57]_i_1 
       (.I0(nor_d_addr[22]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[57] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[58]_i_1 
       (.I0(nor_d_addr[23]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[58] ),
        .O(D[21]));
  FDRE \d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_acc[0]),
        .Q(\d_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_acc[1]),
        .Q(\d_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_w_rb),
        .Q(\d_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[35]_i_1_n_0 ),
        .Q(\d_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[36]_i_1_n_0 ),
        .Q(\d_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \d_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \d_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \d_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \d_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \d_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \d_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \d_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \d_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \d_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \d_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\d_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \d_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\d_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \d_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\d_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \d_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\d_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \d_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\d_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \d_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\d_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \d_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\d_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \d_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\d_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \d_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\d_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \d_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\d_reg_n_0_[58] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h10)) 
    nor_d_fault_INST_0
       (.I0(\d_reg[0] ),
        .I1(\d_reg[0]_1 ),
        .I2(next_state__0),
        .O(nor_d_fault));
  LUT6 #(
    .INIT(64'h0000770700777777)) 
    nor_d_fault_INST_0_i_1
       (.I0(next_state__0),
        .I1(d_req_w_rb),
        .I2(\d_reg[3] ),
        .I3(\d_reg[0]_0 ),
        .I4(\d_reg[2] ),
        .I5(\d_reg[1] ),
        .O(\d_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    nor_d_fault_INST_0_i_4
       (.I0(nor_d_addr[1]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[36] ),
        .I3(next_state__0),
        .I4(\d_reg[35]_0 [3]),
        .O(\d_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    nor_d_fault_INST_0_i_5
       (.I0(nor_d_acc[0]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[32] ),
        .I3(next_state__0),
        .I4(\d_reg[35]_0 [0]),
        .O(\d_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    nor_d_fault_INST_0_i_6
       (.I0(nor_d_addr[0]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[35] ),
        .I3(next_state__0),
        .I4(\d_reg[35]_0 [2]),
        .O(\d_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    nor_d_fault_INST_0_i_7
       (.I0(nor_d_acc[1]),
        .I1(nor_d_req),
        .I2(\d_reg_n_0_[33] ),
        .I3(next_state__0),
        .I4(\d_reg[35]_0 [1]),
        .O(\d_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h01)) 
    nor_i_fault_INST_0
       (.I0(\d_reg[0] ),
        .I1(\d_reg[0]_1 ),
        .I2(next_state__0),
        .O(nor_i_fault));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized11_13
   (resp_reg,
    tcm_d_fault,
    tcm_i_fault,
    \rdata_reg[0] ,
    \rdata_reg[24] ,
    \rdata_reg[24]_0 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[23] ,
    \rdata_reg[23]_0 ,
    \rdata_reg[23]_1 ,
    \rdata_reg[23]_2 ,
    \rdata_reg[24]_1 ,
    \rdata_reg[24]_2 ,
    \rdata_reg[24]_3 ,
    \rdata_reg[24]_4 ,
    cell_addr,
    p_0_in1_in,
    \rdata_reg[0]_3 ,
    \d_reg[36]_0 ,
    Q,
    A,
    \rdata_reg[30] ,
    \d_reg[32]_0 ,
    \d_reg[33]_0 ,
    \FSM_sequential_state_reg[1] ,
    \d_reg[35]_0 ,
    rstn,
    next_state__0,
    d_addr,
    d_req,
    \d_reg[0]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    D,
    \d_reg[32]_1 ,
    d_w_rb,
    d_wdata,
    d_acc,
    clk);
  output resp_reg;
  output tcm_d_fault;
  output tcm_i_fault;
  output \rdata_reg[0] ;
  output \rdata_reg[24] ;
  output \rdata_reg[24]_0 ;
  output \rdata_reg[0]_0 ;
  output \rdata_reg[0]_1 ;
  output \rdata_reg[0]_2 ;
  output \rdata_reg[15] ;
  output \rdata_reg[15]_0 ;
  output \rdata_reg[15]_1 ;
  output \rdata_reg[15]_2 ;
  output \rdata_reg[23] ;
  output \rdata_reg[23]_0 ;
  output \rdata_reg[23]_1 ;
  output \rdata_reg[23]_2 ;
  output \rdata_reg[24]_1 ;
  output \rdata_reg[24]_2 ;
  output \rdata_reg[24]_3 ;
  output \rdata_reg[24]_4 ;
  output [7:0]cell_addr;
  output [31:0]p_0_in1_in;
  output \rdata_reg[0]_3 ;
  output [3:0]\d_reg[36]_0 ;
  output [0:0]Q;
  output [7:0]A;
  output [7:0]\rdata_reg[30] ;
  input \d_reg[32]_0 ;
  input \d_reg[33]_0 ;
  input \FSM_sequential_state_reg[1] ;
  input \d_reg[35]_0 ;
  input rstn;
  input [1:0]next_state__0;
  input [11:0]d_addr;
  input d_req;
  input \d_reg[0]_0 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input [45:0]D;
  input \d_reg[32]_1 ;
  input d_w_rb;
  input [31:0]d_wdata;
  input [1:0]d_acc;
  input clk;

  wire [7:0]A;
  wire [45:0]D;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire array_reg_0_255_0_0_i_11_n_0;
  wire array_reg_0_255_0_0_i_12_n_0;
  wire array_reg_0_255_0_0_i_13_n_0;
  wire array_reg_0_255_10_10_i_2_n_0;
  wire array_reg_0_255_11_11_i_2_n_0;
  wire array_reg_0_255_12_12_i_2_n_0;
  wire array_reg_0_255_13_13_i_2_n_0;
  wire array_reg_0_255_14_14_i_2_n_0;
  wire array_reg_0_255_15_15_i_2_n_0;
  wire array_reg_0_255_16_16_i_4_n_0;
  wire array_reg_0_255_1_1_i_2_n_0;
  wire array_reg_0_255_24_24_i_3_n_0;
  wire array_reg_0_255_24_24_i_4_n_0;
  wire array_reg_0_255_25_25_i_2_n_0;
  wire array_reg_0_255_26_26_i_2_n_0;
  wire array_reg_0_255_27_27_i_2_n_0;
  wire array_reg_0_255_28_28_i_2_n_0;
  wire array_reg_0_255_29_29_i_2_n_0;
  wire array_reg_0_255_2_2_i_2_n_0;
  wire array_reg_0_255_30_30_i_2_n_0;
  wire array_reg_0_255_31_31_i_2_n_0;
  wire array_reg_0_255_3_3_i_10_n_0;
  wire array_reg_0_255_4_4_i_2_n_0;
  wire array_reg_0_255_5_5_i_2_n_0;
  wire array_reg_0_255_6_6_i_10_n_0;
  wire array_reg_0_255_7_7_i_2_n_0;
  wire array_reg_0_255_8_8_i_5_n_0;
  wire array_reg_0_255_8_8_i_6_n_0;
  wire array_reg_0_255_9_9_i_2_n_0;
  wire [7:0]cell_addr;
  wire clk;
  wire \d[0]_i_1_n_0 ;
  wire \d[10]_i_1_n_0 ;
  wire \d[11]_i_1_n_0 ;
  wire \d[12]_i_1_n_0 ;
  wire \d[13]_i_1_n_0 ;
  wire \d[14]_i_1_n_0 ;
  wire \d[15]_i_1_n_0 ;
  wire \d[16]_i_1_n_0 ;
  wire \d[17]_i_1_n_0 ;
  wire \d[18]_i_1_n_0 ;
  wire \d[19]_i_1_n_0 ;
  wire \d[1]_i_1_n_0 ;
  wire \d[20]_i_1_n_0 ;
  wire \d[21]_i_1_n_0 ;
  wire \d[22]_i_1_n_0 ;
  wire \d[23]_i_1_n_0 ;
  wire \d[24]_i_1_n_0 ;
  wire \d[25]_i_1_n_0 ;
  wire \d[26]_i_1_n_0 ;
  wire \d[27]_i_1_n_0 ;
  wire \d[28]_i_1_n_0 ;
  wire \d[29]_i_1_n_0 ;
  wire \d[2]_i_1_n_0 ;
  wire \d[30]_i_1_n_0 ;
  wire \d[31]_i_1_n_0 ;
  wire \d[37]_i_1_n_0 ;
  wire \d[38]_i_1_n_0 ;
  wire \d[39]_i_1_n_0 ;
  wire \d[3]_i_1_n_0 ;
  wire \d[40]_i_1_n_0 ;
  wire \d[41]_i_1_n_0 ;
  wire \d[42]_i_1_n_0 ;
  wire \d[43]_i_1_n_0 ;
  wire \d[44]_i_1_n_0 ;
  wire \d[45]_i_1_n_0 ;
  wire \d[46]_i_1_n_0 ;
  wire \d[4]_i_1_n_0 ;
  wire \d[5]_i_1_n_0 ;
  wire \d[6]_i_1_n_0 ;
  wire \d[7]_i_1_n_0 ;
  wire \d[8]_i_1_n_0 ;
  wire \d[9]_i_1_n_0 ;
  wire [1:0]d_acc;
  wire [11:0]d_addr;
  wire \d_reg[0]_0 ;
  wire \d_reg[32]_0 ;
  wire \d_reg[32]_1 ;
  wire \d_reg[33]_0 ;
  wire \d_reg[35]_0 ;
  wire [3:0]\d_reg[36]_0 ;
  wire \d_reg_n_0_[0] ;
  wire \d_reg_n_0_[10] ;
  wire \d_reg_n_0_[11] ;
  wire \d_reg_n_0_[12] ;
  wire \d_reg_n_0_[13] ;
  wire \d_reg_n_0_[14] ;
  wire \d_reg_n_0_[15] ;
  wire \d_reg_n_0_[16] ;
  wire \d_reg_n_0_[17] ;
  wire \d_reg_n_0_[18] ;
  wire \d_reg_n_0_[19] ;
  wire \d_reg_n_0_[1] ;
  wire \d_reg_n_0_[20] ;
  wire \d_reg_n_0_[21] ;
  wire \d_reg_n_0_[22] ;
  wire \d_reg_n_0_[23] ;
  wire \d_reg_n_0_[24] ;
  wire \d_reg_n_0_[25] ;
  wire \d_reg_n_0_[26] ;
  wire \d_reg_n_0_[27] ;
  wire \d_reg_n_0_[28] ;
  wire \d_reg_n_0_[29] ;
  wire \d_reg_n_0_[2] ;
  wire \d_reg_n_0_[30] ;
  wire \d_reg_n_0_[31] ;
  wire \d_reg_n_0_[32] ;
  wire \d_reg_n_0_[33] ;
  wire \d_reg_n_0_[35] ;
  wire \d_reg_n_0_[36] ;
  wire \d_reg_n_0_[37] ;
  wire \d_reg_n_0_[38] ;
  wire \d_reg_n_0_[39] ;
  wire \d_reg_n_0_[3] ;
  wire \d_reg_n_0_[40] ;
  wire \d_reg_n_0_[41] ;
  wire \d_reg_n_0_[42] ;
  wire \d_reg_n_0_[43] ;
  wire \d_reg_n_0_[44] ;
  wire \d_reg_n_0_[45] ;
  wire \d_reg_n_0_[46] ;
  wire \d_reg_n_0_[4] ;
  wire \d_reg_n_0_[5] ;
  wire \d_reg_n_0_[6] ;
  wire \d_reg_n_0_[7] ;
  wire \d_reg_n_0_[8] ;
  wire \d_reg_n_0_[9] ;
  wire d_req;
  wire d_req_w_rb;
  wire d_w_rb;
  wire [31:0]d_wdata;
  wire [1:0]next_state__0;
  wire [31:0]p_0_in1_in;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[0]_3 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[23]_1 ;
  wire \rdata_reg[23]_2 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[24]_1 ;
  wire \rdata_reg[24]_2 ;
  wire \rdata_reg[24]_3 ;
  wire \rdata_reg[24]_4 ;
  wire [7:0]\rdata_reg[30] ;
  wire resp_reg;
  wire rstn;
  wire tcm_d_fault;
  wire tcm_d_fault_INST_0_i_1_n_0;
  wire tcm_d_fault_INST_0_i_2_n_0;
  wire tcm_d_fault_INST_0_i_3_n_0;
  wire tcm_d_fault_INST_0_i_4_n_0;
  wire tcm_i_fault;

  LUT3 #(
    .INIT(8'h08)) 
    array_reg_0_255_0_0_i_1
       (.I0(array_reg_0_255_0_0_i_11_n_0),
        .I1(\rdata_reg[0]_3 ),
        .I2(\d_reg[35]_0 ),
        .O(p_0_in1_in[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_0_0_i_10
       (.I0(d_addr[2]),
        .I1(d_req),
        .I2(\d_reg_n_0_[37] ),
        .I3(next_state__0[1]),
        .I4(D[36]),
        .O(cell_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_0_0_i_11
       (.I0(d_wdata[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[0] ),
        .I3(next_state__0[1]),
        .I4(D[0]),
        .O(array_reg_0_255_0_0_i_11_n_0));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    array_reg_0_255_0_0_i_12
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(tcm_d_fault_INST_0_i_4_n_0),
        .I2(\d_reg[32]_0 ),
        .I3(\d_reg[33]_0 ),
        .I4(array_reg_0_255_0_0_i_13_n_0),
        .I5(\FSM_sequential_state_reg[1] ),
        .O(array_reg_0_255_0_0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    array_reg_0_255_0_0_i_13
       (.I0(Q),
        .I1(d_req),
        .I2(d_w_rb),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(\d_reg[0]_0 ),
        .O(array_reg_0_255_0_0_i_13_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    array_reg_0_255_0_0_i_2
       (.I0(array_reg_0_255_0_0_i_12_n_0),
        .I1(\rdata_reg[24] ),
        .I2(\rdata_reg[24]_0 ),
        .O(\rdata_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_0_0_i_3
       (.I0(d_addr[9]),
        .I1(d_req),
        .I2(\d_reg_n_0_[44] ),
        .I3(next_state__0[1]),
        .I4(D[43]),
        .O(cell_addr[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_0_0_i_4
       (.I0(d_addr[8]),
        .I1(d_req),
        .I2(\d_reg_n_0_[43] ),
        .I3(next_state__0[1]),
        .I4(D[42]),
        .O(cell_addr[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_0_0_i_5
       (.I0(d_addr[7]),
        .I1(d_req),
        .I2(\d_reg_n_0_[42] ),
        .I3(next_state__0[1]),
        .I4(D[41]),
        .O(cell_addr[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_0_0_i_6
       (.I0(d_addr[6]),
        .I1(d_req),
        .I2(\d_reg_n_0_[41] ),
        .I3(next_state__0[1]),
        .I4(D[40]),
        .O(cell_addr[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_0_0_i_7
       (.I0(d_addr[5]),
        .I1(d_req),
        .I2(\d_reg_n_0_[40] ),
        .I3(next_state__0[1]),
        .I4(D[39]),
        .O(cell_addr[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_0_0_i_8
       (.I0(d_addr[4]),
        .I1(d_req),
        .I2(\d_reg_n_0_[39] ),
        .I3(next_state__0[1]),
        .I4(D[38]),
        .O(cell_addr[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_0_0_i_9
       (.I0(d_addr[3]),
        .I1(d_req),
        .I2(\d_reg_n_0_[38] ),
        .I3(next_state__0[1]),
        .I4(D[37]),
        .O(cell_addr[1]));
  LUT6 #(
    .INIT(64'hFFFF3000BA003000)) 
    array_reg_0_255_10_10_i_1
       (.I0(tcm_d_fault_INST_0_i_4_n_0),
        .I1(\d_reg[32]_0 ),
        .I2(array_reg_0_255_2_2_i_2_n_0),
        .I3(\d_reg[33]_0 ),
        .I4(array_reg_0_255_10_10_i_2_n_0),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_10_10_i_2
       (.I0(d_wdata[10]),
        .I1(d_req),
        .I2(\d_reg_n_0_[10] ),
        .I3(next_state__0[1]),
        .I4(D[10]),
        .O(array_reg_0_255_10_10_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFF3000BA003000)) 
    array_reg_0_255_11_11_i_1
       (.I0(tcm_d_fault_INST_0_i_4_n_0),
        .I1(\d_reg[32]_0 ),
        .I2(array_reg_0_255_3_3_i_10_n_0),
        .I3(\d_reg[33]_0 ),
        .I4(array_reg_0_255_11_11_i_2_n_0),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_11_11_i_2
       (.I0(d_wdata[11]),
        .I1(d_req),
        .I2(\d_reg_n_0_[11] ),
        .I3(next_state__0[1]),
        .I4(D[11]),
        .O(array_reg_0_255_11_11_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFF3000BA003000)) 
    array_reg_0_255_12_12_i_1
       (.I0(tcm_d_fault_INST_0_i_4_n_0),
        .I1(\d_reg[32]_0 ),
        .I2(array_reg_0_255_4_4_i_2_n_0),
        .I3(\d_reg[33]_0 ),
        .I4(array_reg_0_255_12_12_i_2_n_0),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_12_12_i_2
       (.I0(d_wdata[12]),
        .I1(d_req),
        .I2(\d_reg_n_0_[12] ),
        .I3(next_state__0[1]),
        .I4(D[12]),
        .O(array_reg_0_255_12_12_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFF3000BA003000)) 
    array_reg_0_255_13_13_i_1
       (.I0(tcm_d_fault_INST_0_i_4_n_0),
        .I1(\d_reg[32]_0 ),
        .I2(array_reg_0_255_5_5_i_2_n_0),
        .I3(\d_reg[33]_0 ),
        .I4(array_reg_0_255_13_13_i_2_n_0),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_13_13_i_2
       (.I0(d_wdata[13]),
        .I1(d_req),
        .I2(\d_reg_n_0_[13] ),
        .I3(next_state__0[1]),
        .I4(D[13]),
        .O(array_reg_0_255_13_13_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFF3000BA003000)) 
    array_reg_0_255_14_14_i_1
       (.I0(tcm_d_fault_INST_0_i_4_n_0),
        .I1(\d_reg[32]_0 ),
        .I2(array_reg_0_255_6_6_i_10_n_0),
        .I3(\d_reg[33]_0 ),
        .I4(array_reg_0_255_14_14_i_2_n_0),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_14_14_i_2
       (.I0(d_wdata[14]),
        .I1(d_req),
        .I2(\d_reg_n_0_[14] ),
        .I3(next_state__0[1]),
        .I4(D[14]),
        .O(array_reg_0_255_14_14_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFF3000BA003000)) 
    array_reg_0_255_15_15_i_1
       (.I0(tcm_d_fault_INST_0_i_4_n_0),
        .I1(\d_reg[32]_0 ),
        .I2(array_reg_0_255_7_7_i_2_n_0),
        .I3(\d_reg[33]_0 ),
        .I4(array_reg_0_255_15_15_i_2_n_0),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_15_15_i_2
       (.I0(d_wdata[15]),
        .I1(d_req),
        .I2(\d_reg_n_0_[15] ),
        .I3(next_state__0[1]),
        .I4(D[15]),
        .O(array_reg_0_255_15_15_i_2_n_0));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    array_reg_0_255_16_16_i_1
       (.I0(\d_reg[32]_1 ),
        .I1(array_reg_0_255_0_0_i_11_n_0),
        .I2(\d[16]_i_1_n_0 ),
        .I3(next_state__0[1]),
        .I4(D[16]),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[16]));
  LUT3 #(
    .INIT(8'h02)) 
    array_reg_0_255_16_16_i_2
       (.I0(array_reg_0_255_16_16_i_4_n_0),
        .I1(\rdata_reg[24] ),
        .I2(\rdata_reg[24]_0 ),
        .O(\rdata_reg[23] ));
  LUT6 #(
    .INIT(64'h00000000F2220000)) 
    array_reg_0_255_16_16_i_4
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(tcm_d_fault_INST_0_i_4_n_0),
        .I2(\d_reg[35]_0 ),
        .I3(\d_reg[32]_0 ),
        .I4(array_reg_0_255_0_0_i_13_n_0),
        .I5(\FSM_sequential_state_reg[1] ),
        .O(array_reg_0_255_16_16_i_4_n_0));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    array_reg_0_255_17_17_i_1
       (.I0(\d_reg[32]_1 ),
        .I1(array_reg_0_255_1_1_i_2_n_0),
        .I2(\d[17]_i_1_n_0 ),
        .I3(next_state__0[1]),
        .I4(D[17]),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[17]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    array_reg_0_255_18_18_i_1
       (.I0(\d_reg[32]_1 ),
        .I1(array_reg_0_255_2_2_i_2_n_0),
        .I2(\d[18]_i_1_n_0 ),
        .I3(next_state__0[1]),
        .I4(D[18]),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[18]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    array_reg_0_255_19_19_i_1
       (.I0(\d_reg[32]_1 ),
        .I1(array_reg_0_255_3_3_i_10_n_0),
        .I2(\d[19]_i_1_n_0 ),
        .I3(next_state__0[1]),
        .I4(D[19]),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[19]));
  LUT3 #(
    .INIT(8'h08)) 
    array_reg_0_255_1_1_i_1
       (.I0(array_reg_0_255_1_1_i_2_n_0),
        .I1(\rdata_reg[0]_3 ),
        .I2(\d_reg[35]_0 ),
        .O(p_0_in1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_1_1_i_2
       (.I0(d_wdata[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[1] ),
        .I3(next_state__0[1]),
        .I4(D[1]),
        .O(array_reg_0_255_1_1_i_2_n_0));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    array_reg_0_255_20_20_i_1
       (.I0(\d_reg[32]_1 ),
        .I1(array_reg_0_255_4_4_i_2_n_0),
        .I2(\d[20]_i_1_n_0 ),
        .I3(next_state__0[1]),
        .I4(D[20]),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[20]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    array_reg_0_255_21_21_i_1
       (.I0(\d_reg[32]_1 ),
        .I1(array_reg_0_255_5_5_i_2_n_0),
        .I2(\d[21]_i_1_n_0 ),
        .I3(next_state__0[1]),
        .I4(D[21]),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[21]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    array_reg_0_255_22_22_i_1
       (.I0(\d_reg[32]_1 ),
        .I1(array_reg_0_255_6_6_i_10_n_0),
        .I2(\d[22]_i_1_n_0 ),
        .I3(next_state__0[1]),
        .I4(D[22]),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[22]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    array_reg_0_255_23_23_i_1
       (.I0(\d_reg[32]_1 ),
        .I1(array_reg_0_255_7_7_i_2_n_0),
        .I2(\d[23]_i_1_n_0 ),
        .I3(next_state__0[1]),
        .I4(D[23]),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F880000)) 
    array_reg_0_255_24_24_i_1
       (.I0(array_reg_0_255_8_8_i_5_n_0),
        .I1(tcm_d_fault_INST_0_i_4_n_0),
        .I2(\d_reg[32]_0 ),
        .I3(array_reg_0_255_0_0_i_11_n_0),
        .I4(\d_reg[35]_0 ),
        .I5(array_reg_0_255_24_24_i_3_n_0),
        .O(p_0_in1_in[24]));
  LUT3 #(
    .INIT(8'h02)) 
    array_reg_0_255_24_24_i_2
       (.I0(array_reg_0_255_24_24_i_4_n_0),
        .I1(\rdata_reg[24] ),
        .I2(\rdata_reg[24]_0 ),
        .O(\rdata_reg[24]_1 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    array_reg_0_255_24_24_i_3
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(D[24]),
        .I2(next_state__0[1]),
        .I3(\d_reg_n_0_[24] ),
        .I4(d_req),
        .I5(d_wdata[24]),
        .O(array_reg_0_255_24_24_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000FE220000)) 
    array_reg_0_255_24_24_i_4
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(tcm_d_fault_INST_0_i_4_n_0),
        .I2(tcm_d_fault_INST_0_i_1_n_0),
        .I3(\d_reg[35]_0 ),
        .I4(array_reg_0_255_0_0_i_13_n_0),
        .I5(\FSM_sequential_state_reg[1] ),
        .O(array_reg_0_255_24_24_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F880000)) 
    array_reg_0_255_25_25_i_1
       (.I0(array_reg_0_255_9_9_i_2_n_0),
        .I1(tcm_d_fault_INST_0_i_4_n_0),
        .I2(\d_reg[32]_0 ),
        .I3(array_reg_0_255_1_1_i_2_n_0),
        .I4(\d_reg[35]_0 ),
        .I5(array_reg_0_255_25_25_i_2_n_0),
        .O(p_0_in1_in[25]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    array_reg_0_255_25_25_i_2
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(D[25]),
        .I2(next_state__0[1]),
        .I3(\d_reg_n_0_[25] ),
        .I4(d_req),
        .I5(d_wdata[25]),
        .O(array_reg_0_255_25_25_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F880000)) 
    array_reg_0_255_26_26_i_1
       (.I0(array_reg_0_255_10_10_i_2_n_0),
        .I1(tcm_d_fault_INST_0_i_4_n_0),
        .I2(\d_reg[32]_0 ),
        .I3(array_reg_0_255_2_2_i_2_n_0),
        .I4(\d_reg[35]_0 ),
        .I5(array_reg_0_255_26_26_i_2_n_0),
        .O(p_0_in1_in[26]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    array_reg_0_255_26_26_i_2
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(D[26]),
        .I2(next_state__0[1]),
        .I3(\d_reg_n_0_[26] ),
        .I4(d_req),
        .I5(d_wdata[26]),
        .O(array_reg_0_255_26_26_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F880000)) 
    array_reg_0_255_27_27_i_1
       (.I0(array_reg_0_255_11_11_i_2_n_0),
        .I1(tcm_d_fault_INST_0_i_4_n_0),
        .I2(\d_reg[32]_0 ),
        .I3(array_reg_0_255_3_3_i_10_n_0),
        .I4(\d_reg[35]_0 ),
        .I5(array_reg_0_255_27_27_i_2_n_0),
        .O(p_0_in1_in[27]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    array_reg_0_255_27_27_i_2
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(D[27]),
        .I2(next_state__0[1]),
        .I3(\d_reg_n_0_[27] ),
        .I4(d_req),
        .I5(d_wdata[27]),
        .O(array_reg_0_255_27_27_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F880000)) 
    array_reg_0_255_28_28_i_1
       (.I0(array_reg_0_255_12_12_i_2_n_0),
        .I1(tcm_d_fault_INST_0_i_4_n_0),
        .I2(\d_reg[32]_0 ),
        .I3(array_reg_0_255_4_4_i_2_n_0),
        .I4(\d_reg[35]_0 ),
        .I5(array_reg_0_255_28_28_i_2_n_0),
        .O(p_0_in1_in[28]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    array_reg_0_255_28_28_i_2
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(D[28]),
        .I2(next_state__0[1]),
        .I3(\d_reg_n_0_[28] ),
        .I4(d_req),
        .I5(d_wdata[28]),
        .O(array_reg_0_255_28_28_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F880000)) 
    array_reg_0_255_29_29_i_1
       (.I0(array_reg_0_255_13_13_i_2_n_0),
        .I1(tcm_d_fault_INST_0_i_4_n_0),
        .I2(\d_reg[32]_0 ),
        .I3(array_reg_0_255_5_5_i_2_n_0),
        .I4(\d_reg[35]_0 ),
        .I5(array_reg_0_255_29_29_i_2_n_0),
        .O(p_0_in1_in[29]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    array_reg_0_255_29_29_i_2
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(D[29]),
        .I2(next_state__0[1]),
        .I3(\d_reg_n_0_[29] ),
        .I4(d_req),
        .I5(d_wdata[29]),
        .O(array_reg_0_255_29_29_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    array_reg_0_255_2_2_i_1
       (.I0(array_reg_0_255_2_2_i_2_n_0),
        .I1(\rdata_reg[0]_3 ),
        .I2(\d_reg[35]_0 ),
        .O(p_0_in1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_2_2_i_2
       (.I0(d_wdata[2]),
        .I1(d_req),
        .I2(\d_reg_n_0_[2] ),
        .I3(next_state__0[1]),
        .I4(D[2]),
        .O(array_reg_0_255_2_2_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F880000)) 
    array_reg_0_255_30_30_i_1
       (.I0(array_reg_0_255_14_14_i_2_n_0),
        .I1(tcm_d_fault_INST_0_i_4_n_0),
        .I2(\d_reg[32]_0 ),
        .I3(array_reg_0_255_6_6_i_10_n_0),
        .I4(\d_reg[35]_0 ),
        .I5(array_reg_0_255_30_30_i_2_n_0),
        .O(p_0_in1_in[30]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    array_reg_0_255_30_30_i_2
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(D[30]),
        .I2(next_state__0[1]),
        .I3(\d_reg_n_0_[30] ),
        .I4(d_req),
        .I5(d_wdata[30]),
        .O(array_reg_0_255_30_30_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F880000)) 
    array_reg_0_255_31_31_i_1
       (.I0(array_reg_0_255_15_15_i_2_n_0),
        .I1(tcm_d_fault_INST_0_i_4_n_0),
        .I2(\d_reg[32]_0 ),
        .I3(array_reg_0_255_7_7_i_2_n_0),
        .I4(\d_reg[35]_0 ),
        .I5(array_reg_0_255_31_31_i_2_n_0),
        .O(p_0_in1_in[31]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    array_reg_0_255_31_31_i_2
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(D[31]),
        .I2(next_state__0[1]),
        .I3(\d_reg_n_0_[31] ),
        .I4(d_req),
        .I5(d_wdata[31]),
        .O(array_reg_0_255_31_31_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    array_reg_0_255_3_3_i_1
       (.I0(array_reg_0_255_3_3_i_10_n_0),
        .I1(\rdata_reg[0]_3 ),
        .I2(\d_reg[35]_0 ),
        .O(p_0_in1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_3_3_i_10
       (.I0(d_wdata[3]),
        .I1(d_req),
        .I2(\d_reg_n_0_[3] ),
        .I3(next_state__0[1]),
        .I4(D[3]),
        .O(array_reg_0_255_3_3_i_10_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_3_3_i_2
       (.I0(d_addr[9]),
        .I1(d_req),
        .I2(\d_reg_n_0_[44] ),
        .I3(next_state__0[1]),
        .I4(D[43]),
        .O(A[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_3_3_i_3
       (.I0(d_addr[8]),
        .I1(d_req),
        .I2(\d_reg_n_0_[43] ),
        .I3(next_state__0[1]),
        .I4(D[42]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_3_3_i_4
       (.I0(d_addr[7]),
        .I1(d_req),
        .I2(\d_reg_n_0_[42] ),
        .I3(next_state__0[1]),
        .I4(D[41]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_3_3_i_5
       (.I0(d_addr[6]),
        .I1(d_req),
        .I2(\d_reg_n_0_[41] ),
        .I3(next_state__0[1]),
        .I4(D[40]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_3_3_i_6
       (.I0(d_addr[5]),
        .I1(d_req),
        .I2(\d_reg_n_0_[40] ),
        .I3(next_state__0[1]),
        .I4(D[39]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_3_3_i_7
       (.I0(d_addr[4]),
        .I1(d_req),
        .I2(\d_reg_n_0_[39] ),
        .I3(next_state__0[1]),
        .I4(D[38]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_3_3_i_8
       (.I0(d_addr[3]),
        .I1(d_req),
        .I2(\d_reg_n_0_[38] ),
        .I3(next_state__0[1]),
        .I4(D[37]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_3_3_i_9
       (.I0(d_addr[2]),
        .I1(d_req),
        .I2(\d_reg_n_0_[37] ),
        .I3(next_state__0[1]),
        .I4(D[36]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'h08)) 
    array_reg_0_255_4_4_i_1
       (.I0(array_reg_0_255_4_4_i_2_n_0),
        .I1(\rdata_reg[0]_3 ),
        .I2(\d_reg[35]_0 ),
        .O(p_0_in1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_4_4_i_2
       (.I0(d_wdata[4]),
        .I1(d_req),
        .I2(\d_reg_n_0_[4] ),
        .I3(next_state__0[1]),
        .I4(D[4]),
        .O(array_reg_0_255_4_4_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    array_reg_0_255_5_5_i_1
       (.I0(array_reg_0_255_5_5_i_2_n_0),
        .I1(\rdata_reg[0]_3 ),
        .I2(\d_reg[35]_0 ),
        .O(p_0_in1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_5_5_i_2
       (.I0(d_wdata[5]),
        .I1(d_req),
        .I2(\d_reg_n_0_[5] ),
        .I3(next_state__0[1]),
        .I4(D[5]),
        .O(array_reg_0_255_5_5_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    array_reg_0_255_6_6_i_1
       (.I0(array_reg_0_255_6_6_i_10_n_0),
        .I1(\rdata_reg[0]_3 ),
        .I2(\d_reg[35]_0 ),
        .O(p_0_in1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_6_6_i_10
       (.I0(d_wdata[6]),
        .I1(d_req),
        .I2(\d_reg_n_0_[6] ),
        .I3(next_state__0[1]),
        .I4(D[6]),
        .O(array_reg_0_255_6_6_i_10_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_6_6_i_2
       (.I0(d_addr[9]),
        .I1(d_req),
        .I2(\d_reg_n_0_[44] ),
        .I3(next_state__0[1]),
        .I4(D[43]),
        .O(\rdata_reg[30] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_6_6_i_3
       (.I0(d_addr[8]),
        .I1(d_req),
        .I2(\d_reg_n_0_[43] ),
        .I3(next_state__0[1]),
        .I4(D[42]),
        .O(\rdata_reg[30] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_6_6_i_4
       (.I0(d_addr[7]),
        .I1(d_req),
        .I2(\d_reg_n_0_[42] ),
        .I3(next_state__0[1]),
        .I4(D[41]),
        .O(\rdata_reg[30] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_6_6_i_5
       (.I0(d_addr[6]),
        .I1(d_req),
        .I2(\d_reg_n_0_[41] ),
        .I3(next_state__0[1]),
        .I4(D[40]),
        .O(\rdata_reg[30] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_6_6_i_6
       (.I0(d_addr[5]),
        .I1(d_req),
        .I2(\d_reg_n_0_[40] ),
        .I3(next_state__0[1]),
        .I4(D[39]),
        .O(\rdata_reg[30] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_6_6_i_7
       (.I0(d_addr[4]),
        .I1(d_req),
        .I2(\d_reg_n_0_[39] ),
        .I3(next_state__0[1]),
        .I4(D[38]),
        .O(\rdata_reg[30] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_6_6_i_8
       (.I0(d_addr[3]),
        .I1(d_req),
        .I2(\d_reg_n_0_[38] ),
        .I3(next_state__0[1]),
        .I4(D[37]),
        .O(\rdata_reg[30] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_6_6_i_9
       (.I0(d_addr[2]),
        .I1(d_req),
        .I2(\d_reg_n_0_[37] ),
        .I3(next_state__0[1]),
        .I4(D[36]),
        .O(\rdata_reg[30] [0]));
  LUT3 #(
    .INIT(8'h08)) 
    array_reg_0_255_7_7_i_1
       (.I0(array_reg_0_255_7_7_i_2_n_0),
        .I1(\rdata_reg[0]_3 ),
        .I2(\d_reg[35]_0 ),
        .O(p_0_in1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_7_7_i_2
       (.I0(d_wdata[7]),
        .I1(d_req),
        .I2(\d_reg_n_0_[7] ),
        .I3(next_state__0[1]),
        .I4(D[7]),
        .O(array_reg_0_255_7_7_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFF3000BA003000)) 
    array_reg_0_255_8_8_i_1
       (.I0(tcm_d_fault_INST_0_i_4_n_0),
        .I1(\d_reg[32]_0 ),
        .I2(array_reg_0_255_0_0_i_11_n_0),
        .I3(\d_reg[33]_0 ),
        .I4(array_reg_0_255_8_8_i_5_n_0),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[8]));
  LUT3 #(
    .INIT(8'h02)) 
    array_reg_0_255_8_8_i_2
       (.I0(array_reg_0_255_8_8_i_6_n_0),
        .I1(\rdata_reg[24] ),
        .I2(\rdata_reg[24]_0 ),
        .O(\rdata_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_8_8_i_5
       (.I0(d_wdata[8]),
        .I1(d_req),
        .I2(\d_reg_n_0_[8] ),
        .I3(next_state__0[1]),
        .I4(D[8]),
        .O(array_reg_0_255_8_8_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000000FE220000)) 
    array_reg_0_255_8_8_i_6
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(tcm_d_fault_INST_0_i_4_n_0),
        .I2(tcm_d_fault_INST_0_i_1_n_0),
        .I3(\d_reg[33]_0 ),
        .I4(array_reg_0_255_0_0_i_13_n_0),
        .I5(\FSM_sequential_state_reg[1] ),
        .O(array_reg_0_255_8_8_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFF3000BA003000)) 
    array_reg_0_255_9_9_i_1
       (.I0(tcm_d_fault_INST_0_i_4_n_0),
        .I1(\d_reg[32]_0 ),
        .I2(array_reg_0_255_1_1_i_2_n_0),
        .I3(\d_reg[33]_0 ),
        .I4(array_reg_0_255_9_9_i_2_n_0),
        .I5(tcm_d_fault_INST_0_i_3_n_0),
        .O(p_0_in1_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    array_reg_0_255_9_9_i_2
       (.I0(d_wdata[9]),
        .I1(d_req),
        .I2(\d_reg_n_0_[9] ),
        .I3(next_state__0[1]),
        .I4(D[9]),
        .O(array_reg_0_255_9_9_i_2_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    array_reg_256_511_0_0_i_1
       (.I0(\rdata_reg[24]_0 ),
        .I1(\rdata_reg[24] ),
        .I2(array_reg_0_255_0_0_i_12_n_0),
        .O(\rdata_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    array_reg_256_511_16_16_i_1
       (.I0(\rdata_reg[24]_0 ),
        .I1(\rdata_reg[24] ),
        .I2(array_reg_0_255_16_16_i_4_n_0),
        .O(\rdata_reg[23]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    array_reg_256_511_24_24_i_1
       (.I0(\rdata_reg[24]_0 ),
        .I1(\rdata_reg[24] ),
        .I2(array_reg_0_255_24_24_i_4_n_0),
        .O(\rdata_reg[24]_2 ));
  LUT3 #(
    .INIT(8'h40)) 
    array_reg_256_511_8_8_i_1
       (.I0(\rdata_reg[24]_0 ),
        .I1(\rdata_reg[24] ),
        .I2(array_reg_0_255_8_8_i_6_n_0),
        .O(\rdata_reg[15]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    array_reg_512_767_0_0_i_1
       (.I0(\rdata_reg[24] ),
        .I1(\rdata_reg[24]_0 ),
        .I2(array_reg_0_255_0_0_i_12_n_0),
        .O(\rdata_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    array_reg_512_767_16_16_i_1
       (.I0(\rdata_reg[24] ),
        .I1(\rdata_reg[24]_0 ),
        .I2(array_reg_0_255_16_16_i_4_n_0),
        .O(\rdata_reg[23]_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    array_reg_512_767_24_24_i_1
       (.I0(\rdata_reg[24] ),
        .I1(\rdata_reg[24]_0 ),
        .I2(array_reg_0_255_24_24_i_4_n_0),
        .O(\rdata_reg[24]_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    array_reg_512_767_8_8_i_1
       (.I0(\rdata_reg[24] ),
        .I1(\rdata_reg[24]_0 ),
        .I2(array_reg_0_255_8_8_i_6_n_0),
        .O(\rdata_reg[15]_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    array_reg_768_1023_0_0_i_1
       (.I0(array_reg_0_255_0_0_i_12_n_0),
        .I1(\rdata_reg[24] ),
        .I2(\rdata_reg[24]_0 ),
        .O(\rdata_reg[0]_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    array_reg_768_1023_16_16_i_1
       (.I0(array_reg_0_255_16_16_i_4_n_0),
        .I1(\rdata_reg[24] ),
        .I2(\rdata_reg[24]_0 ),
        .O(\rdata_reg[23]_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    array_reg_768_1023_24_24_i_1
       (.I0(array_reg_0_255_24_24_i_4_n_0),
        .I1(\rdata_reg[24] ),
        .I2(\rdata_reg[24]_0 ),
        .O(\rdata_reg[24]_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    array_reg_768_1023_8_8_i_1
       (.I0(array_reg_0_255_8_8_i_6_n_0),
        .I1(\rdata_reg[24] ),
        .I2(\rdata_reg[24]_0 ),
        .O(\rdata_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[0]_i_1 
       (.I0(d_wdata[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[0] ),
        .O(\d[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[10]_i_1 
       (.I0(d_wdata[10]),
        .I1(d_req),
        .I2(\d_reg_n_0_[10] ),
        .O(\d[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[11]_i_1 
       (.I0(d_wdata[11]),
        .I1(d_req),
        .I2(\d_reg_n_0_[11] ),
        .O(\d[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[12]_i_1 
       (.I0(d_wdata[12]),
        .I1(d_req),
        .I2(\d_reg_n_0_[12] ),
        .O(\d[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[13]_i_1 
       (.I0(d_wdata[13]),
        .I1(d_req),
        .I2(\d_reg_n_0_[13] ),
        .O(\d[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[14]_i_1 
       (.I0(d_wdata[14]),
        .I1(d_req),
        .I2(\d_reg_n_0_[14] ),
        .O(\d[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[15]_i_1 
       (.I0(d_wdata[15]),
        .I1(d_req),
        .I2(\d_reg_n_0_[15] ),
        .O(\d[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[16]_i_1 
       (.I0(d_wdata[16]),
        .I1(d_req),
        .I2(\d_reg_n_0_[16] ),
        .O(\d[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[17]_i_1 
       (.I0(d_wdata[17]),
        .I1(d_req),
        .I2(\d_reg_n_0_[17] ),
        .O(\d[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[18]_i_1 
       (.I0(d_wdata[18]),
        .I1(d_req),
        .I2(\d_reg_n_0_[18] ),
        .O(\d[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[19]_i_1 
       (.I0(d_wdata[19]),
        .I1(d_req),
        .I2(\d_reg_n_0_[19] ),
        .O(\d[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[1]_i_1 
       (.I0(d_wdata[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[1] ),
        .O(\d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[20]_i_1 
       (.I0(d_wdata[20]),
        .I1(d_req),
        .I2(\d_reg_n_0_[20] ),
        .O(\d[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[21]_i_1 
       (.I0(d_wdata[21]),
        .I1(d_req),
        .I2(\d_reg_n_0_[21] ),
        .O(\d[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[22]_i_1 
       (.I0(d_wdata[22]),
        .I1(d_req),
        .I2(\d_reg_n_0_[22] ),
        .O(\d[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[23]_i_1 
       (.I0(d_wdata[23]),
        .I1(d_req),
        .I2(\d_reg_n_0_[23] ),
        .O(\d[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[24]_i_1 
       (.I0(d_wdata[24]),
        .I1(d_req),
        .I2(\d_reg_n_0_[24] ),
        .O(\d[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[25]_i_1 
       (.I0(d_wdata[25]),
        .I1(d_req),
        .I2(\d_reg_n_0_[25] ),
        .O(\d[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[26]_i_1 
       (.I0(d_wdata[26]),
        .I1(d_req),
        .I2(\d_reg_n_0_[26] ),
        .O(\d[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[27]_i_1 
       (.I0(d_wdata[27]),
        .I1(d_req),
        .I2(\d_reg_n_0_[27] ),
        .O(\d[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[28]_i_1 
       (.I0(d_wdata[28]),
        .I1(d_req),
        .I2(\d_reg_n_0_[28] ),
        .O(\d[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[29]_i_1 
       (.I0(d_wdata[29]),
        .I1(d_req),
        .I2(\d_reg_n_0_[29] ),
        .O(\d[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[2]_i_1 
       (.I0(d_wdata[2]),
        .I1(d_req),
        .I2(\d_reg_n_0_[2] ),
        .O(\d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[30]_i_1 
       (.I0(d_wdata[30]),
        .I1(d_req),
        .I2(\d_reg_n_0_[30] ),
        .O(\d[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[31]_i_1 
       (.I0(d_wdata[31]),
        .I1(d_req),
        .I2(\d_reg_n_0_[31] ),
        .O(\d[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[32]_i_1 
       (.I0(d_acc[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[32] ),
        .O(\d_reg[36]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[33]_i_1 
       (.I0(d_acc[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[33] ),
        .O(\d_reg[36]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[34]_i_1 
       (.I0(d_w_rb),
        .I1(d_req),
        .I2(Q),
        .O(d_req_w_rb));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[35]_i_1 
       (.I0(d_addr[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[35] ),
        .O(\d_reg[36]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[36]_i_1 
       (.I0(d_addr[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[36] ),
        .O(\d_reg[36]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[37]_i_1 
       (.I0(d_addr[2]),
        .I1(d_req),
        .I2(\d_reg_n_0_[37] ),
        .O(\d[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[38]_i_1 
       (.I0(d_addr[3]),
        .I1(d_req),
        .I2(\d_reg_n_0_[38] ),
        .O(\d[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[39]_i_1 
       (.I0(d_addr[4]),
        .I1(d_req),
        .I2(\d_reg_n_0_[39] ),
        .O(\d[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[3]_i_1 
       (.I0(d_wdata[3]),
        .I1(d_req),
        .I2(\d_reg_n_0_[3] ),
        .O(\d[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[40]_i_1 
       (.I0(d_addr[5]),
        .I1(d_req),
        .I2(\d_reg_n_0_[40] ),
        .O(\d[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[41]_i_1 
       (.I0(d_addr[6]),
        .I1(d_req),
        .I2(\d_reg_n_0_[41] ),
        .O(\d[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[42]_i_1 
       (.I0(d_addr[7]),
        .I1(d_req),
        .I2(\d_reg_n_0_[42] ),
        .O(\d[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[43]_i_1 
       (.I0(d_addr[8]),
        .I1(d_req),
        .I2(\d_reg_n_0_[43] ),
        .O(\d[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[44]_i_1 
       (.I0(d_addr[9]),
        .I1(d_req),
        .I2(\d_reg_n_0_[44] ),
        .O(\d[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[45]_i_1 
       (.I0(d_addr[10]),
        .I1(d_req),
        .I2(\d_reg_n_0_[45] ),
        .O(\d[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[46]_i_1 
       (.I0(d_addr[11]),
        .I1(d_req),
        .I2(\d_reg_n_0_[46] ),
        .O(\d[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[4]_i_1 
       (.I0(d_wdata[4]),
        .I1(d_req),
        .I2(\d_reg_n_0_[4] ),
        .O(\d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[5]_i_1 
       (.I0(d_wdata[5]),
        .I1(d_req),
        .I2(\d_reg_n_0_[5] ),
        .O(\d[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[6]_i_1 
       (.I0(d_wdata[6]),
        .I1(d_req),
        .I2(\d_reg_n_0_[6] ),
        .O(\d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[7]_i_1 
       (.I0(d_wdata[7]),
        .I1(d_req),
        .I2(\d_reg_n_0_[7] ),
        .O(\d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[8]_i_1 
       (.I0(d_wdata[8]),
        .I1(d_req),
        .I2(\d_reg_n_0_[8] ),
        .O(\d[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[9]_i_1 
       (.I0(d_wdata[9]),
        .I1(d_req),
        .I2(\d_reg_n_0_[9] ),
        .O(\d[9]_i_1_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1_n_0 ),
        .Q(\d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[10]_i_1_n_0 ),
        .Q(\d_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[11]_i_1_n_0 ),
        .Q(\d_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[12]_i_1_n_0 ),
        .Q(\d_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[13]_i_1_n_0 ),
        .Q(\d_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[14]_i_1_n_0 ),
        .Q(\d_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[15]_i_1_n_0 ),
        .Q(\d_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[16]_i_1_n_0 ),
        .Q(\d_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[17]_i_1_n_0 ),
        .Q(\d_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[18]_i_1_n_0 ),
        .Q(\d_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[19]_i_1_n_0 ),
        .Q(\d_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[1]_i_1_n_0 ),
        .Q(\d_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[20]_i_1_n_0 ),
        .Q(\d_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[21]_i_1_n_0 ),
        .Q(\d_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[22]_i_1_n_0 ),
        .Q(\d_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[23]_i_1_n_0 ),
        .Q(\d_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[24]_i_1_n_0 ),
        .Q(\d_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[25]_i_1_n_0 ),
        .Q(\d_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[26]_i_1_n_0 ),
        .Q(\d_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[27]_i_1_n_0 ),
        .Q(\d_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[28]_i_1_n_0 ),
        .Q(\d_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[29]_i_1_n_0 ),
        .Q(\d_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[2]_i_1_n_0 ),
        .Q(\d_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[30]_i_1_n_0 ),
        .Q(\d_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[31]_i_1_n_0 ),
        .Q(\d_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\d_reg[36]_0 [0]),
        .Q(\d_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\d_reg[36]_0 [1]),
        .Q(\d_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_w_rb),
        .Q(Q),
        .R(1'b0));
  FDRE \d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\d_reg[36]_0 [2]),
        .Q(\d_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\d_reg[36]_0 [3]),
        .Q(\d_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[37]_i_1_n_0 ),
        .Q(\d_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[38]_i_1_n_0 ),
        .Q(\d_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[39]_i_1_n_0 ),
        .Q(\d_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[3]_i_1_n_0 ),
        .Q(\d_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \d_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[40]_i_1_n_0 ),
        .Q(\d_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \d_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[41]_i_1_n_0 ),
        .Q(\d_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \d_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[42]_i_1_n_0 ),
        .Q(\d_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \d_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[43]_i_1_n_0 ),
        .Q(\d_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \d_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[44]_i_1_n_0 ),
        .Q(\d_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \d_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[45]_i_1_n_0 ),
        .Q(\d_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \d_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[46]_i_1_n_0 ),
        .Q(\d_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[4]_i_1_n_0 ),
        .Q(\d_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[5]_i_1_n_0 ),
        .Q(\d_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[6]_i_1_n_0 ),
        .Q(\d_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[7]_i_1_n_0 ),
        .Q(\d_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[8]_i_1_n_0 ),
        .Q(\d_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[9]_i_1_n_0 ),
        .Q(\d_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[23]_i_3 
       (.I0(tcm_d_fault_INST_0_i_3_n_0),
        .I1(\d_reg[32]_0 ),
        .O(\rdata_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \rdata[31]_i_3 
       (.I0(d_addr[11]),
        .I1(d_req),
        .I2(\d_reg_n_0_[46] ),
        .I3(\d_reg[0]_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(D[45]),
        .O(\rdata_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \rdata[31]_i_4 
       (.I0(d_addr[10]),
        .I1(d_req),
        .I2(\d_reg_n_0_[45] ),
        .I3(\d_reg[0]_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(D[44]),
        .O(\rdata_reg[24] ));
  LUT6 #(
    .INIT(64'h0000551F00000000)) 
    resp_i_1
       (.I0(tcm_d_fault_INST_0_i_1_n_0),
        .I1(tcm_d_fault_INST_0_i_2_n_0),
        .I2(tcm_d_fault_INST_0_i_3_n_0),
        .I3(tcm_d_fault_INST_0_i_4_n_0),
        .I4(\FSM_sequential_state_reg[1] ),
        .I5(rstn),
        .O(resp_reg));
  LUT6 #(
    .INIT(64'h00000000AAE00000)) 
    tcm_d_fault_INST_0
       (.I0(tcm_d_fault_INST_0_i_1_n_0),
        .I1(tcm_d_fault_INST_0_i_2_n_0),
        .I2(tcm_d_fault_INST_0_i_3_n_0),
        .I3(tcm_d_fault_INST_0_i_4_n_0),
        .I4(next_state__0[1]),
        .I5(\FSM_sequential_state_reg[1] ),
        .O(tcm_d_fault));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    tcm_d_fault_INST_0_i_1
       (.I0(d_addr[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[35] ),
        .I3(\d_reg[0]_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(D[34]),
        .O(tcm_d_fault_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    tcm_d_fault_INST_0_i_2
       (.I0(d_addr[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[36] ),
        .I3(\d_reg[0]_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(D[35]),
        .O(tcm_d_fault_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    tcm_d_fault_INST_0_i_3
       (.I0(d_acc[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[33] ),
        .I3(\d_reg[0]_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(D[33]),
        .O(tcm_d_fault_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    tcm_d_fault_INST_0_i_4
       (.I0(d_acc[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[32] ),
        .I3(\d_reg[0]_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(D[32]),
        .O(tcm_d_fault_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000AAE00000)) 
    tcm_i_fault_INST_0
       (.I0(tcm_d_fault_INST_0_i_1_n_0),
        .I1(tcm_d_fault_INST_0_i_2_n_0),
        .I2(tcm_d_fault_INST_0_i_3_n_0),
        .I3(tcm_d_fault_INST_0_i_4_n_0),
        .I4(next_state__0[0]),
        .I5(\FSM_sequential_state_reg[1] ),
        .O(tcm_i_fault));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized11_18
   (resp_reg,
    invld,
    \rdata_reg[31] ,
    \rdata_reg[30] ,
    \rdata_reg[29] ,
    \rdata_reg[28] ,
    \rdata_reg[27] ,
    \rdata_reg[26] ,
    \rdata_reg[25] ,
    \rdata_reg[24] ,
    \rdata_reg[31]_0 ,
    rom_d_fault,
    rdata0,
    p_0_in,
    rstn,
    resp_reg_0,
    next_state__0,
    d_w_rb,
    d_req,
    d_acc,
    D,
    d_addr,
    resp_reg_1,
    \FSM_sequential_state_reg[1] ,
    clk);
  output resp_reg;
  output invld;
  output \rdata_reg[31] ;
  output \rdata_reg[30] ;
  output \rdata_reg[29] ;
  output \rdata_reg[28] ;
  output \rdata_reg[27] ;
  output \rdata_reg[26] ;
  output \rdata_reg[25] ;
  output \rdata_reg[24] ;
  output \rdata_reg[31]_0 ;
  output rom_d_fault;
  output [7:0]rdata0;
  output [15:0]p_0_in;
  input rstn;
  input resp_reg_0;
  input [0:0]next_state__0;
  input d_w_rb;
  input d_req;
  input [1:0]d_acc;
  input [13:0]D;
  input [11:0]d_addr;
  input resp_reg_1;
  input \FSM_sequential_state_reg[1] ;
  input clk;

  wire [13:0]D;
  wire \FSM_sequential_state_reg[1] ;
  wire [1:0]acc;
  wire [11:0]addr;
  wire clk;
  wire \d[35]_i_1_n_0 ;
  wire \d[36]_i_1_n_0 ;
  wire \d[37]_i_1_n_0 ;
  wire \d[38]_i_1_n_0 ;
  wire \d[39]_i_1_n_0 ;
  wire \d[40]_i_1_n_0 ;
  wire \d[41]_i_1_n_0 ;
  wire \d[42]_i_1_n_0 ;
  wire \d[43]_i_1_n_0 ;
  wire \d[44]_i_1_n_0 ;
  wire \d[45]_i_1_n_0 ;
  wire \d[46]_i_1_n_0 ;
  wire [1:0]d_acc;
  wire [11:0]d_addr;
  wire \d_reg_n_0_[32] ;
  wire \d_reg_n_0_[33] ;
  wire \d_reg_n_0_[34] ;
  wire \d_reg_n_0_[35] ;
  wire \d_reg_n_0_[36] ;
  wire \d_reg_n_0_[37] ;
  wire \d_reg_n_0_[38] ;
  wire \d_reg_n_0_[39] ;
  wire \d_reg_n_0_[40] ;
  wire \d_reg_n_0_[41] ;
  wire \d_reg_n_0_[42] ;
  wire \d_reg_n_0_[43] ;
  wire \d_reg_n_0_[44] ;
  wire \d_reg_n_0_[45] ;
  wire \d_reg_n_0_[46] ;
  wire d_req;
  wire [1:0]d_req_acc;
  wire d_req_w_rb;
  wire d_w_rb;
  wire invld;
  wire [0:0]next_state__0;
  wire [15:0]p_0_in;
  wire [7:0]rdata0;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[10]_i_4_n_0 ;
  wire \rdata[10]_i_5_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[11]_i_4_n_0 ;
  wire \rdata[11]_i_5_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[12]_i_4_n_0 ;
  wire \rdata[12]_i_5_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[13]_i_4_n_0 ;
  wire \rdata[13]_i_5_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[14]_i_4_n_0 ;
  wire \rdata[14]_i_5_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_4_n_0 ;
  wire \rdata[15]_i_5_n_0 ;
  wire \rdata[15]_i_6_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[16]_i_4_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[17]_i_4_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[18]_i_4_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[19]_i_4_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[20]_i_4_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[21]_i_4_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[22]_i_4_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[23]_i_4_n_0 ;
  wire \rdata[23]_i_5_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_10_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[8]_i_4_n_0 ;
  wire \rdata[8]_i_5_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire \rdata[9]_i_5_n_0 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire resp_reg;
  wire resp_reg_0;
  wire resp_reg_1;
  wire [1:1]\rom_controller/byte_sel ;
  wire rom_d_fault;
  wire rstn;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[32]_i_1 
       (.I0(d_acc[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[32] ),
        .O(d_req_acc[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[33]_i_1 
       (.I0(d_acc[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[33] ),
        .O(d_req_acc[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[34]_i_1 
       (.I0(d_w_rb),
        .I1(d_req),
        .I2(\d_reg_n_0_[34] ),
        .O(d_req_w_rb));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[35]_i_1 
       (.I0(d_addr[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[35] ),
        .O(\d[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[36]_i_1 
       (.I0(d_addr[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[36] ),
        .O(\d[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[37]_i_1 
       (.I0(d_addr[2]),
        .I1(d_req),
        .I2(\d_reg_n_0_[37] ),
        .O(\d[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[38]_i_1 
       (.I0(d_addr[3]),
        .I1(d_req),
        .I2(\d_reg_n_0_[38] ),
        .O(\d[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[39]_i_1 
       (.I0(d_addr[4]),
        .I1(d_req),
        .I2(\d_reg_n_0_[39] ),
        .O(\d[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[40]_i_1 
       (.I0(d_addr[5]),
        .I1(d_req),
        .I2(\d_reg_n_0_[40] ),
        .O(\d[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[41]_i_1 
       (.I0(d_addr[6]),
        .I1(d_req),
        .I2(\d_reg_n_0_[41] ),
        .O(\d[41]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \d[42]_i_1 
       (.I0(d_addr[7]),
        .I1(d_req),
        .I2(\d_reg_n_0_[42] ),
        .O(\d[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[43]_i_1 
       (.I0(d_addr[8]),
        .I1(d_req),
        .I2(\d_reg_n_0_[43] ),
        .O(\d[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[44]_i_1 
       (.I0(d_addr[9]),
        .I1(d_req),
        .I2(\d_reg_n_0_[44] ),
        .O(\d[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[45]_i_1 
       (.I0(d_addr[10]),
        .I1(d_req),
        .I2(\d_reg_n_0_[45] ),
        .O(\d[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[46]_i_1 
       (.I0(d_addr[11]),
        .I1(d_req),
        .I2(\d_reg_n_0_[46] ),
        .O(\d[46]_i_1_n_0 ));
  FDRE \d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_acc[0]),
        .Q(\d_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_acc[1]),
        .Q(\d_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_w_rb),
        .Q(\d_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[35]_i_1_n_0 ),
        .Q(\d_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[36]_i_1_n_0 ),
        .Q(\d_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[37]_i_1_n_0 ),
        .Q(\d_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[38]_i_1_n_0 ),
        .Q(\d_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[39]_i_1_n_0 ),
        .Q(\d_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \d_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[40]_i_1_n_0 ),
        .Q(\d_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \d_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[41]_i_1_n_0 ),
        .Q(\d_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \d_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[42]_i_1_n_0 ),
        .Q(\d_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \d_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[43]_i_1_n_0 ),
        .Q(\d_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \d_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[44]_i_1_n_0 ),
        .Q(\d_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \d_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[45]_i_1_n_0 ),
        .Q(\d_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \d_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[46]_i_1_n_0 ),
        .Q(\d_reg_n_0_[46] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rdata[0]_i_2_n_0 ),
        .I2(\rom_controller/byte_sel ),
        .I3(\rdata[8]_i_3_n_0 ),
        .I4(\rdata[23]_i_2_n_0 ),
        .I5(\rdata[0]_i_3_n_0 ),
        .O(rdata0[0]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[0]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[16]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[16]_i_3_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[0]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[0]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[0]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1391F2E38FBF2D39)) 
    \rdata[0]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1050520D25656535)) 
    \rdata[0]_i_5 
       (.I0(addr[7]),
        .I1(addr[5]),
        .I2(addr[6]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rom_controller/byte_sel ),
        .I2(\rdata[10]_i_3_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[10]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[26]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[26]_i_2_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[10]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[10]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[10]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6B9386ECFAC267E0)) 
    \rdata[10]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[2]),
        .I3(addr[5]),
        .I4(addr[4]),
        .I5(addr[3]),
        .O(\rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h54271C29032F0070)) 
    \rdata[10]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[2]),
        .I5(addr[3]),
        .O(\rdata[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\rom_controller/byte_sel ),
        .I2(\rdata[11]_i_3_n_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[11]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[27]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[27]_i_2_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[11]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[11]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[11]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2026040000220420)) 
    \rdata[11]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[4]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[5]),
        .O(\rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h10180404010A0A08)) 
    \rdata[11]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rom_controller/byte_sel ),
        .I2(\rdata[12]_i_3_n_0 ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[12]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[28]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[28]_i_2_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[12]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[12]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[12]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2160004032581021)) 
    \rdata[12]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h521A22104100084E)) 
    \rdata[12]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rom_controller/byte_sel ),
        .I2(\rdata[13]_i_3_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[13]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[29]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[29]_i_2_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[13]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[13]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[13]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3026224202C47300)) 
    \rdata[13]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[2]),
        .I5(addr[3]),
        .O(\rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h102218004148400D)) 
    \rdata[13]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[3]),
        .I4(addr[2]),
        .I5(addr[4]),
        .O(\rdata[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rom_controller/byte_sel ),
        .I2(\rdata[14]_i_3_n_0 ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[14]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[30]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[30]_i_2_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[14]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[14]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[14]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE1DD65026D2C4284)) 
    \rdata[14]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[3]),
        .I3(addr[5]),
        .I4(addr[4]),
        .I5(addr[2]),
        .O(\rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h571E272301426E2A)) 
    \rdata[14]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[4]),
        .I5(addr[3]),
        .O(\rdata[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(\rom_controller/byte_sel ),
        .I2(\rdata[15]_i_4_n_0 ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[15]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[31]_i_10_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[15]_i_3 
       (.I0(D[3]),
        .I1(next_state__0),
        .I2(\d_reg_n_0_[36] ),
        .I3(d_req),
        .I4(d_addr[1]),
        .I5(acc[1]),
        .O(\rom_controller/byte_sel ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[15]_i_4 
       (.I0(addr[10]),
        .I1(\rdata[15]_i_5_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[15]_i_6_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB0C07EE0073344C6)) 
    \rdata[15]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[4]),
        .I3(addr[5]),
        .I4(addr[2]),
        .I5(addr[3]),
        .O(\rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5014579701000222)) 
    \rdata[15]_i_6 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[4]),
        .I3(addr[2]),
        .I4(addr[5]),
        .I5(addr[3]),
        .O(\rdata[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[16]_i_1 
       (.I0(\rdata_reg[24] ),
        .I1(\rdata[23]_i_2_n_0 ),
        .I2(\rdata[16]_i_2_n_0 ),
        .I3(addr[11]),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[16]_i_2 
       (.I0(addr[9]),
        .I1(\rdata[16]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[16]_i_4_n_0 ),
        .I4(addr[10]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1461131C59452045)) 
    \rdata[16]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF13E59F16E5DE0DA)) 
    \rdata[16]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[3]),
        .I4(addr[4]),
        .I5(addr[2]),
        .O(\rdata[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[17]_i_1 
       (.I0(\rdata_reg[25] ),
        .I1(\rdata[23]_i_2_n_0 ),
        .I2(\rdata[17]_i_2_n_0 ),
        .I3(addr[11]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[17]_i_2 
       (.I0(addr[9]),
        .I1(\rdata[17]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[17]_i_4_n_0 ),
        .I4(addr[10]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h563650321A7B752A)) 
    \rdata[17]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2A22321058F860F0)) 
    \rdata[17]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[18]_i_1 
       (.I0(\rdata_reg[26] ),
        .I1(\rdata[23]_i_2_n_0 ),
        .I2(\rdata[18]_i_2_n_0 ),
        .I3(addr[11]),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[18]_i_2 
       (.I0(addr[9]),
        .I1(\rdata[18]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[18]_i_4_n_0 ),
        .I4(addr[10]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h400C040000015002)) 
    \rdata[18]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h820000721EA4E290)) 
    \rdata[18]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[3]),
        .I4(addr[2]),
        .I5(addr[4]),
        .O(\rdata[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[19]_i_1 
       (.I0(\rdata_reg[27] ),
        .I1(\rdata[23]_i_2_n_0 ),
        .I2(\rdata[19]_i_2_n_0 ),
        .I3(addr[11]),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[19]_i_2 
       (.I0(addr[9]),
        .I1(\rdata[19]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[19]_i_4_n_0 ),
        .I4(addr[10]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400842202)) 
    \rdata[19]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[3]),
        .I3(addr[2]),
        .I4(addr[4]),
        .I5(addr[5]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h020010C020000000)) 
    \rdata[19]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[3]),
        .I4(addr[2]),
        .I5(addr[4]),
        .O(\rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata[1]_i_2_n_0 ),
        .I2(\rom_controller/byte_sel ),
        .I3(\rdata[9]_i_3_n_0 ),
        .I4(\rdata[23]_i_2_n_0 ),
        .I5(\rdata[1]_i_3_n_0 ),
        .O(rdata0[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[1]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[17]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[17]_i_3_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[1]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[1]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[1]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4FCD9D62CF2F8F7F)) 
    \rdata[1]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[3]),
        .I4(addr[2]),
        .I5(addr[4]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4B260577472F4236)) 
    \rdata[1]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[20]_i_1 
       (.I0(\rdata_reg[28] ),
        .I1(\rdata[23]_i_2_n_0 ),
        .I2(\rdata[20]_i_2_n_0 ),
        .I3(addr[11]),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[20]_i_2 
       (.I0(addr[9]),
        .I1(\rdata[20]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[20]_i_4_n_0 ),
        .I4(addr[10]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h562305200F62206A)) 
    \rdata[20]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h027018681800D3BA)) 
    \rdata[20]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[2]),
        .I5(addr[3]),
        .O(\rdata[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[21]_i_1 
       (.I0(\rdata_reg[29] ),
        .I1(\rdata[23]_i_2_n_0 ),
        .I2(\rdata[21]_i_2_n_0 ),
        .I3(addr[11]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[21]_i_2 
       (.I0(addr[9]),
        .I1(\rdata[21]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[21]_i_4_n_0 ),
        .I4(addr[10]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h120615260D427740)) 
    \rdata[21]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5E1804F22C0613DC)) 
    \rdata[21]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[2]),
        .I5(addr[3]),
        .O(\rdata[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[22]_i_1 
       (.I0(\rdata_reg[30] ),
        .I1(\rdata[23]_i_2_n_0 ),
        .I2(\rdata[22]_i_2_n_0 ),
        .I3(addr[11]),
        .O(p_0_in[14]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[22]_i_2 
       (.I0(addr[9]),
        .I1(\rdata[22]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[22]_i_4_n_0 ),
        .I4(addr[10]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1439040402420608)) 
    \rdata[22]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[2]),
        .I3(addr[5]),
        .I4(addr[4]),
        .I5(addr[3]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h110201020C88432A)) 
    \rdata[22]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\rdata[22]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[23]_i_1 
       (.I0(\rdata_reg[31] ),
        .I1(\rdata[23]_i_2_n_0 ),
        .I2(\rdata[23]_i_3_n_0 ),
        .I3(addr[11]),
        .O(p_0_in[15]));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[23]_i_2 
       (.I0(addr[0]),
        .I1(acc[1]),
        .I2(acc[0]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[23]_i_3 
       (.I0(addr[9]),
        .I1(\rdata[23]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[23]_i_5_n_0 ),
        .I4(addr[10]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02101A0044000540)) 
    \rdata[23]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[2]),
        .I5(addr[3]),
        .O(\rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h203202A27DE204C8)) 
    \rdata[23]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[24]_i_1 
       (.I0(addr[9]),
        .I1(\rdata[24]_i_2_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[24]_i_3_n_0 ),
        .I4(addr[10]),
        .O(\rdata_reg[24] ));
  LUT6 #(
    .INIT(64'h0621010C5D2C0460)) 
    \rdata[24]_i_2 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF2771EC03E60F1DA)) 
    \rdata[24]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[25]_i_1 
       (.I0(addr[9]),
        .I1(\rdata[25]_i_2_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[25]_i_3_n_0 ),
        .I4(addr[10]),
        .O(\rdata_reg[25] ));
  LUT6 #(
    .INIT(64'h421E0414032A2242)) 
    \rdata[25]_i_2 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2A3212F27762C488)) 
    \rdata[25]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[26]_i_1 
       (.I0(addr[9]),
        .I1(\rdata[26]_i_2_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[26]_i_3_n_0 ),
        .I4(addr[10]),
        .O(\rdata_reg[26] ));
  LUT6 #(
    .INIT(64'h045C1444053A2062)) 
    \rdata[26]_i_2 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA22232725762C4D0)) 
    \rdata[26]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[27]_i_1 
       (.I0(addr[9]),
        .I1(\rdata[27]_i_2_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[27]_i_3_n_0 ),
        .I4(addr[10]),
        .O(\rdata_reg[27] ));
  LUT6 #(
    .INIT(64'h004C140000000202)) 
    \rdata[27]_i_2 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020806407040228)) 
    \rdata[27]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[4]),
        .I3(addr[3]),
        .I4(addr[2]),
        .I5(addr[5]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[28]_i_1 
       (.I0(addr[9]),
        .I1(\rdata[28]_i_2_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[28]_i_3_n_0 ),
        .I4(addr[10]),
        .O(\rdata_reg[28] ));
  LUT6 #(
    .INIT(64'h500104404F440240)) 
    \rdata[28]_i_2 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1817C00C04DF333B)) 
    \rdata[28]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[4]),
        .I3(addr[5]),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[29]_i_1 
       (.I0(addr[9]),
        .I1(\rdata[29]_i_2_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[29]_i_3_n_0 ),
        .I4(addr[10]),
        .O(\rdata_reg[29] ));
  LUT6 #(
    .INIT(64'h010450C004114500)) 
    \rdata[29]_i_2 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[3]),
        .I3(addr[5]),
        .I4(addr[2]),
        .I5(addr[4]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h008E2106E23C2218)) 
    \rdata[29]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[2]),
        .I5(addr[3]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(\rom_controller/byte_sel ),
        .I3(\rdata[10]_i_3_n_0 ),
        .I4(\rdata[23]_i_2_n_0 ),
        .I5(\rdata[2]_i_3_n_0 ),
        .O(rdata0[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[2]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[18]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[18]_i_3_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[2]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[2]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[2]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2BE2804833406D29)) 
    \rdata[2]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[3]),
        .I4(addr[4]),
        .I5(addr[2]),
        .O(\rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5008300240710124)) 
    \rdata[2]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[3]),
        .I3(addr[5]),
        .I4(addr[2]),
        .I5(addr[4]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[30]_i_1 
       (.I0(addr[9]),
        .I1(\rdata[30]_i_2_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[30]_i_3_n_0 ),
        .I4(addr[10]),
        .O(\rdata_reg[30] ));
  LUT6 #(
    .INIT(64'h42064E7204225122)) 
    \rdata[30]_i_2 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[2]),
        .I5(addr[3]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA193A5EECB02E2C8)) 
    \rdata[30]_i_3 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[2]),
        .I3(addr[5]),
        .I4(addr[4]),
        .I5(addr[3]),
        .O(\rdata[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(addr[11]),
        .I1(resp_reg_0),
        .O(\rdata_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h2A0012E26E351208)) 
    \rdata[31]_i_10 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[3]),
        .I4(addr[2]),
        .I5(addr[4]),
        .O(\rdata[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[31]_i_11 
       (.I0(d_addr[10]),
        .I1(d_req),
        .I2(\d_reg_n_0_[45] ),
        .I3(next_state__0),
        .I4(D[12]),
        .O(addr[10]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \rdata[31]_i_12 
       (.I0(d_addr[7]),
        .I1(d_req),
        .I2(\d_reg_n_0_[42] ),
        .I3(resp_reg_1),
        .I4(\FSM_sequential_state_reg[1] ),
        .I5(D[9]),
        .O(addr[7]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \rdata[31]_i_13 
       (.I0(d_addr[6]),
        .I1(d_req),
        .I2(\d_reg_n_0_[41] ),
        .I3(resp_reg_1),
        .I4(\FSM_sequential_state_reg[1] ),
        .I5(D[8]),
        .O(addr[6]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \rdata[31]_i_14 
       (.I0(d_addr[5]),
        .I1(d_req),
        .I2(\d_reg_n_0_[40] ),
        .I3(resp_reg_1),
        .I4(\FSM_sequential_state_reg[1] ),
        .I5(D[7]),
        .O(addr[5]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \rdata[31]_i_15 
       (.I0(d_addr[2]),
        .I1(d_req),
        .I2(\d_reg_n_0_[37] ),
        .I3(resp_reg_1),
        .I4(\FSM_sequential_state_reg[1] ),
        .I5(D[4]),
        .O(addr[2]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \rdata[31]_i_16 
       (.I0(d_addr[3]),
        .I1(d_req),
        .I2(\d_reg_n_0_[38] ),
        .I3(resp_reg_1),
        .I4(\FSM_sequential_state_reg[1] ),
        .I5(D[5]),
        .O(addr[3]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \rdata[31]_i_17 
       (.I0(d_addr[4]),
        .I1(d_req),
        .I2(\d_reg_n_0_[39] ),
        .I3(resp_reg_1),
        .I4(\FSM_sequential_state_reg[1] ),
        .I5(D[6]),
        .O(addr[4]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[31]_i_3 
       (.I0(addr[9]),
        .I1(\rdata[31]_i_8_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(addr[10]),
        .O(\rdata_reg[31] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[31]_i_4 
       (.I0(d_addr[11]),
        .I1(d_req),
        .I2(\d_reg_n_0_[46] ),
        .I3(next_state__0),
        .I4(D[13]),
        .O(addr[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[31]_i_7 
       (.I0(d_addr[9]),
        .I1(d_req),
        .I2(\d_reg_n_0_[44] ),
        .I3(next_state__0),
        .I4(D[11]),
        .O(addr[9]));
  LUT6 #(
    .INIT(64'h504C441416020202)) 
    \rdata[31]_i_8 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[31]_i_9 
       (.I0(d_addr[8]),
        .I1(d_req),
        .I2(\d_reg_n_0_[43] ),
        .I3(next_state__0),
        .I4(D[10]),
        .O(addr[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(\rom_controller/byte_sel ),
        .I3(\rdata[11]_i_3_n_0 ),
        .I4(\rdata[23]_i_2_n_0 ),
        .I5(\rdata[3]_i_3_n_0 ),
        .O(rdata0[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[3]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[19]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[19]_i_3_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[3]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[3]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[3]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000402002108D40)) 
    \rdata[3]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[2]),
        .I5(addr[3]),
        .O(\rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000040040A08A23)) 
    \rdata[3]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[4]),
        .I3(addr[3]),
        .I4(addr[2]),
        .I5(addr[5]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rdata[4]_i_2_n_0 ),
        .I2(\rom_controller/byte_sel ),
        .I3(\rdata[12]_i_3_n_0 ),
        .I4(\rdata[23]_i_2_n_0 ),
        .I5(\rdata[4]_i_3_n_0 ),
        .O(rdata0[4]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[4]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[20]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[20]_i_3_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[4]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[4]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[4]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCE11C86CC79D7391)) 
    \rdata[4]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[2]),
        .I3(addr[5]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h01C2640804B541A6)) 
    \rdata[4]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[4]),
        .I3(addr[5]),
        .I4(addr[2]),
        .I5(addr[3]),
        .O(\rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rdata[5]_i_2_n_0 ),
        .I2(\rom_controller/byte_sel ),
        .I3(\rdata[13]_i_3_n_0 ),
        .I4(\rdata[23]_i_2_n_0 ),
        .I5(\rdata[5]_i_3_n_0 ),
        .O(rdata0[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[5]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[21]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[21]_i_3_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[5]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[5]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[5]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02C051938D4E0EE4)) 
    \rdata[5]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[2]),
        .I3(addr[3]),
        .I4(addr[5]),
        .I5(addr[4]),
        .O(\rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h01031A2234535231)) 
    \rdata[5]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[2]),
        .I5(addr[3]),
        .O(\rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rdata[6]_i_2_n_0 ),
        .I2(\rom_controller/byte_sel ),
        .I3(\rdata[14]_i_3_n_0 ),
        .I4(\rdata[23]_i_2_n_0 ),
        .I5(\rdata[6]_i_3_n_0 ),
        .O(rdata0[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[6]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[22]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[22]_i_3_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[6]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[6]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[6]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8050303010400180)) 
    \rdata[6]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[2]),
        .I5(addr[3]),
        .O(\rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000423001006024)) 
    \rdata[6]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(\rom_controller/byte_sel ),
        .I3(\rdata[15]_i_4_n_0 ),
        .I4(\rdata[23]_i_2_n_0 ),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(rdata0[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[7]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[23]_i_5_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[23]_i_4_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[7]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[7]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[7]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA07F8244E02D7963)) 
    \rdata[7]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[4]),
        .I5(addr[3]),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1417046021252151)) 
    \rdata[7]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rom_controller/byte_sel ),
        .I2(\rdata[8]_i_3_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[8]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[24]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[24]_i_2_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[8]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[8]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[8]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAC13EA0C87FD3791)) 
    \rdata[8]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[2]),
        .I3(addr[5]),
        .I4(addr[3]),
        .I5(addr[4]),
        .O(\rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1646441031210950)) 
    \rdata[8]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[3]),
        .I4(addr[2]),
        .I5(addr[4]),
        .O(\rdata[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rom_controller/byte_sel ),
        .I2(\rdata[9]_i_3_n_0 ),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[9]_i_2 
       (.I0(addr[10]),
        .I1(\rdata[25]_i_3_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[25]_i_2_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \rdata[9]_i_3 
       (.I0(addr[10]),
        .I1(\rdata[9]_i_4_n_0 ),
        .I2(addr[8]),
        .I3(\rdata[9]_i_5_n_0 ),
        .I4(addr[9]),
        .I5(addr[11]),
        .O(\rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAE5386EEFA0C7784)) 
    \rdata[9]_i_4 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[2]),
        .I3(addr[5]),
        .I4(addr[4]),
        .I5(addr[3]),
        .O(\rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h16021C2025012158)) 
    \rdata[9]_i_5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(addr[3]),
        .I4(addr[2]),
        .I5(addr[4]),
        .O(\rdata[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h20)) 
    resp_i_1
       (.I0(rstn),
        .I1(invld),
        .I2(resp_reg_0),
        .O(resp_reg));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h80)) 
    rom_d_fault_INST_0
       (.I0(invld),
        .I1(resp_reg_0),
        .I2(next_state__0),
        .O(rom_d_fault));
  LUT6 #(
    .INIT(64'hF8F8FFF8F8F88888)) 
    rom_d_fault_INST_0_i_1
       (.I0(d_req_w_rb),
        .I1(next_state__0),
        .I2(addr[0]),
        .I3(addr[1]),
        .I4(acc[0]),
        .I5(acc[1]),
        .O(invld));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    rom_d_fault_INST_0_i_3
       (.I0(d_addr[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[35] ),
        .I3(next_state__0),
        .I4(D[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    rom_d_fault_INST_0_i_4
       (.I0(d_addr[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[36] ),
        .I3(next_state__0),
        .I4(D[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    rom_d_fault_INST_0_i_5
       (.I0(d_acc[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[32] ),
        .I3(next_state__0),
        .I4(D[0]),
        .O(acc[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    rom_d_fault_INST_0_i_6
       (.I0(d_acc[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[33] ),
        .I3(next_state__0),
        .I4(D[1]),
        .O(acc[1]));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized11_8
   (sram_addr,
    \d_reg[53]_0 ,
    \d_reg[52]_0 ,
    \d_reg[51]_0 ,
    \d_reg[50]_0 ,
    \d_reg[49]_0 ,
    \d_reg[48]_0 ,
    \d_reg[47]_0 ,
    \d_reg[46]_0 ,
    \d_reg[45]_0 ,
    \d_reg[44]_0 ,
    \d_reg[43]_0 ,
    \d_reg[42]_0 ,
    \d_reg[41]_0 ,
    \d_reg[40]_0 ,
    \d_reg[39]_0 ,
    \d_reg[38]_0 ,
    \d_reg[37]_0 ,
    \d_reg[36]_0 ,
    \d_reg[53]_1 ,
    resp_reg,
    sram_data_out,
    offset_r0,
    \d_reg[32]_0 ,
    \d_reg[34]_0 ,
    Q,
    \d_reg[0]_0 ,
    \d_reg[34]_1 ,
    \offset_r_reg[0] ,
    \d_reg[52]_1 ,
    d_addr,
    d_req,
    D,
    \d_reg[51]_1 ,
    \d_reg[50]_1 ,
    \d_reg[49]_1 ,
    \d_reg[48]_1 ,
    \d_reg[47]_1 ,
    \d_reg[46]_1 ,
    \d_reg[45]_1 ,
    \d_reg[44]_1 ,
    \d_reg[43]_1 ,
    \d_reg[42]_1 ,
    \d_reg[41]_1 ,
    \d_reg[40]_1 ,
    \d_reg[39]_1 ,
    \d_reg[38]_1 ,
    \d_reg[37]_1 ,
    \d_reg[36]_1 ,
    offset_r,
    \offset_r_reg[1] ,
    resp_reg_0,
    d_w_rb,
    \d_reg[0]_1 ,
    \FSM_sequential_state_reg[0] ,
    d_acc,
    d_wdata,
    clk);
  output [18:0]sram_addr;
  output \d_reg[53]_0 ;
  output \d_reg[52]_0 ;
  output \d_reg[51]_0 ;
  output \d_reg[50]_0 ;
  output \d_reg[49]_0 ;
  output \d_reg[48]_0 ;
  output \d_reg[47]_0 ;
  output \d_reg[46]_0 ;
  output \d_reg[45]_0 ;
  output \d_reg[44]_0 ;
  output \d_reg[43]_0 ;
  output \d_reg[42]_0 ;
  output \d_reg[41]_0 ;
  output \d_reg[40]_0 ;
  output \d_reg[39]_0 ;
  output \d_reg[38]_0 ;
  output \d_reg[37]_0 ;
  output \d_reg[36]_0 ;
  output [36:0]\d_reg[53]_1 ;
  output resp_reg;
  output [7:0]sram_data_out;
  output offset_r0;
  output \d_reg[32]_0 ;
  output [0:0]\d_reg[34]_0 ;
  input [36:0]Q;
  input \d_reg[0]_0 ;
  input \d_reg[34]_1 ;
  input \offset_r_reg[0] ;
  input \d_reg[52]_1 ;
  input [18:0]d_addr;
  input d_req;
  input [51:0]D;
  input \d_reg[51]_1 ;
  input \d_reg[50]_1 ;
  input \d_reg[49]_1 ;
  input \d_reg[48]_1 ;
  input \d_reg[47]_1 ;
  input \d_reg[46]_1 ;
  input \d_reg[45]_1 ;
  input \d_reg[44]_1 ;
  input \d_reg[43]_1 ;
  input \d_reg[42]_1 ;
  input \d_reg[41]_1 ;
  input \d_reg[40]_1 ;
  input \d_reg[39]_1 ;
  input \d_reg[38]_1 ;
  input \d_reg[37]_1 ;
  input \d_reg[36]_1 ;
  input [1:0]offset_r;
  input \offset_r_reg[1] ;
  input resp_reg_0;
  input d_w_rb;
  input \d_reg[0]_1 ;
  input \FSM_sequential_state_reg[0] ;
  input [1:0]d_acc;
  input [31:0]d_wdata;
  input clk;

  wire [51:0]D;
  wire \FSM_sequential_state_reg[0] ;
  wire [36:0]Q;
  wire clk;
  wire \d[0]_i_1_n_0 ;
  wire \d[10]_i_1_n_0 ;
  wire \d[11]_i_1_n_0 ;
  wire \d[12]_i_1_n_0 ;
  wire \d[13]_i_1_n_0 ;
  wire \d[14]_i_1_n_0 ;
  wire \d[15]_i_1_n_0 ;
  wire \d[16]_i_1_n_0 ;
  wire \d[17]_i_1_n_0 ;
  wire \d[18]_i_1_n_0 ;
  wire \d[19]_i_1_n_0 ;
  wire \d[1]_i_1_n_0 ;
  wire \d[20]_i_1_n_0 ;
  wire \d[21]_i_1_n_0 ;
  wire \d[22]_i_1_n_0 ;
  wire \d[23]_i_1_n_0 ;
  wire \d[24]_i_1_n_0 ;
  wire \d[25]_i_1_n_0 ;
  wire \d[26]_i_1_n_0 ;
  wire \d[27]_i_1_n_0 ;
  wire \d[28]_i_1_n_0 ;
  wire \d[29]_i_1_n_0 ;
  wire \d[2]_i_1_n_0 ;
  wire \d[30]_i_1_n_0 ;
  wire \d[31]_i_1_n_0 ;
  wire \d[37]_i_1_n_0 ;
  wire \d[38]_i_1_n_0 ;
  wire \d[39]_i_1_n_0 ;
  wire \d[3]_i_1_n_0 ;
  wire \d[40]_i_1_n_0 ;
  wire \d[41]_i_1_n_0 ;
  wire \d[42]_i_1_n_0 ;
  wire \d[43]_i_1_n_0 ;
  wire \d[44]_i_1_n_0 ;
  wire \d[45]_i_1_n_0 ;
  wire \d[46]_i_1_n_0 ;
  wire \d[47]_i_1_n_0 ;
  wire \d[48]_i_1_n_0 ;
  wire \d[49]_i_1_n_0 ;
  wire \d[4]_i_1_n_0 ;
  wire \d[50]_i_1_n_0 ;
  wire \d[51]_i_1_n_0 ;
  wire \d[52]_i_1_n_0 ;
  wire \d[53]_i_1_n_0 ;
  wire \d[5]_i_1_n_0 ;
  wire \d[6]_i_1_n_0 ;
  wire \d[7]_i_1_n_0 ;
  wire \d[8]_i_1_n_0 ;
  wire \d[9]_i_1_n_0 ;
  wire [1:0]d_acc;
  wire [18:0]d_addr;
  wire \d_reg[0]_0 ;
  wire \d_reg[0]_1 ;
  wire \d_reg[32]_0 ;
  wire [0:0]\d_reg[34]_0 ;
  wire \d_reg[34]_1 ;
  wire \d_reg[36]_0 ;
  wire \d_reg[36]_1 ;
  wire \d_reg[37]_0 ;
  wire \d_reg[37]_1 ;
  wire \d_reg[38]_0 ;
  wire \d_reg[38]_1 ;
  wire \d_reg[39]_0 ;
  wire \d_reg[39]_1 ;
  wire \d_reg[40]_0 ;
  wire \d_reg[40]_1 ;
  wire \d_reg[41]_0 ;
  wire \d_reg[41]_1 ;
  wire \d_reg[42]_0 ;
  wire \d_reg[42]_1 ;
  wire \d_reg[43]_0 ;
  wire \d_reg[43]_1 ;
  wire \d_reg[44]_0 ;
  wire \d_reg[44]_1 ;
  wire \d_reg[45]_0 ;
  wire \d_reg[45]_1 ;
  wire \d_reg[46]_0 ;
  wire \d_reg[46]_1 ;
  wire \d_reg[47]_0 ;
  wire \d_reg[47]_1 ;
  wire \d_reg[48]_0 ;
  wire \d_reg[48]_1 ;
  wire \d_reg[49]_0 ;
  wire \d_reg[49]_1 ;
  wire \d_reg[50]_0 ;
  wire \d_reg[50]_1 ;
  wire \d_reg[51]_0 ;
  wire \d_reg[51]_1 ;
  wire \d_reg[52]_0 ;
  wire \d_reg[52]_1 ;
  wire \d_reg[53]_0 ;
  wire [36:0]\d_reg[53]_1 ;
  wire \d_reg_n_0_[0] ;
  wire \d_reg_n_0_[10] ;
  wire \d_reg_n_0_[11] ;
  wire \d_reg_n_0_[12] ;
  wire \d_reg_n_0_[13] ;
  wire \d_reg_n_0_[14] ;
  wire \d_reg_n_0_[15] ;
  wire \d_reg_n_0_[16] ;
  wire \d_reg_n_0_[17] ;
  wire \d_reg_n_0_[18] ;
  wire \d_reg_n_0_[19] ;
  wire \d_reg_n_0_[1] ;
  wire \d_reg_n_0_[20] ;
  wire \d_reg_n_0_[21] ;
  wire \d_reg_n_0_[22] ;
  wire \d_reg_n_0_[23] ;
  wire \d_reg_n_0_[24] ;
  wire \d_reg_n_0_[25] ;
  wire \d_reg_n_0_[26] ;
  wire \d_reg_n_0_[27] ;
  wire \d_reg_n_0_[28] ;
  wire \d_reg_n_0_[29] ;
  wire \d_reg_n_0_[2] ;
  wire \d_reg_n_0_[30] ;
  wire \d_reg_n_0_[31] ;
  wire \d_reg_n_0_[32] ;
  wire \d_reg_n_0_[33] ;
  wire \d_reg_n_0_[34] ;
  wire \d_reg_n_0_[35] ;
  wire \d_reg_n_0_[36] ;
  wire \d_reg_n_0_[37] ;
  wire \d_reg_n_0_[38] ;
  wire \d_reg_n_0_[39] ;
  wire \d_reg_n_0_[3] ;
  wire \d_reg_n_0_[40] ;
  wire \d_reg_n_0_[41] ;
  wire \d_reg_n_0_[42] ;
  wire \d_reg_n_0_[43] ;
  wire \d_reg_n_0_[44] ;
  wire \d_reg_n_0_[45] ;
  wire \d_reg_n_0_[46] ;
  wire \d_reg_n_0_[47] ;
  wire \d_reg_n_0_[48] ;
  wire \d_reg_n_0_[49] ;
  wire \d_reg_n_0_[4] ;
  wire \d_reg_n_0_[50] ;
  wire \d_reg_n_0_[51] ;
  wire \d_reg_n_0_[52] ;
  wire \d_reg_n_0_[53] ;
  wire \d_reg_n_0_[5] ;
  wire \d_reg_n_0_[6] ;
  wire \d_reg_n_0_[7] ;
  wire \d_reg_n_0_[8] ;
  wire \d_reg_n_0_[9] ;
  wire d_req;
  wire [1:0]d_req_acc;
  wire d_w_rb;
  wire [31:0]d_wdata;
  wire [1:0]offset_r;
  wire offset_r0;
  wire \offset_r_reg[0] ;
  wire \offset_r_reg[1] ;
  wire resp_reg;
  wire resp_reg_0;
  wire [18:0]sram_addr;
  wire \sram_addr[0]_INST_0_i_1_n_0 ;
  wire \sram_addr[1]_INST_0_i_2_n_0 ;
  wire sram_d_fault_INST_0_i_6_n_0;
  wire sram_d_fault_INST_0_i_7_n_0;
  wire sram_d_fault_INST_0_i_8_n_0;
  wire [7:0]sram_data_out;
  wire sram_we_bar_INST_0_i_3_n_0;

  LUT3 #(
    .INIT(8'hB8)) 
    \d[0]_i_1 
       (.I0(d_wdata[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[0] ),
        .O(\d[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[10]_i_1 
       (.I0(d_wdata[10]),
        .I1(d_req),
        .I2(\d_reg_n_0_[10] ),
        .O(\d[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[11]_i_1 
       (.I0(d_wdata[11]),
        .I1(d_req),
        .I2(\d_reg_n_0_[11] ),
        .O(\d[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[12]_i_1 
       (.I0(d_wdata[12]),
        .I1(d_req),
        .I2(\d_reg_n_0_[12] ),
        .O(\d[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[13]_i_1 
       (.I0(d_wdata[13]),
        .I1(d_req),
        .I2(\d_reg_n_0_[13] ),
        .O(\d[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[14]_i_1 
       (.I0(d_wdata[14]),
        .I1(d_req),
        .I2(\d_reg_n_0_[14] ),
        .O(\d[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[15]_i_1 
       (.I0(d_wdata[15]),
        .I1(d_req),
        .I2(\d_reg_n_0_[15] ),
        .O(\d[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[16]_i_1 
       (.I0(d_wdata[16]),
        .I1(d_req),
        .I2(\d_reg_n_0_[16] ),
        .O(\d[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[17]_i_1 
       (.I0(d_wdata[17]),
        .I1(d_req),
        .I2(\d_reg_n_0_[17] ),
        .O(\d[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[18]_i_1 
       (.I0(d_wdata[18]),
        .I1(d_req),
        .I2(\d_reg_n_0_[18] ),
        .O(\d[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[19]_i_1 
       (.I0(d_wdata[19]),
        .I1(d_req),
        .I2(\d_reg_n_0_[19] ),
        .O(\d[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[1]_i_1 
       (.I0(d_wdata[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[1] ),
        .O(\d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[20]_i_1 
       (.I0(d_wdata[20]),
        .I1(d_req),
        .I2(\d_reg_n_0_[20] ),
        .O(\d[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[21]_i_1 
       (.I0(d_wdata[21]),
        .I1(d_req),
        .I2(\d_reg_n_0_[21] ),
        .O(\d[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[22]_i_1 
       (.I0(d_wdata[22]),
        .I1(d_req),
        .I2(\d_reg_n_0_[22] ),
        .O(\d[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[23]_i_1 
       (.I0(d_wdata[23]),
        .I1(d_req),
        .I2(\d_reg_n_0_[23] ),
        .O(\d[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[24]_i_1 
       (.I0(d_wdata[24]),
        .I1(d_req),
        .I2(\d_reg_n_0_[24] ),
        .O(\d[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[25]_i_1 
       (.I0(d_wdata[25]),
        .I1(d_req),
        .I2(\d_reg_n_0_[25] ),
        .O(\d[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[26]_i_1 
       (.I0(d_wdata[26]),
        .I1(d_req),
        .I2(\d_reg_n_0_[26] ),
        .O(\d[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[27]_i_1 
       (.I0(d_wdata[27]),
        .I1(d_req),
        .I2(\d_reg_n_0_[27] ),
        .O(\d[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[28]_i_1 
       (.I0(d_wdata[28]),
        .I1(d_req),
        .I2(\d_reg_n_0_[28] ),
        .O(\d[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[29]_i_1 
       (.I0(d_wdata[29]),
        .I1(d_req),
        .I2(\d_reg_n_0_[29] ),
        .O(\d[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[2]_i_1 
       (.I0(d_wdata[2]),
        .I1(d_req),
        .I2(\d_reg_n_0_[2] ),
        .O(\d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[30]_i_1 
       (.I0(d_wdata[30]),
        .I1(d_req),
        .I2(\d_reg_n_0_[30] ),
        .O(\d[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[31]_i_1 
       (.I0(d_wdata[31]),
        .I1(d_req),
        .I2(\d_reg_n_0_[31] ),
        .O(\d[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[32]_i_1 
       (.I0(Q[32]),
        .I1(\d_reg[53]_0 ),
        .I2(sram_d_fault_INST_0_i_7_n_0),
        .O(\d_reg[53]_1 [32]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[32]_i_1__0 
       (.I0(d_acc[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[32] ),
        .O(d_req_acc[0]));
  LUT6 #(
    .INIT(64'hAAAABBABAA888888)) 
    \d[33]_i_1 
       (.I0(Q[33]),
        .I1(resp_reg_0),
        .I2(sram_d_fault_INST_0_i_8_n_0),
        .I3(sram_d_fault_INST_0_i_7_n_0),
        .I4(sram_d_fault_INST_0_i_6_n_0),
        .I5(sram_we_bar_INST_0_i_3_n_0),
        .O(\d_reg[53]_1 [33]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[33]_i_1__0 
       (.I0(d_acc[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[33] ),
        .O(d_req_acc[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[34]_i_1 
       (.I0(Q[34]),
        .I1(\d_reg[53]_0 ),
        .I2(\sram_addr[0]_INST_0_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(\d_reg[34]_1 ),
        .O(\d_reg[53]_1 [34]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[35]_i_1 
       (.I0(Q[35]),
        .I1(\d_reg[53]_0 ),
        .I2(\sram_addr[1]_INST_0_i_2_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[34]),
        .O(\d_reg[53]_1 [35]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[37]_i_1 
       (.I0(d_addr[2]),
        .I1(d_req),
        .I2(\d_reg_n_0_[37] ),
        .O(\d[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[38]_i_1 
       (.I0(d_addr[3]),
        .I1(d_req),
        .I2(\d_reg_n_0_[38] ),
        .O(\d[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[39]_i_1 
       (.I0(d_addr[4]),
        .I1(d_req),
        .I2(\d_reg_n_0_[39] ),
        .O(\d[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[3]_i_1 
       (.I0(d_wdata[3]),
        .I1(d_req),
        .I2(\d_reg_n_0_[3] ),
        .O(\d[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[40]_i_1 
       (.I0(d_addr[5]),
        .I1(d_req),
        .I2(\d_reg_n_0_[40] ),
        .O(\d[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[41]_i_1 
       (.I0(d_addr[6]),
        .I1(d_req),
        .I2(\d_reg_n_0_[41] ),
        .O(\d[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[42]_i_1 
       (.I0(d_addr[7]),
        .I1(d_req),
        .I2(\d_reg_n_0_[42] ),
        .O(\d[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[43]_i_1 
       (.I0(d_addr[8]),
        .I1(d_req),
        .I2(\d_reg_n_0_[43] ),
        .O(\d[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[44]_i_1 
       (.I0(d_addr[9]),
        .I1(d_req),
        .I2(\d_reg_n_0_[44] ),
        .O(\d[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[45]_i_1 
       (.I0(d_addr[10]),
        .I1(d_req),
        .I2(\d_reg_n_0_[45] ),
        .O(\d[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[46]_i_1 
       (.I0(d_addr[11]),
        .I1(d_req),
        .I2(\d_reg_n_0_[46] ),
        .O(\d[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[47]_i_1 
       (.I0(d_addr[12]),
        .I1(d_req),
        .I2(\d_reg_n_0_[47] ),
        .O(\d[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[48]_i_1 
       (.I0(d_addr[13]),
        .I1(d_req),
        .I2(\d_reg_n_0_[48] ),
        .O(\d[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[49]_i_1 
       (.I0(d_addr[14]),
        .I1(d_req),
        .I2(\d_reg_n_0_[49] ),
        .O(\d[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[4]_i_1 
       (.I0(d_wdata[4]),
        .I1(d_req),
        .I2(\d_reg_n_0_[4] ),
        .O(\d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[50]_i_1 
       (.I0(d_addr[15]),
        .I1(d_req),
        .I2(\d_reg_n_0_[50] ),
        .O(\d[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[51]_i_1 
       (.I0(d_addr[16]),
        .I1(d_req),
        .I2(\d_reg_n_0_[51] ),
        .O(\d[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[52]_i_1 
       (.I0(d_addr[17]),
        .I1(d_req),
        .I2(\d_reg_n_0_[52] ),
        .O(\d[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \d[52]_i_1__0 
       (.I0(\d_reg[53]_0 ),
        .O(offset_r0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[53]_i_1 
       (.I0(d_addr[18]),
        .I1(d_req),
        .I2(\d_reg_n_0_[53] ),
        .O(\d[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \d[53]_i_1__0 
       (.I0(Q[36]),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg_n_0_[34] ),
        .I3(d_req),
        .I4(d_w_rb),
        .I5(\d_reg[0]_0 ),
        .O(\d_reg[53]_1 [36]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[5]_i_1 
       (.I0(d_wdata[5]),
        .I1(d_req),
        .I2(\d_reg_n_0_[5] ),
        .O(\d[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[6]_i_1 
       (.I0(d_wdata[6]),
        .I1(d_req),
        .I2(\d_reg_n_0_[6] ),
        .O(\d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[7]_i_1 
       (.I0(d_wdata[7]),
        .I1(d_req),
        .I2(\d_reg_n_0_[7] ),
        .O(\d[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[8]_i_1 
       (.I0(d_wdata[8]),
        .I1(d_req),
        .I2(\d_reg_n_0_[8] ),
        .O(\d[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[9]_i_1 
       (.I0(d_wdata[9]),
        .I1(d_req),
        .I2(\d_reg_n_0_[9] ),
        .O(\d[9]_i_1_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1_n_0 ),
        .Q(\d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[10]_i_1_n_0 ),
        .Q(\d_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[11]_i_1_n_0 ),
        .Q(\d_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[12]_i_1_n_0 ),
        .Q(\d_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[13]_i_1_n_0 ),
        .Q(\d_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[14]_i_1_n_0 ),
        .Q(\d_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[15]_i_1_n_0 ),
        .Q(\d_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[16]_i_1_n_0 ),
        .Q(\d_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[17]_i_1_n_0 ),
        .Q(\d_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[18]_i_1_n_0 ),
        .Q(\d_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[19]_i_1_n_0 ),
        .Q(\d_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[1]_i_1_n_0 ),
        .Q(\d_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[20]_i_1_n_0 ),
        .Q(\d_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[21]_i_1_n_0 ),
        .Q(\d_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[22]_i_1_n_0 ),
        .Q(\d_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[23]_i_1_n_0 ),
        .Q(\d_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[24]_i_1_n_0 ),
        .Q(\d_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[25]_i_1_n_0 ),
        .Q(\d_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[26]_i_1_n_0 ),
        .Q(\d_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[27]_i_1_n_0 ),
        .Q(\d_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[28]_i_1_n_0 ),
        .Q(\d_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[29]_i_1_n_0 ),
        .Q(\d_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[2]_i_1_n_0 ),
        .Q(\d_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[30]_i_1_n_0 ),
        .Q(\d_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[31]_i_1_n_0 ),
        .Q(\d_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_acc[0]),
        .Q(\d_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(d_req_acc[1]),
        .Q(\d_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\d_reg[34]_0 ),
        .Q(\d_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\sram_addr[0]_INST_0_i_1_n_0 ),
        .Q(\d_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \d_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\sram_addr[1]_INST_0_i_2_n_0 ),
        .Q(\d_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \d_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[37]_i_1_n_0 ),
        .Q(\d_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \d_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[38]_i_1_n_0 ),
        .Q(\d_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \d_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[39]_i_1_n_0 ),
        .Q(\d_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[3]_i_1_n_0 ),
        .Q(\d_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \d_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[40]_i_1_n_0 ),
        .Q(\d_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \d_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[41]_i_1_n_0 ),
        .Q(\d_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \d_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[42]_i_1_n_0 ),
        .Q(\d_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \d_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[43]_i_1_n_0 ),
        .Q(\d_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \d_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[44]_i_1_n_0 ),
        .Q(\d_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \d_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[45]_i_1_n_0 ),
        .Q(\d_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \d_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[46]_i_1_n_0 ),
        .Q(\d_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \d_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[47]_i_1_n_0 ),
        .Q(\d_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \d_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[48]_i_1_n_0 ),
        .Q(\d_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \d_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[49]_i_1_n_0 ),
        .Q(\d_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[4]_i_1_n_0 ),
        .Q(\d_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \d_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[50]_i_1_n_0 ),
        .Q(\d_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \d_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[51]_i_1_n_0 ),
        .Q(\d_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \d_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[52]_i_1_n_0 ),
        .Q(\d_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \d_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[53]_i_1_n_0 ),
        .Q(\d_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[5]_i_1_n_0 ),
        .Q(\d_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[6]_i_1_n_0 ),
        .Q(\d_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[7]_i_1_n_0 ),
        .Q(\d_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[8]_i_1_n_0 ),
        .Q(\d_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[9]_i_1_n_0 ),
        .Q(\d_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF400F100F455F155)) 
    resp_i_2
       (.I0(\d_reg[53]_1 [33]),
        .I1(offset_r[0]),
        .I2(offset_r[1]),
        .I3(\d_reg[53]_0 ),
        .I4(Q[32]),
        .I5(sram_d_fault_INST_0_i_7_n_0),
        .O(resp_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8BBB888)) 
    \sram_addr[0]_INST_0 
       (.I0(Q[34]),
        .I1(\d_reg[53]_0 ),
        .I2(\sram_addr[0]_INST_0_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(\d_reg[34]_1 ),
        .I5(\offset_r_reg[0] ),
        .O(sram_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[0]_INST_0_i_1 
       (.I0(d_addr[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[35] ),
        .O(\sram_addr[0]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[10]_INST_0 
       (.I0(\d_reg[44]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[44]_0 ),
        .O(sram_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[10]_INST_0_i_1 
       (.I0(d_addr[10]),
        .I1(d_req),
        .I2(\d_reg_n_0_[45] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[43]),
        .O(\d_reg[44]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[11]_INST_0 
       (.I0(\d_reg[45]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[45]_0 ),
        .O(sram_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[11]_INST_0_i_1 
       (.I0(d_addr[11]),
        .I1(d_req),
        .I2(\d_reg_n_0_[46] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[44]),
        .O(\d_reg[45]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[12]_INST_0 
       (.I0(\d_reg[46]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[46]_0 ),
        .O(sram_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[12]_INST_0_i_1 
       (.I0(d_addr[12]),
        .I1(d_req),
        .I2(\d_reg_n_0_[47] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[45]),
        .O(\d_reg[46]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[13]_INST_0 
       (.I0(\d_reg[47]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[47]_0 ),
        .O(sram_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[13]_INST_0_i_1 
       (.I0(d_addr[13]),
        .I1(d_req),
        .I2(\d_reg_n_0_[48] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[46]),
        .O(\d_reg[47]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[14]_INST_0 
       (.I0(\d_reg[48]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[48]_0 ),
        .O(sram_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[14]_INST_0_i_1 
       (.I0(d_addr[14]),
        .I1(d_req),
        .I2(\d_reg_n_0_[49] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[47]),
        .O(\d_reg[48]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[15]_INST_0 
       (.I0(\d_reg[49]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[49]_0 ),
        .O(sram_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[15]_INST_0_i_1 
       (.I0(d_addr[15]),
        .I1(d_req),
        .I2(\d_reg_n_0_[50] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[48]),
        .O(\d_reg[49]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[16]_INST_0 
       (.I0(\d_reg[50]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[50]_0 ),
        .O(sram_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[16]_INST_0_i_1 
       (.I0(d_addr[16]),
        .I1(d_req),
        .I2(\d_reg_n_0_[51] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[49]),
        .O(\d_reg[50]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[17]_INST_0 
       (.I0(\d_reg[51]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[51]_0 ),
        .O(sram_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[17]_INST_0_i_1 
       (.I0(d_addr[17]),
        .I1(d_req),
        .I2(\d_reg_n_0_[52] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[50]),
        .O(\d_reg[51]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[18]_INST_0 
       (.I0(\d_reg[52]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[52]_0 ),
        .O(sram_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[18]_INST_0_i_1 
       (.I0(d_addr[18]),
        .I1(d_req),
        .I2(\d_reg_n_0_[53] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[51]),
        .O(\d_reg[52]_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2E2FF00E2E2)) 
    \sram_addr[1]_INST_0 
       (.I0(D[34]),
        .I1(\d_reg[0]_0 ),
        .I2(\sram_addr[1]_INST_0_i_2_n_0 ),
        .I3(Q[35]),
        .I4(\d_reg[53]_0 ),
        .I5(offset_r[1]),
        .O(sram_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[1]_INST_0_i_2 
       (.I0(d_addr[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[36] ),
        .O(\sram_addr[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[2]_INST_0 
       (.I0(\d_reg[36]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[36]_0 ),
        .O(sram_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[2]_INST_0_i_1 
       (.I0(d_addr[2]),
        .I1(d_req),
        .I2(\d_reg_n_0_[37] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[35]),
        .O(\d_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[3]_INST_0 
       (.I0(\d_reg[37]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[37]_0 ),
        .O(sram_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[3]_INST_0_i_1 
       (.I0(d_addr[3]),
        .I1(d_req),
        .I2(\d_reg_n_0_[38] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[36]),
        .O(\d_reg[37]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[4]_INST_0 
       (.I0(\d_reg[38]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[38]_0 ),
        .O(sram_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[4]_INST_0_i_1 
       (.I0(d_addr[4]),
        .I1(d_req),
        .I2(\d_reg_n_0_[39] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[37]),
        .O(\d_reg[38]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[5]_INST_0 
       (.I0(\d_reg[39]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[39]_0 ),
        .O(sram_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[5]_INST_0_i_1 
       (.I0(d_addr[5]),
        .I1(d_req),
        .I2(\d_reg_n_0_[40] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[38]),
        .O(\d_reg[39]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[6]_INST_0 
       (.I0(\d_reg[40]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[40]_0 ),
        .O(sram_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[6]_INST_0_i_1 
       (.I0(d_addr[6]),
        .I1(d_req),
        .I2(\d_reg_n_0_[41] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[39]),
        .O(\d_reg[40]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[7]_INST_0 
       (.I0(\d_reg[41]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[41]_0 ),
        .O(sram_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[7]_INST_0_i_1 
       (.I0(d_addr[7]),
        .I1(d_req),
        .I2(\d_reg_n_0_[42] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[40]),
        .O(\d_reg[41]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[8]_INST_0 
       (.I0(\d_reg[42]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[42]_0 ),
        .O(sram_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[8]_INST_0_i_1 
       (.I0(d_addr[8]),
        .I1(d_req),
        .I2(\d_reg_n_0_[43] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[41]),
        .O(\d_reg[42]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sram_addr[9]_INST_0 
       (.I0(\d_reg[43]_1 ),
        .I1(\d_reg[53]_0 ),
        .I2(\d_reg[43]_0 ),
        .O(sram_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sram_addr[9]_INST_0_i_1 
       (.I0(d_addr[9]),
        .I1(d_req),
        .I2(\d_reg_n_0_[44] ),
        .I3(\d_reg[0]_0 ),
        .I4(D[42]),
        .O(\d_reg[43]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B8FF00B800)) 
    sram_d_fault_INST_0_i_2
       (.I0(d_req_acc[1]),
        .I1(\d_reg[0]_0 ),
        .I2(D[33]),
        .I3(sram_d_fault_INST_0_i_6_n_0),
        .I4(sram_d_fault_INST_0_i_7_n_0),
        .I5(sram_d_fault_INST_0_i_8_n_0),
        .O(\d_reg[32]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    sram_d_fault_INST_0_i_6
       (.I0(d_addr[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[35] ),
        .I3(\d_reg[0]_1 ),
        .I4(\FSM_sequential_state_reg[0] ),
        .I5(\d_reg[34]_1 ),
        .O(sram_d_fault_INST_0_i_6_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    sram_d_fault_INST_0_i_7
       (.I0(d_acc[0]),
        .I1(d_req),
        .I2(\d_reg_n_0_[32] ),
        .I3(\d_reg[0]_1 ),
        .I4(\FSM_sequential_state_reg[0] ),
        .I5(D[32]),
        .O(sram_d_fault_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    sram_d_fault_INST_0_i_8
       (.I0(d_addr[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[36] ),
        .I3(\d_reg[0]_1 ),
        .I4(\FSM_sequential_state_reg[0] ),
        .I5(D[34]),
        .O(sram_d_fault_INST_0_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sram_data_out[0]_INST_0 
       (.I0(\d_reg[53]_1 [24]),
        .I1(\d_reg[53]_1 [16]),
        .I2(\offset_r_reg[1] ),
        .I3(\d_reg[53]_1 [8]),
        .I4(\offset_r_reg[0] ),
        .I5(\d_reg[53]_1 [0]),
        .O(sram_data_out[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[0]_INST_0_i_1 
       (.I0(Q[24]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[24]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[24]),
        .O(\d_reg[53]_1 [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[0]_INST_0_i_2 
       (.I0(Q[16]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[16]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[16]),
        .O(\d_reg[53]_1 [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[0]_INST_0_i_3 
       (.I0(Q[8]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[8]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[8]),
        .O(\d_reg[53]_1 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[0]_INST_0_i_4 
       (.I0(Q[0]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[0]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[0]),
        .O(\d_reg[53]_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sram_data_out[1]_INST_0 
       (.I0(\d_reg[53]_1 [25]),
        .I1(\d_reg[53]_1 [17]),
        .I2(\offset_r_reg[1] ),
        .I3(\d_reg[53]_1 [9]),
        .I4(\offset_r_reg[0] ),
        .I5(\d_reg[53]_1 [1]),
        .O(sram_data_out[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[1]_INST_0_i_1 
       (.I0(Q[25]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[25]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[25]),
        .O(\d_reg[53]_1 [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[1]_INST_0_i_2 
       (.I0(Q[17]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[17]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[17]),
        .O(\d_reg[53]_1 [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[1]_INST_0_i_3 
       (.I0(Q[9]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[9]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[9]),
        .O(\d_reg[53]_1 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[1]_INST_0_i_4 
       (.I0(Q[1]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[1]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[1]),
        .O(\d_reg[53]_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sram_data_out[2]_INST_0 
       (.I0(\d_reg[53]_1 [26]),
        .I1(\d_reg[53]_1 [18]),
        .I2(\offset_r_reg[1] ),
        .I3(\d_reg[53]_1 [10]),
        .I4(\offset_r_reg[0] ),
        .I5(\d_reg[53]_1 [2]),
        .O(sram_data_out[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[2]_INST_0_i_1 
       (.I0(Q[26]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[26]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[26]),
        .O(\d_reg[53]_1 [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[2]_INST_0_i_2 
       (.I0(Q[18]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[18]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[18]),
        .O(\d_reg[53]_1 [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[2]_INST_0_i_3 
       (.I0(Q[10]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[10]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[10]),
        .O(\d_reg[53]_1 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[2]_INST_0_i_4 
       (.I0(Q[2]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[2]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[2]),
        .O(\d_reg[53]_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sram_data_out[3]_INST_0 
       (.I0(\d_reg[53]_1 [27]),
        .I1(\d_reg[53]_1 [19]),
        .I2(\offset_r_reg[1] ),
        .I3(\d_reg[53]_1 [11]),
        .I4(\offset_r_reg[0] ),
        .I5(\d_reg[53]_1 [3]),
        .O(sram_data_out[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[3]_INST_0_i_1 
       (.I0(Q[27]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[27]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[27]),
        .O(\d_reg[53]_1 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[3]_INST_0_i_2 
       (.I0(Q[19]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[19]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[19]),
        .O(\d_reg[53]_1 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[3]_INST_0_i_3 
       (.I0(Q[11]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[11]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[11]),
        .O(\d_reg[53]_1 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[3]_INST_0_i_4 
       (.I0(Q[3]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[3]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[3]),
        .O(\d_reg[53]_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sram_data_out[4]_INST_0 
       (.I0(\d_reg[53]_1 [28]),
        .I1(\d_reg[53]_1 [20]),
        .I2(\offset_r_reg[1] ),
        .I3(\d_reg[53]_1 [12]),
        .I4(\offset_r_reg[0] ),
        .I5(\d_reg[53]_1 [4]),
        .O(sram_data_out[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[4]_INST_0_i_1 
       (.I0(Q[28]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[28]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[28]),
        .O(\d_reg[53]_1 [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[4]_INST_0_i_2 
       (.I0(Q[20]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[20]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[20]),
        .O(\d_reg[53]_1 [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[4]_INST_0_i_3 
       (.I0(Q[12]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[12]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[12]),
        .O(\d_reg[53]_1 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[4]_INST_0_i_4 
       (.I0(Q[4]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[4]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[4]),
        .O(\d_reg[53]_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sram_data_out[5]_INST_0 
       (.I0(\d_reg[53]_1 [29]),
        .I1(\d_reg[53]_1 [21]),
        .I2(\offset_r_reg[1] ),
        .I3(\d_reg[53]_1 [13]),
        .I4(\offset_r_reg[0] ),
        .I5(\d_reg[53]_1 [5]),
        .O(sram_data_out[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[5]_INST_0_i_1 
       (.I0(Q[29]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[29]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[29]),
        .O(\d_reg[53]_1 [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[5]_INST_0_i_2 
       (.I0(Q[21]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[21]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[21]),
        .O(\d_reg[53]_1 [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[5]_INST_0_i_3 
       (.I0(Q[13]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[13]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[13]),
        .O(\d_reg[53]_1 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[5]_INST_0_i_4 
       (.I0(Q[5]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[5]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[5]),
        .O(\d_reg[53]_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sram_data_out[6]_INST_0 
       (.I0(\d_reg[53]_1 [30]),
        .I1(\d_reg[53]_1 [22]),
        .I2(\offset_r_reg[1] ),
        .I3(\d_reg[53]_1 [14]),
        .I4(\offset_r_reg[0] ),
        .I5(\d_reg[53]_1 [6]),
        .O(sram_data_out[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[6]_INST_0_i_1 
       (.I0(Q[30]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[30]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[30]),
        .O(\d_reg[53]_1 [30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[6]_INST_0_i_2 
       (.I0(Q[22]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[22]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[22]),
        .O(\d_reg[53]_1 [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[6]_INST_0_i_3 
       (.I0(Q[14]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[14]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[14]),
        .O(\d_reg[53]_1 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[6]_INST_0_i_4 
       (.I0(Q[6]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[6]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[6]),
        .O(\d_reg[53]_1 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sram_data_out[7]_INST_0 
       (.I0(\d_reg[53]_1 [31]),
        .I1(\d_reg[53]_1 [23]),
        .I2(\offset_r_reg[1] ),
        .I3(\d_reg[53]_1 [15]),
        .I4(\offset_r_reg[0] ),
        .I5(\d_reg[53]_1 [7]),
        .O(sram_data_out[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[7]_INST_0_i_1 
       (.I0(Q[31]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[31]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[31]),
        .O(\d_reg[53]_1 [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[7]_INST_0_i_2 
       (.I0(Q[23]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[23]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[23]),
        .O(\d_reg[53]_1 [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[7]_INST_0_i_4 
       (.I0(Q[15]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[15]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[15]),
        .O(\d_reg[53]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sram_data_out[7]_INST_0_i_6 
       (.I0(Q[7]),
        .I1(\d_reg[53]_0 ),
        .I2(\d[7]_i_1_n_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(D[7]),
        .O(\d_reg[53]_1 [7]));
  LUT5 #(
    .INIT(32'hFFAEFAAA)) 
    sram_we_bar_INST_0_i_1
       (.I0(resp_reg_0),
        .I1(sram_d_fault_INST_0_i_8_n_0),
        .I2(sram_d_fault_INST_0_i_7_n_0),
        .I3(sram_d_fault_INST_0_i_6_n_0),
        .I4(sram_we_bar_INST_0_i_3_n_0),
        .O(\d_reg[53]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sram_we_bar_INST_0_i_2
       (.I0(d_w_rb),
        .I1(d_req),
        .I2(\d_reg_n_0_[34] ),
        .O(\d_reg[34]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    sram_we_bar_INST_0_i_3
       (.I0(d_acc[1]),
        .I1(d_req),
        .I2(\d_reg_n_0_[33] ),
        .I3(\d_reg[0]_1 ),
        .I4(\FSM_sequential_state_reg[0] ),
        .I5(D[33]),
        .O(sram_we_bar_INST_0_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized12
   (\d_reg[25]_0 ,
    D,
    clk);
  output [25:0]\d_reg[25]_0 ;
  input [25:0]D;
  input clk;

  wire [25:0]D;
  wire clk;
  wire [25:0]\d_reg[25]_0 ;

  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\d_reg[25]_0 [0]),
        .R(1'b0));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\d_reg[25]_0 [10]),
        .R(1'b0));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\d_reg[25]_0 [11]),
        .R(1'b0));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\d_reg[25]_0 [12]),
        .R(1'b0));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\d_reg[25]_0 [13]),
        .R(1'b0));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\d_reg[25]_0 [14]),
        .R(1'b0));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\d_reg[25]_0 [15]),
        .R(1'b0));
  FDRE \d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\d_reg[25]_0 [16]),
        .R(1'b0));
  FDRE \d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\d_reg[25]_0 [17]),
        .R(1'b0));
  FDRE \d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\d_reg[25]_0 [18]),
        .R(1'b0));
  FDRE \d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\d_reg[25]_0 [19]),
        .R(1'b0));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\d_reg[25]_0 [1]),
        .R(1'b0));
  FDRE \d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\d_reg[25]_0 [20]),
        .R(1'b0));
  FDRE \d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\d_reg[25]_0 [21]),
        .R(1'b0));
  FDRE \d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\d_reg[25]_0 [22]),
        .R(1'b0));
  FDRE \d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\d_reg[25]_0 [23]),
        .R(1'b0));
  FDRE \d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\d_reg[25]_0 [24]),
        .R(1'b0));
  FDRE \d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\d_reg[25]_0 [25]),
        .R(1'b0));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\d_reg[25]_0 [2]),
        .R(1'b0));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\d_reg[25]_0 [3]),
        .R(1'b0));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\d_reg[25]_0 [4]),
        .R(1'b0));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\d_reg[25]_0 [5]),
        .R(1'b0));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\d_reg[25]_0 [6]),
        .R(1'b0));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\d_reg[25]_0 [7]),
        .R(1'b0));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\d_reg[25]_0 [8]),
        .R(1'b0));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\d_reg[25]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized13
   (\d_reg[0]_0 ,
    \d_reg[11] ,
    \d_reg[0]_1 ,
    \cnt_reg[1] ,
    \d_reg[6]_0 ,
    resp_reg,
    \state_reg[1] ,
    \state_reg[1]_0 ,
    \state_reg[1]_1 ,
    \state_reg[0] ,
    \cnt_reg[0] ,
    \state_reg[1]_2 ,
    \state_reg[3] ,
    \state_reg[1]_3 ,
    \d_reg[0]_2 ,
    d,
    Q,
    io_tx_resp,
    \queued_ipcsr_wdata_reg[11] ,
    qspi_d_wdata,
    queued,
    \state_reg[1]_4 ,
    qspi_d_addr,
    \d_reg[34] ,
    qspi_d_w_rb,
    io_dmy_resp,
    io_rx_resp,
    \cnt_reg[7] ,
    \state_reg[2] ,
    dout,
    clk);
  output \d_reg[0]_0 ;
  output \d_reg[11] ;
  output \d_reg[0]_1 ;
  output \cnt_reg[1] ;
  output \d_reg[6]_0 ;
  output resp_reg;
  output \state_reg[1] ;
  output \state_reg[1]_0 ;
  output \state_reg[1]_1 ;
  output \state_reg[0] ;
  output \cnt_reg[0] ;
  output \state_reg[1]_2 ;
  output \state_reg[3] ;
  output \state_reg[1]_3 ;
  output \d_reg[0]_2 ;
  output [7:0]d;
  input [3:0]Q;
  input io_tx_resp;
  input [4:0]\queued_ipcsr_wdata_reg[11] ;
  input [4:0]qspi_d_wdata;
  input queued;
  input \state_reg[1]_4 ;
  input [2:0]qspi_d_addr;
  input \d_reg[34] ;
  input qspi_d_w_rb;
  input io_dmy_resp;
  input io_rx_resp;
  input [7:0]\cnt_reg[7] ;
  input \state_reg[2] ;
  input [7:0]dout;
  input clk;

  wire [3:0]Q;
  wire clk;
  wire \cnt[7]_i_9_n_0 ;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [7:0]\cnt_reg[7] ;
  wire [7:0]d;
  wire \d_reg[0]_0 ;
  wire \d_reg[0]_1 ;
  wire \d_reg[0]_2 ;
  wire \d_reg[11] ;
  wire \d_reg[34] ;
  wire \d_reg[6]_0 ;
  wire [7:0]dout;
  wire io_dmy_resp;
  wire io_rx_resp;
  wire io_tx_resp;
  wire [2:0]qspi_d_addr;
  wire qspi_d_w_rb;
  wire [4:0]qspi_d_wdata;
  wire queued;
  wire [4:0]\queued_ipcsr_wdata_reg[11] ;
  wire resp_reg;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire \state_reg[1]_3 ;
  wire \state_reg[1]_4 ;
  wire \state_reg[2] ;
  wire \state_reg[3] ;

  LUT4 #(
    .INIT(16'h5404)) 
    \cnt[3]_i_2__0 
       (.I0(\d_reg[11] ),
        .I1(\queued_ipcsr_wdata_reg[11] [0]),
        .I2(\d_reg[6]_0 ),
        .I3(qspi_d_wdata[0]),
        .O(\cnt_reg[1] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cnt[7]_i_5 
       (.I0(\cnt_reg[7] [5]),
        .I1(\cnt_reg[7] [6]),
        .I2(\cnt_reg[7] [4]),
        .I3(\cnt_reg[7] [7]),
        .I4(\cnt[7]_i_9_n_0 ),
        .O(\cnt_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \cnt[7]_i_9 
       (.I0(\cnt_reg[7] [0]),
        .I1(\cnt_reg[7] [1]),
        .I2(\cnt_reg[7] [3]),
        .I3(\cnt_reg[7] [2]),
        .O(\cnt[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFFFFFF)) 
    \d[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(io_tx_resp),
        .I5(\d_reg[11] ),
        .O(\d_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFF0010FFFFFFFF)) 
    \d[7]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(io_tx_resp),
        .I5(\d_reg[11] ),
        .O(\d_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \d[7]_i_5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\d_reg[0]_2 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(\state_reg[2] ),
        .D(dout[0]),
        .Q(d[0]),
        .R(1'b0));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(\state_reg[2] ),
        .D(dout[1]),
        .Q(d[1]),
        .R(1'b0));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(\state_reg[2] ),
        .D(dout[2]),
        .Q(d[2]),
        .R(1'b0));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(\state_reg[2] ),
        .D(dout[3]),
        .Q(d[3]),
        .R(1'b0));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(\state_reg[2] ),
        .D(dout[4]),
        .Q(d[4]),
        .R(1'b0));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(\state_reg[2] ),
        .D(dout[5]),
        .Q(d[5]),
        .R(1'b0));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(\state_reg[2] ),
        .D(dout[6]),
        .Q(d[6]),
        .R(1'b0));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(\state_reg[2] ),
        .D(dout[7]),
        .Q(d[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    resp_i_4
       (.I0(qspi_d_addr[0]),
        .I1(qspi_d_w_rb),
        .O(resp_reg));
  LUT6 #(
    .INIT(64'hDDDDDDDCDDDDDDDD)) 
    \spi_mosi[1]_INST_0_i_3 
       (.I0(queued),
        .I1(\state_reg[1]_4 ),
        .I2(qspi_d_addr[2]),
        .I3(qspi_d_addr[1]),
        .I4(resp_reg),
        .I5(\d_reg[34] ),
        .O(\d_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \spi_mosi[1]_INST_0_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(queued),
        .O(\d_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFEBEBEBEAAAAAAAA)) 
    \state[0]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(io_tx_resp),
        .I4(\cnt_reg[0] ),
        .I5(Q[2]),
        .O(\state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \state[1]_i_12 
       (.I0(qspi_d_wdata[2]),
        .I1(\d_reg[6]_0 ),
        .I2(\queued_ipcsr_wdata_reg[11] [2]),
        .O(\state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \state[1]_i_13 
       (.I0(qspi_d_wdata[1]),
        .I1(\d_reg[6]_0 ),
        .I2(\queued_ipcsr_wdata_reg[11] [1]),
        .O(\state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \state[1]_i_14 
       (.I0(qspi_d_wdata[3]),
        .I1(\d_reg[6]_0 ),
        .I2(\queued_ipcsr_wdata_reg[11] [3]),
        .O(\state_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \state[1]_i_15 
       (.I0(qspi_d_wdata[4]),
        .I1(\d_reg[6]_0 ),
        .I2(\queued_ipcsr_wdata_reg[11] [4]),
        .O(\state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF8FFFFFFFFFF)) 
    \state[3]_i_4 
       (.I0(\cnt_reg[0] ),
        .I1(io_rx_resp),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\state_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    \state[3]_i_6 
       (.I0(\cnt_reg[0] ),
        .I1(io_dmy_resp),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\state_reg[1]_2 ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized14
   (spi_mosi,
    \rxq_d_reg[2] ,
    \cnt_reg[2] ,
    \state_reg[0] ,
    \d_reg[6]_0 ,
    D,
    \state_reg[0]_0 ,
    \state_reg[2] ,
    \state_reg[0]_1 ,
    \d_reg[0] ,
    \state_reg[1] ,
    \state_reg[1]_0 ,
    \state_reg[1]_1 ,
    \state_reg[3] ,
    \rxq_d_reg[6] ,
    \state_reg[2]_0 ,
    \cnt_reg[3] ,
    \cnt_reg[1] ,
    nor_spi_csb,
    Q,
    spi_csb_reg,
    \txq_d_reg[6] ,
    \txq_d_reg[2] ,
    \d_reg[3] ,
    \cnt_reg[1]_0 ,
    \d_reg[7]_0 ,
    \state_reg[3]_0 ,
    rx_resp_reg,
    queued_reg,
    qspi_d_wdata,
    \state_reg[3]_1 ,
    \queued_ipcsr_wdata_reg[15] ,
    \norcsr_reg[2] ,
    \cnt_reg[1]_1 ,
    \state_reg[2]_1 ,
    \cnt_reg[0] ,
    \state_reg[1]_2 ,
    \cnt_reg[5] ,
    tx_resp_reg,
    \queued_ipcsr_wdata_reg[0] ,
    io_dmy_resp,
    \cnt_reg[0]_0 ,
    \cnt_reg[0]_1 ,
    \cnt_reg[1]_2 ,
    \state_reg[3]_2 ,
    \state_reg[2]_2 ,
    rx_resp_reg_0,
    spi_csb_reg_0,
    \state_reg[0]_2 ,
    empty_reg,
    spi_csb_reg_1,
    full_reg,
    \d_reg[9]_0 ,
    \d_reg[8]_0 ,
    \d_reg[10]_0 ,
    \d_reg[11]_0 ,
    full_reg_0,
    spi_csb_reg_2,
    spi_miso,
    clk);
  output [3:0]spi_mosi;
  output \rxq_d_reg[2] ;
  output \cnt_reg[2] ;
  output \state_reg[0] ;
  output [0:0]\d_reg[6]_0 ;
  output [4:0]D;
  output [0:0]\state_reg[0]_0 ;
  output \state_reg[2] ;
  output \state_reg[0]_1 ;
  output \d_reg[0] ;
  output \state_reg[1] ;
  output \state_reg[1]_0 ;
  output \state_reg[1]_1 ;
  output \state_reg[3] ;
  output \rxq_d_reg[6] ;
  input [0:0]\state_reg[2]_0 ;
  input \cnt_reg[3] ;
  input \cnt_reg[1] ;
  input nor_spi_csb;
  input [4:0]Q;
  input spi_csb_reg;
  input \txq_d_reg[6] ;
  input \txq_d_reg[2] ;
  input \d_reg[3] ;
  input [0:0]\cnt_reg[1]_0 ;
  input \d_reg[7]_0 ;
  input [3:0]\state_reg[3]_0 ;
  input rx_resp_reg;
  input queued_reg;
  input [11:0]qspi_d_wdata;
  input \state_reg[3]_1 ;
  input [11:0]\queued_ipcsr_wdata_reg[15] ;
  input \norcsr_reg[2] ;
  input \cnt_reg[1]_1 ;
  input \state_reg[2]_1 ;
  input [0:0]\cnt_reg[0] ;
  input \state_reg[1]_2 ;
  input \cnt_reg[5] ;
  input tx_resp_reg;
  input \queued_ipcsr_wdata_reg[0] ;
  input io_dmy_resp;
  input \cnt_reg[0]_0 ;
  input \cnt_reg[0]_1 ;
  input \cnt_reg[1]_2 ;
  input \state_reg[3]_2 ;
  input \state_reg[2]_2 ;
  input rx_resp_reg_0;
  input spi_csb_reg_0;
  input \state_reg[0]_2 ;
  input empty_reg;
  input spi_csb_reg_1;
  input full_reg;
  input \d_reg[9]_0 ;
  input \d_reg[8]_0 ;
  input \d_reg[10]_0 ;
  input \d_reg[11]_0 ;
  input full_reg_0;
  input spi_csb_reg_2;
  input [0:0]spi_miso;
  input clk;

  wire [4:0]D;
  wire [4:0]Q;
  wire clk;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[2]_i_2__0_n_0 ;
  wire \cnt[4]_i_3__0_n_0 ;
  wire \cnt[4]_i_4_n_0 ;
  wire [0:0]\cnt_reg[0] ;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg[0]_1 ;
  wire \cnt_reg[1] ;
  wire [0:0]\cnt_reg[1]_0 ;
  wire \cnt_reg[1]_1 ;
  wire \cnt_reg[1]_2 ;
  wire \cnt_reg[2] ;
  wire \cnt_reg[3] ;
  wire \cnt_reg[5] ;
  wire \d[5]_i_2_n_0 ;
  wire \d_reg[0] ;
  wire \d_reg[10]_0 ;
  wire \d_reg[11]_0 ;
  wire \d_reg[3] ;
  wire [0:0]\d_reg[6]_0 ;
  wire \d_reg[7]_0 ;
  wire \d_reg[8]_0 ;
  wire \d_reg[9]_0 ;
  wire \d_reg_n_0_[10] ;
  wire \d_reg_n_0_[11] ;
  wire \d_reg_n_0_[12] ;
  wire \d_reg_n_0_[13] ;
  wire \d_reg_n_0_[14] ;
  wire \d_reg_n_0_[15] ;
  wire \d_reg_n_0_[4] ;
  wire \d_reg_n_0_[5] ;
  wire \d_reg_n_0_[6] ;
  wire \d_reg_n_0_[7] ;
  wire \d_reg_n_0_[8] ;
  wire \d_reg_n_0_[9] ;
  wire empty_reg;
  wire full_reg;
  wire full_reg_0;
  wire io_dmy_resp;
  wire [11:5]ipcsr_wdata;
  wire nor_spi_csb;
  wire \norcsr_reg[2] ;
  wire [11:0]qspi_d_wdata;
  wire qspi_dmy_dir;
  wire [3:0]qspi_dmy_out_pattern;
  wire [1:1]qspi_width;
  wire \queued_ipcsr_wdata_reg[0] ;
  wire [11:0]\queued_ipcsr_wdata_reg[15] ;
  wire queued_reg;
  wire rx_resp_reg;
  wire rx_resp_reg_0;
  wire \rxq_d_reg[2] ;
  wire \rxq_d_reg[6] ;
  wire spi_csb_reg;
  wire spi_csb_reg_0;
  wire spi_csb_reg_1;
  wire spi_csb_reg_2;
  wire [0:0]spi_miso;
  wire [3:0]spi_mosi;
  wire \spi_mosi[0]_INST_0_i_1_n_0 ;
  wire \spi_mosi[2]_INST_0_i_1_n_0 ;
  wire \spi_mosi[3]_INST_0_i_1_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[0]_i_5_n_0 ;
  wire \state[0]_i_6_n_0 ;
  wire \state[1]_i_10_n_0 ;
  wire \state[1]_i_9_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[0]_2 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire \state_reg[2] ;
  wire [0:0]\state_reg[2]_0 ;
  wire \state_reg[2]_1 ;
  wire \state_reg[2]_2 ;
  wire \state_reg[3] ;
  wire [3:0]\state_reg[3]_0 ;
  wire \state_reg[3]_1 ;
  wire \state_reg[3]_2 ;
  wire tx_resp_reg;
  wire \txq_d_reg[2] ;
  wire \txq_d_reg[6] ;

  LUT6 #(
    .INIT(64'h444F444FFFFF444F)) 
    \cnt[0]_i_1__1 
       (.I0(\cnt[0]_i_2_n_0 ),
        .I1(\state_reg[2]_1 ),
        .I2(\cnt_reg[0] ),
        .I3(\state_reg[1]_2 ),
        .I4(\cnt_reg[5] ),
        .I5(tx_resp_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h7000707077777777)) 
    \cnt[0]_i_2 
       (.I0(\queued_ipcsr_wdata_reg[0] ),
        .I1(ipcsr_wdata[8]),
        .I2(\cnt_reg[0] ),
        .I3(io_dmy_resp),
        .I4(\cnt_reg[5] ),
        .I5(\state_reg[3]_0 [1]),
        .O(\cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8800F8008800FFFF)) 
    \cnt[1]_i_1__0 
       (.I0(\queued_ipcsr_wdata_reg[0] ),
        .I1(ipcsr_wdata[9]),
        .I2(\state_reg[3]_0 [1]),
        .I3(\state_reg[2]_1 ),
        .I4(\cnt_reg[0]_0 ),
        .I5(\state_reg[1]_2 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2200F2002200FFFF)) 
    \cnt[2]_i_1 
       (.I0(\queued_ipcsr_wdata_reg[0] ),
        .I1(\cnt[2]_i_2__0_n_0 ),
        .I2(\state_reg[3]_0 [1]),
        .I3(\state_reg[2]_1 ),
        .I4(\cnt_reg[0]_1 ),
        .I5(\state_reg[1]_2 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    \cnt[2]_i_2__0 
       (.I0(\d_reg_n_0_[10] ),
        .I1(queued_reg),
        .I2(qspi_d_wdata[6]),
        .I3(\state_reg[3]_1 ),
        .I4(\queued_ipcsr_wdata_reg[15] [6]),
        .O(\cnt[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8800F8008800FFFF)) 
    \cnt[3]_i_1 
       (.I0(\queued_ipcsr_wdata_reg[0] ),
        .I1(ipcsr_wdata[11]),
        .I2(\state_reg[3]_0 [1]),
        .I3(\state_reg[2]_1 ),
        .I4(\cnt_reg[1]_2 ),
        .I5(\state_reg[1]_2 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00000000FFF7FFEF)) 
    \cnt[3]_i_6 
       (.I0(\state_reg[0] ),
        .I1(\state_reg[3]_0 [1]),
        .I2(\state_reg[3]_0 [2]),
        .I3(\state_reg[3]_0 [3]),
        .I4(\state_reg[3]_0 [0]),
        .I5(rx_resp_reg),
        .O(\cnt_reg[2] ));
  LUT6 #(
    .INIT(64'h111102020000FF30)) 
    \cnt[4]_i_1__0 
       (.I0(\state_reg[3]_0 [3]),
        .I1(\cnt_reg[1]_1 ),
        .I2(\state_reg[3]_0 [1]),
        .I3(\cnt[4]_i_3__0_n_0 ),
        .I4(\state_reg[3]_0 [2]),
        .I5(\state_reg[3]_0 [0]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cnt[4]_i_3__0 
       (.I0(\cnt[4]_i_4_n_0 ),
        .I1(\queued_ipcsr_wdata_reg[0] ),
        .I2(\d[5]_i_2_n_0 ),
        .O(\cnt[4]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cnt[4]_i_4 
       (.I0(ipcsr_wdata[8]),
        .I1(ipcsr_wdata[9]),
        .I2(ipcsr_wdata[11]),
        .I3(\cnt[2]_i_2__0_n_0 ),
        .O(\cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \d[10]_i_1__0 
       (.I0(\queued_ipcsr_wdata_reg[15] [6]),
        .I1(\state_reg[3]_1 ),
        .I2(qspi_d_wdata[6]),
        .I3(queued_reg),
        .I4(\d_reg_n_0_[10] ),
        .O(ipcsr_wdata[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[11]_i_1__0 
       (.I0(\d_reg_n_0_[11] ),
        .I1(queued_reg),
        .I2(qspi_d_wdata[7]),
        .I3(\state_reg[3]_1 ),
        .I4(\queued_ipcsr_wdata_reg[15] [7]),
        .O(ipcsr_wdata[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[12]_i_1__0 
       (.I0(\d_reg_n_0_[12] ),
        .I1(queued_reg),
        .I2(qspi_d_wdata[8]),
        .I3(\state_reg[3]_1 ),
        .I4(\queued_ipcsr_wdata_reg[15] [8]),
        .O(qspi_dmy_out_pattern[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[14]_i_1__0 
       (.I0(\d_reg_n_0_[14] ),
        .I1(queued_reg),
        .I2(qspi_d_wdata[10]),
        .I3(\state_reg[3]_1 ),
        .I4(\queued_ipcsr_wdata_reg[15] [10]),
        .O(qspi_dmy_out_pattern[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[15]_i_1__0 
       (.I0(\d_reg_n_0_[15] ),
        .I1(queued_reg),
        .I2(qspi_d_wdata[11]),
        .I3(\state_reg[3]_1 ),
        .I4(\queued_ipcsr_wdata_reg[15] [11]),
        .O(qspi_dmy_out_pattern[3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFEAE5404)) 
    \d[4]_i_1__0 
       (.I0(queued_reg),
        .I1(\queued_ipcsr_wdata_reg[15] [0]),
        .I2(\state_reg[3]_1 ),
        .I3(qspi_d_wdata[0]),
        .I4(\d_reg_n_0_[4] ),
        .O(qspi_dmy_dir));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \d[5]_i_1__0 
       (.I0(\d[5]_i_2_n_0 ),
        .O(ipcsr_wdata[5]));
  LUT5 #(
    .INIT(32'h5555303F)) 
    \d[5]_i_2 
       (.I0(\d_reg_n_0_[5] ),
        .I1(qspi_d_wdata[1]),
        .I2(\state_reg[3]_1 ),
        .I3(\queued_ipcsr_wdata_reg[15] [1]),
        .I4(queued_reg),
        .O(\d[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[6]_i_1__0 
       (.I0(\d_reg_n_0_[6] ),
        .I1(queued_reg),
        .I2(qspi_d_wdata[2]),
        .I3(\state_reg[3]_1 ),
        .I4(\queued_ipcsr_wdata_reg[15] [2]),
        .O(\d_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[7]_i_1__0 
       (.I0(\d_reg_n_0_[7] ),
        .I1(queued_reg),
        .I2(qspi_d_wdata[3]),
        .I3(\state_reg[3]_1 ),
        .I4(\queued_ipcsr_wdata_reg[15] [3]),
        .O(qspi_width));
  LUT6 #(
    .INIT(64'h2200FF00FFFF20FF)) 
    \d[7]_i_6 
       (.I0(\state[1]_i_10_n_0 ),
        .I1(\state[1]_i_9_n_0 ),
        .I2(empty_reg),
        .I3(\d[5]_i_2_n_0 ),
        .I4(\state_reg[0]_1 ),
        .I5(spi_csb_reg_0),
        .O(\d_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[8]_i_1__0 
       (.I0(\d_reg_n_0_[8] ),
        .I1(queued_reg),
        .I2(qspi_d_wdata[4]),
        .I3(\state_reg[3]_1 ),
        .I4(\queued_ipcsr_wdata_reg[15] [4]),
        .O(ipcsr_wdata[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[9]_i_1__0 
       (.I0(\d_reg_n_0_[9] ),
        .I1(queued_reg),
        .I2(qspi_d_wdata[5]),
        .I3(\state_reg[3]_1 ),
        .I4(\queued_ipcsr_wdata_reg[15] [5]),
        .O(ipcsr_wdata[9]));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(ipcsr_wdata[10]),
        .Q(\d_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(ipcsr_wdata[11]),
        .Q(\d_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(qspi_dmy_out_pattern[0]),
        .Q(\d_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(qspi_dmy_out_pattern[1]),
        .Q(\d_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(qspi_dmy_out_pattern[2]),
        .Q(\d_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(qspi_dmy_out_pattern[3]),
        .Q(\d_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(qspi_dmy_dir),
        .Q(\d_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(ipcsr_wdata[5]),
        .Q(\d_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\d_reg[6]_0 ),
        .Q(\d_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(qspi_width),
        .Q(\d_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(ipcsr_wdata[8]),
        .Q(\d_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(ipcsr_wdata[9]),
        .Q(\d_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \rxq_d[6]_i_3 
       (.I0(\rxq_d_reg[2] ),
        .I1(spi_csb_reg_2),
        .I2(spi_miso),
        .O(\rxq_d_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \spi_dir[2]_INST_0_i_1 
       (.I0(nor_spi_csb),
        .I1(qspi_width),
        .I2(\norcsr_reg[2] ),
        .O(\rxq_d_reg[2] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \spi_mosi[0]_INST_0 
       (.I0(\spi_mosi[0]_INST_0_i_1_n_0 ),
        .I1(\state_reg[2]_0 ),
        .I2(\cnt_reg[3] ),
        .I3(\rxq_d_reg[2] ),
        .I4(\cnt_reg[1] ),
        .O(spi_mosi[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spi_mosi[0]_INST_0_i_1 
       (.I0(qspi_dmy_out_pattern[0]),
        .I1(nor_spi_csb),
        .I2(Q[1]),
        .O(\spi_mosi[0]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \spi_mosi[1]_INST_0 
       (.I0(qspi_dmy_out_pattern[1]),
        .I1(nor_spi_csb),
        .I2(Q[2]),
        .I3(\state_reg[2]_0 ),
        .I4(spi_csb_reg),
        .O(spi_mosi[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \spi_mosi[1]_INST_0_i_1 
       (.I0(\d_reg_n_0_[13] ),
        .I1(queued_reg),
        .I2(qspi_d_wdata[9]),
        .I3(\state_reg[3]_1 ),
        .I4(\queued_ipcsr_wdata_reg[15] [9]),
        .O(qspi_dmy_out_pattern[1]));
  LUT5 #(
    .INIT(32'h8888BBB8)) 
    \spi_mosi[2]_INST_0 
       (.I0(\spi_mosi[2]_INST_0_i_1_n_0 ),
        .I1(\state_reg[2]_0 ),
        .I2(\txq_d_reg[6] ),
        .I3(\txq_d_reg[2] ),
        .I4(\rxq_d_reg[2] ),
        .O(spi_mosi[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spi_mosi[2]_INST_0_i_1 
       (.I0(qspi_dmy_out_pattern[2]),
        .I1(nor_spi_csb),
        .I2(Q[3]),
        .O(\spi_mosi[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \spi_mosi[3]_INST_0 
       (.I0(\spi_mosi[3]_INST_0_i_1_n_0 ),
        .I1(\state_reg[2]_0 ),
        .I2(\d_reg[3] ),
        .I3(\cnt_reg[1]_0 ),
        .I4(\d_reg[7]_0 ),
        .I5(\rxq_d_reg[2] ),
        .O(spi_mosi[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spi_mosi[3]_INST_0_i_1 
       (.I0(qspi_dmy_out_pattern[3]),
        .I1(nor_spi_csb),
        .I2(Q[4]),
        .O(\spi_mosi[3]_INST_0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__0 
       (.I0(\state_reg[0] ),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEFE00000000)) 
    \state[0]_i_2 
       (.I0(\state_reg[3]_2 ),
        .I1(\state[0]_i_4_n_0 ),
        .I2(\state[0]_i_5_n_0 ),
        .I3(\state[0]_i_6_n_0 ),
        .I4(\state_reg[2]_2 ),
        .I5(rx_resp_reg_0),
        .O(\state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h5555303F)) 
    \state[0]_i_3 
       (.I0(\d_reg_n_0_[4] ),
        .I1(qspi_d_wdata[0]),
        .I2(\state_reg[3]_1 ),
        .I3(\queued_ipcsr_wdata_reg[15] [0]),
        .I4(queued_reg),
        .O(\state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \state[0]_i_4 
       (.I0(\d[5]_i_2_n_0 ),
        .I1(spi_csb_reg_0),
        .I2(\queued_ipcsr_wdata_reg[0] ),
        .O(\state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFF8F)) 
    \state[0]_i_5 
       (.I0(full_reg),
        .I1(\state_reg[0]_1 ),
        .I2(\state[1]_i_10_n_0 ),
        .I3(ipcsr_wdata[9]),
        .I4(ipcsr_wdata[8]),
        .I5(spi_csb_reg_1),
        .O(\state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55545555FFFFFFFF)) 
    \state[0]_i_6 
       (.I0(spi_csb_reg_0),
        .I1(ipcsr_wdata[8]),
        .I2(ipcsr_wdata[9]),
        .I3(ipcsr_wdata[11]),
        .I4(\cnt[2]_i_2__0_n_0 ),
        .I5(\d[5]_i_2_n_0 ),
        .O(\state[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000A330A)) 
    \state[1]_i_10 
       (.I0(\d_reg[10]_0 ),
        .I1(\d_reg_n_0_[10] ),
        .I2(\d_reg[11]_0 ),
        .I3(queued_reg),
        .I4(\d_reg_n_0_[11] ),
        .O(\state[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h32333E33FFFFFFFF)) 
    \state[1]_i_4 
       (.I0(spi_csb_reg_1),
        .I1(\state_reg[0]_1 ),
        .I2(\state[1]_i_9_n_0 ),
        .I3(\state[1]_i_10_n_0 ),
        .I4(full_reg),
        .I5(\d[5]_i_2_n_0 ),
        .O(\state_reg[1] ));
  LUT3 #(
    .INIT(8'h74)) 
    \state[1]_i_4__0 
       (.I0(\state_reg[0]_1 ),
        .I1(nor_spi_csb),
        .I2(Q[0]),
        .O(\state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \state[1]_i_5__0 
       (.I0(\d[5]_i_2_n_0 ),
        .I1(spi_csb_reg_0),
        .I2(\queued_ipcsr_wdata_reg[0] ),
        .O(\state_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \state[1]_i_9 
       (.I0(\d_reg[9]_0 ),
        .I1(\d_reg_n_0_[9] ),
        .I2(\d_reg[8]_0 ),
        .I3(queued_reg),
        .I4(\d_reg_n_0_[8] ),
        .O(\state[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h1050551555555555)) 
    \state[2]_i_3__0 
       (.I0(\state_reg[0]_2 ),
        .I1(\state[2]_i_5_n_0 ),
        .I2(\d[5]_i_2_n_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(spi_csb_reg_0),
        .I5(\queued_ipcsr_wdata_reg[0] ),
        .O(\state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFDFFFF)) 
    \state[2]_i_5 
       (.I0(\cnt[2]_i_2__0_n_0 ),
        .I1(ipcsr_wdata[11]),
        .I2(ipcsr_wdata[9]),
        .I3(ipcsr_wdata[8]),
        .I4(empty_reg),
        .I5(spi_csb_reg_0),
        .O(\state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDCFFCCCCFFFFFFFF)) 
    \state[3]_i_3 
       (.I0(\cnt[4]_i_4_n_0 ),
        .I1(spi_csb_reg_0),
        .I2(full_reg_0),
        .I3(\state_reg[0]_1 ),
        .I4(\d[5]_i_2_n_0 ),
        .I5(\queued_ipcsr_wdata_reg[0] ),
        .O(\state_reg[3] ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized15
   (sram_we_bar,
    Q,
    \pad_sram_addr_0[18] ,
    \pad_sram_addr_0[17] ,
    \pad_sram_addr_0[16] ,
    \pad_sram_addr_0[15] ,
    \pad_sram_addr_0[14] ,
    \pad_sram_addr_0[13] ,
    \pad_sram_addr_0[12] ,
    \pad_sram_addr_0[11] ,
    \pad_sram_addr_0[10] ,
    \pad_sram_addr_0[9] ,
    \pad_sram_addr_0[8] ,
    \pad_sram_addr_0[7] ,
    \pad_sram_addr_0[6] ,
    \pad_sram_addr_0[5] ,
    \pad_sram_addr_0[4] ,
    \pad_sram_addr_0[3] ,
    \pad_sram_addr_0[2] ,
    resp_reg,
    \d_reg[32]_0 ,
    \d_reg[0]_0 ,
    resp,
    d,
    D,
    clk,
    offset_r0,
    \d_reg[53]_0 ,
    \d_reg[52]_0 ,
    \d_reg[51]_0 ,
    \d_reg[50]_0 ,
    \d_reg[49]_0 ,
    \d_reg[48]_0 ,
    \d_reg[47]_0 ,
    \d_reg[46]_0 ,
    \d_reg[45]_0 ,
    \d_reg[44]_0 ,
    \d_reg[43]_0 ,
    \d_reg[42]_0 ,
    \d_reg[41]_0 ,
    \d_reg[40]_0 ,
    \d_reg[39]_0 ,
    \d_reg[38]_0 ,
    \d_reg[37]_0 );
  output sram_we_bar;
  output [36:0]Q;
  output \pad_sram_addr_0[18] ;
  output \pad_sram_addr_0[17] ;
  output \pad_sram_addr_0[16] ;
  output \pad_sram_addr_0[15] ;
  output \pad_sram_addr_0[14] ;
  output \pad_sram_addr_0[13] ;
  output \pad_sram_addr_0[12] ;
  output \pad_sram_addr_0[11] ;
  output \pad_sram_addr_0[10] ;
  output \pad_sram_addr_0[9] ;
  output \pad_sram_addr_0[8] ;
  output \pad_sram_addr_0[7] ;
  output \pad_sram_addr_0[6] ;
  output \pad_sram_addr_0[5] ;
  output \pad_sram_addr_0[4] ;
  output \pad_sram_addr_0[3] ;
  output \pad_sram_addr_0[2] ;
  input resp_reg;
  input [0:0]\d_reg[32]_0 ;
  input [0:0]\d_reg[0]_0 ;
  input resp;
  input d;
  input [36:0]D;
  input clk;
  input offset_r0;
  input \d_reg[53]_0 ;
  input \d_reg[52]_0 ;
  input \d_reg[51]_0 ;
  input \d_reg[50]_0 ;
  input \d_reg[49]_0 ;
  input \d_reg[48]_0 ;
  input \d_reg[47]_0 ;
  input \d_reg[46]_0 ;
  input \d_reg[45]_0 ;
  input \d_reg[44]_0 ;
  input \d_reg[43]_0 ;
  input \d_reg[42]_0 ;
  input \d_reg[41]_0 ;
  input \d_reg[40]_0 ;
  input \d_reg[39]_0 ;
  input \d_reg[38]_0 ;
  input \d_reg[37]_0 ;

  wire [36:0]D;
  wire [36:0]Q;
  wire clk;
  wire d;
  wire [0:0]\d_reg[0]_0 ;
  wire [0:0]\d_reg[32]_0 ;
  wire \d_reg[37]_0 ;
  wire \d_reg[38]_0 ;
  wire \d_reg[39]_0 ;
  wire \d_reg[40]_0 ;
  wire \d_reg[41]_0 ;
  wire \d_reg[42]_0 ;
  wire \d_reg[43]_0 ;
  wire \d_reg[44]_0 ;
  wire \d_reg[45]_0 ;
  wire \d_reg[46]_0 ;
  wire \d_reg[47]_0 ;
  wire \d_reg[48]_0 ;
  wire \d_reg[49]_0 ;
  wire \d_reg[50]_0 ;
  wire \d_reg[51]_0 ;
  wire \d_reg[52]_0 ;
  wire \d_reg[53]_0 ;
  wire offset_r0;
  wire \pad_sram_addr_0[10] ;
  wire \pad_sram_addr_0[11] ;
  wire \pad_sram_addr_0[12] ;
  wire \pad_sram_addr_0[13] ;
  wire \pad_sram_addr_0[14] ;
  wire \pad_sram_addr_0[15] ;
  wire \pad_sram_addr_0[16] ;
  wire \pad_sram_addr_0[17] ;
  wire \pad_sram_addr_0[18] ;
  wire \pad_sram_addr_0[2] ;
  wire \pad_sram_addr_0[3] ;
  wire \pad_sram_addr_0[4] ;
  wire \pad_sram_addr_0[5] ;
  wire \pad_sram_addr_0[6] ;
  wire \pad_sram_addr_0[7] ;
  wire \pad_sram_addr_0[8] ;
  wire \pad_sram_addr_0[9] ;
  wire resp;
  wire resp_reg;
  wire sram_we_bar;

  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \d_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \d_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \d_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \d_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \d_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \d_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \d_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \d_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \d_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \d_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \d_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \d_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \d_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \d_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \d_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \d_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \d_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \d_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \d_reg[36] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[37]_0 ),
        .Q(\pad_sram_addr_0[2] ),
        .R(1'b0));
  FDRE \d_reg[37] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[38]_0 ),
        .Q(\pad_sram_addr_0[3] ),
        .R(1'b0));
  FDRE \d_reg[38] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[39]_0 ),
        .Q(\pad_sram_addr_0[4] ),
        .R(1'b0));
  FDRE \d_reg[39] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[40]_0 ),
        .Q(\pad_sram_addr_0[5] ),
        .R(1'b0));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_reg[40] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[41]_0 ),
        .Q(\pad_sram_addr_0[6] ),
        .R(1'b0));
  FDRE \d_reg[41] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[42]_0 ),
        .Q(\pad_sram_addr_0[7] ),
        .R(1'b0));
  FDRE \d_reg[42] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[43]_0 ),
        .Q(\pad_sram_addr_0[8] ),
        .R(1'b0));
  FDRE \d_reg[43] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[44]_0 ),
        .Q(\pad_sram_addr_0[9] ),
        .R(1'b0));
  FDRE \d_reg[44] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[45]_0 ),
        .Q(\pad_sram_addr_0[10] ),
        .R(1'b0));
  FDRE \d_reg[45] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[46]_0 ),
        .Q(\pad_sram_addr_0[11] ),
        .R(1'b0));
  FDRE \d_reg[46] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[47]_0 ),
        .Q(\pad_sram_addr_0[12] ),
        .R(1'b0));
  FDRE \d_reg[47] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[48]_0 ),
        .Q(\pad_sram_addr_0[13] ),
        .R(1'b0));
  FDRE \d_reg[48] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[49]_0 ),
        .Q(\pad_sram_addr_0[14] ),
        .R(1'b0));
  FDRE \d_reg[49] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[50]_0 ),
        .Q(\pad_sram_addr_0[15] ),
        .R(1'b0));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_reg[50] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[51]_0 ),
        .Q(\pad_sram_addr_0[16] ),
        .R(1'b0));
  FDRE \d_reg[51] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[52]_0 ),
        .Q(\pad_sram_addr_0[17] ),
        .R(1'b0));
  FDRE \d_reg[52] 
       (.C(clk),
        .CE(offset_r0),
        .D(\d_reg[53]_0 ),
        .Q(\pad_sram_addr_0[18] ),
        .R(1'b0));
  FDRE \d_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCFFF4777CFFFCFFF)) 
    sram_we_bar_INST_0
       (.I0(Q[36]),
        .I1(resp_reg),
        .I2(\d_reg[32]_0 ),
        .I3(\d_reg[0]_0 ),
        .I4(resp),
        .I5(d),
        .O(sram_we_bar));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized16
   (d,
    resp_reg,
    \rdata_reg[0] ,
    \rdata_reg[8] ,
    \rdata_reg[16] ,
    \rdata_reg[24] ,
    sram_data_dir,
    clk,
    resp_reg_0,
    resp_reg_1,
    \offset_r_reg[0] ,
    \offset_r_reg[0]_0 ,
    \offset_r_reg[1] ,
    rstn,
    \offset_r_reg[1]_0 ,
    \d_reg[0]_0 ,
    \d_reg[32] ,
    Q);
  output d;
  output resp_reg;
  output \rdata_reg[0] ;
  output \rdata_reg[8] ;
  output \rdata_reg[16] ;
  output \rdata_reg[24] ;
  output sram_data_dir;
  input clk;
  input resp_reg_0;
  input resp_reg_1;
  input \offset_r_reg[0] ;
  input \offset_r_reg[0]_0 ;
  input \offset_r_reg[1] ;
  input rstn;
  input \offset_r_reg[1]_0 ;
  input [0:0]\d_reg[0]_0 ;
  input [0:0]\d_reg[32] ;
  input [0:0]Q;

  wire [0:0]Q;
  wire clk;
  wire d;
  wire \d[0]_i_1__3_n_0 ;
  wire [0:0]\d_reg[0]_0 ;
  wire [0:0]\d_reg[32] ;
  wire \offset_r_reg[0] ;
  wire \offset_r_reg[0]_0 ;
  wire \offset_r_reg[1] ;
  wire \offset_r_reg[1]_0 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[8] ;
  wire resp_reg;
  wire resp_reg_0;
  wire resp_reg_1;
  wire rstn;
  wire sram_data_dir;

  LUT3 #(
    .INIT(8'h4F)) 
    \d[0]_i_1__3 
       (.I0(resp_reg_0),
        .I1(d),
        .I2(resp_reg_1),
        .O(\d[0]_i_1__3_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1__3_n_0 ),
        .Q(d),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \rdata[15]_i_1 
       (.I0(d),
        .I1(resp_reg_0),
        .I2(resp_reg_1),
        .I3(\offset_r_reg[0]_0 ),
        .I4(\offset_r_reg[1]_0 ),
        .O(\rdata_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \rdata[23]_i_1 
       (.I0(d),
        .I1(resp_reg_0),
        .I2(\offset_r_reg[1]_0 ),
        .I3(resp_reg_1),
        .I4(\offset_r_reg[0]_0 ),
        .O(\rdata_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \rdata[31]_i_1 
       (.I0(d),
        .I1(resp_reg_0),
        .I2(\offset_r_reg[0]_0 ),
        .I3(resp_reg_1),
        .I4(\offset_r_reg[1]_0 ),
        .O(\rdata_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h0F0F0F2F)) 
    \rdata[7]_i_1 
       (.I0(d),
        .I1(resp_reg_0),
        .I2(resp_reg_1),
        .I3(\offset_r_reg[1]_0 ),
        .I4(\offset_r_reg[0]_0 ),
        .O(\rdata_reg[0] ));
  LUT6 #(
    .INIT(64'h8A88808800000000)) 
    resp_i_1
       (.I0(\d[0]_i_1__3_n_0 ),
        .I1(\offset_r_reg[0] ),
        .I2(\offset_r_reg[0]_0 ),
        .I3(\offset_r_reg[1] ),
        .I4(resp_reg_0),
        .I5(rstn),
        .O(resp_reg));
  LUT6 #(
    .INIT(64'h2222F0000000F000)) 
    sram_data_dir_INST_0
       (.I0(d),
        .I1(resp_reg_0),
        .I2(\d_reg[0]_0 ),
        .I3(\d_reg[32] ),
        .I4(resp_reg_1),
        .I5(Q),
        .O(sram_data_dir));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized2
   (\d_reg[31]_0 ,
    \PREFETCHER.if_next_pc0 ,
    if_pc,
    rstn,
    S,
    \d_reg[1]_0 ,
    \PREFETCHER.if_next_pc ,
    clk);
  output \d_reg[31]_0 ;
  output [31:0]\PREFETCHER.if_next_pc0 ;
  output [31:0]if_pc;
  input rstn;
  input [1:0]S;
  input \d_reg[1]_0 ;
  input [31:0]\PREFETCHER.if_next_pc ;
  input clk;

  wire [31:0]\PREFETCHER.if_next_pc ;
  wire [31:0]\PREFETCHER.if_next_pc0 ;
  wire [1:0]S;
  wire clk;
  wire \d_reg[11]_i_2__0_n_0 ;
  wire \d_reg[11]_i_2__0_n_1 ;
  wire \d_reg[11]_i_2__0_n_2 ;
  wire \d_reg[11]_i_2__0_n_3 ;
  wire \d_reg[15]_i_2__0_n_0 ;
  wire \d_reg[15]_i_2__0_n_1 ;
  wire \d_reg[15]_i_2__0_n_2 ;
  wire \d_reg[15]_i_2__0_n_3 ;
  wire \d_reg[19]_i_2__0_n_0 ;
  wire \d_reg[19]_i_2__0_n_1 ;
  wire \d_reg[19]_i_2__0_n_2 ;
  wire \d_reg[19]_i_2__0_n_3 ;
  wire \d_reg[1]_0 ;
  wire \d_reg[23]_i_2__0_n_0 ;
  wire \d_reg[23]_i_2__0_n_1 ;
  wire \d_reg[23]_i_2__0_n_2 ;
  wire \d_reg[23]_i_2__0_n_3 ;
  wire \d_reg[27]_i_2__0_n_0 ;
  wire \d_reg[27]_i_2__0_n_1 ;
  wire \d_reg[27]_i_2__0_n_2 ;
  wire \d_reg[27]_i_2__0_n_3 ;
  wire \d_reg[31]_0 ;
  wire \d_reg[31]_i_3__0_n_1 ;
  wire \d_reg[31]_i_3__0_n_2 ;
  wire \d_reg[31]_i_3__0_n_3 ;
  wire \d_reg[3]_i_2__0_n_0 ;
  wire \d_reg[3]_i_2__0_n_1 ;
  wire \d_reg[3]_i_2__0_n_2 ;
  wire \d_reg[3]_i_2__0_n_3 ;
  wire \d_reg[7]_i_2__0_n_0 ;
  wire \d_reg[7]_i_2__0_n_1 ;
  wire \d_reg[7]_i_2__0_n_2 ;
  wire \d_reg[7]_i_2__0_n_3 ;
  wire [31:0]if_pc;
  wire rstn;
  wire [3:3]\NLW_d_reg[31]_i_3__0_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \d[0]_i_1__7 
       (.I0(rstn),
        .O(\d_reg[31]_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [0]),
        .Q(if_pc[0]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [10]),
        .Q(if_pc[10]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [11]),
        .Q(if_pc[11]),
        .R(\d_reg[31]_0 ));
  CARRY4 \d_reg[11]_i_2__0 
       (.CI(\d_reg[7]_i_2__0_n_0 ),
        .CO({\d_reg[11]_i_2__0_n_0 ,\d_reg[11]_i_2__0_n_1 ,\d_reg[11]_i_2__0_n_2 ,\d_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.if_next_pc0 [11:8]),
        .S(if_pc[11:8]));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [12]),
        .Q(if_pc[12]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [13]),
        .Q(if_pc[13]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [14]),
        .Q(if_pc[14]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [15]),
        .Q(if_pc[15]),
        .R(\d_reg[31]_0 ));
  CARRY4 \d_reg[15]_i_2__0 
       (.CI(\d_reg[11]_i_2__0_n_0 ),
        .CO({\d_reg[15]_i_2__0_n_0 ,\d_reg[15]_i_2__0_n_1 ,\d_reg[15]_i_2__0_n_2 ,\d_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.if_next_pc0 [15:12]),
        .S(if_pc[15:12]));
  FDRE \d_reg[16] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [16]),
        .Q(if_pc[16]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[17] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [17]),
        .Q(if_pc[17]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[18] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [18]),
        .Q(if_pc[18]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[19] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [19]),
        .Q(if_pc[19]),
        .R(\d_reg[31]_0 ));
  CARRY4 \d_reg[19]_i_2__0 
       (.CI(\d_reg[15]_i_2__0_n_0 ),
        .CO({\d_reg[19]_i_2__0_n_0 ,\d_reg[19]_i_2__0_n_1 ,\d_reg[19]_i_2__0_n_2 ,\d_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.if_next_pc0 [19:16]),
        .S(if_pc[19:16]));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [1]),
        .Q(if_pc[1]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[20] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [20]),
        .Q(if_pc[20]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[21] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [21]),
        .Q(if_pc[21]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[22] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [22]),
        .Q(if_pc[22]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[23] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [23]),
        .Q(if_pc[23]),
        .R(\d_reg[31]_0 ));
  CARRY4 \d_reg[23]_i_2__0 
       (.CI(\d_reg[19]_i_2__0_n_0 ),
        .CO({\d_reg[23]_i_2__0_n_0 ,\d_reg[23]_i_2__0_n_1 ,\d_reg[23]_i_2__0_n_2 ,\d_reg[23]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.if_next_pc0 [23:20]),
        .S(if_pc[23:20]));
  FDRE \d_reg[24] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [24]),
        .Q(if_pc[24]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[25] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [25]),
        .Q(if_pc[25]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[26] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [26]),
        .Q(if_pc[26]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[27] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [27]),
        .Q(if_pc[27]),
        .R(\d_reg[31]_0 ));
  CARRY4 \d_reg[27]_i_2__0 
       (.CI(\d_reg[23]_i_2__0_n_0 ),
        .CO({\d_reg[27]_i_2__0_n_0 ,\d_reg[27]_i_2__0_n_1 ,\d_reg[27]_i_2__0_n_2 ,\d_reg[27]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.if_next_pc0 [27:24]),
        .S(if_pc[27:24]));
  FDRE \d_reg[28] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [28]),
        .Q(if_pc[28]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[29] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [29]),
        .Q(if_pc[29]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [2]),
        .Q(if_pc[2]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[30] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [30]),
        .Q(if_pc[30]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[31] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [31]),
        .Q(if_pc[31]),
        .R(\d_reg[31]_0 ));
  CARRY4 \d_reg[31]_i_3__0 
       (.CI(\d_reg[27]_i_2__0_n_0 ),
        .CO({\NLW_d_reg[31]_i_3__0_CO_UNCONNECTED [3],\d_reg[31]_i_3__0_n_1 ,\d_reg[31]_i_3__0_n_2 ,\d_reg[31]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.if_next_pc0 [31:28]),
        .S(if_pc[31:28]));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [3]),
        .Q(if_pc[3]),
        .R(\d_reg[31]_0 ));
  CARRY4 \d_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\d_reg[3]_i_2__0_n_0 ,\d_reg[3]_i_2__0_n_1 ,\d_reg[3]_i_2__0_n_2 ,\d_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,if_pc[2:1],1'b0}),
        .O(\PREFETCHER.if_next_pc0 [3:0]),
        .S({if_pc[3],S,if_pc[0]}));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [4]),
        .Q(if_pc[4]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [5]),
        .Q(if_pc[5]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [6]),
        .Q(if_pc[6]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [7]),
        .Q(if_pc[7]),
        .R(\d_reg[31]_0 ));
  CARRY4 \d_reg[7]_i_2__0 
       (.CI(\d_reg[3]_i_2__0_n_0 ),
        .CO({\d_reg[7]_i_2__0_n_0 ,\d_reg[7]_i_2__0_n_1 ,\d_reg[7]_i_2__0_n_2 ,\d_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.if_next_pc0 [7:4]),
        .S(if_pc[7:4]));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [8]),
        .Q(if_pc[8]),
        .R(\d_reg[31]_0 ));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.if_next_pc [9]),
        .Q(if_pc[9]),
        .R(\d_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized2_1
   (DI,
    \PREFETCHER.pf_next_req_addr0 ,
    ibus_addr,
    empty_reg,
    \rst_r_reg[9] ,
    \d_reg[1]_0 ,
    \PREFETCHER.pf_next_req_addr ,
    clk);
  output [1:0]DI;
  output [31:0]\PREFETCHER.pf_next_req_addr0 ;
  output [29:0]ibus_addr;
  input empty_reg;
  input \rst_r_reg[9] ;
  input \d_reg[1]_0 ;
  input [31:0]\PREFETCHER.pf_next_req_addr ;
  input clk;

  wire [1:0]DI;
  wire [31:0]\PREFETCHER.pf_next_req_addr ;
  wire [31:0]\PREFETCHER.pf_next_req_addr0 ;
  wire clk;
  wire \d[3]_i_3__0_n_0 ;
  wire \d[3]_i_4__1_n_0 ;
  wire \d_reg[11]_i_2_n_0 ;
  wire \d_reg[11]_i_2_n_1 ;
  wire \d_reg[11]_i_2_n_2 ;
  wire \d_reg[11]_i_2_n_3 ;
  wire \d_reg[15]_i_2_n_0 ;
  wire \d_reg[15]_i_2_n_1 ;
  wire \d_reg[15]_i_2_n_2 ;
  wire \d_reg[15]_i_2_n_3 ;
  wire \d_reg[19]_i_2_n_0 ;
  wire \d_reg[19]_i_2_n_1 ;
  wire \d_reg[19]_i_2_n_2 ;
  wire \d_reg[19]_i_2_n_3 ;
  wire \d_reg[1]_0 ;
  wire \d_reg[23]_i_2_n_0 ;
  wire \d_reg[23]_i_2_n_1 ;
  wire \d_reg[23]_i_2_n_2 ;
  wire \d_reg[23]_i_2_n_3 ;
  wire \d_reg[27]_i_2_n_0 ;
  wire \d_reg[27]_i_2_n_1 ;
  wire \d_reg[27]_i_2_n_2 ;
  wire \d_reg[27]_i_2_n_3 ;
  wire \d_reg[31]_i_3_n_1 ;
  wire \d_reg[31]_i_3_n_2 ;
  wire \d_reg[31]_i_3_n_3 ;
  wire \d_reg[3]_i_2_n_0 ;
  wire \d_reg[3]_i_2_n_1 ;
  wire \d_reg[3]_i_2_n_2 ;
  wire \d_reg[3]_i_2_n_3 ;
  wire \d_reg[7]_i_2_n_0 ;
  wire \d_reg[7]_i_2_n_1 ;
  wire \d_reg[7]_i_2_n_2 ;
  wire \d_reg[7]_i_2_n_3 ;
  wire empty_reg;
  wire [29:0]ibus_addr;
  wire \rst_r_reg[9] ;
  wire [3:3]\NLW_d_reg[31]_i_3_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \d[3]_i_3__0 
       (.I0(DI[1]),
        .I1(empty_reg),
        .O(\d[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \d[3]_i_4__1 
       (.I0(DI[0]),
        .I1(empty_reg),
        .O(\d[3]_i_4__1_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [0]),
        .Q(ibus_addr[0]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [10]),
        .Q(ibus_addr[8]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [11]),
        .Q(ibus_addr[9]),
        .R(\rst_r_reg[9] ));
  CARRY4 \d_reg[11]_i_2 
       (.CI(\d_reg[7]_i_2_n_0 ),
        .CO({\d_reg[11]_i_2_n_0 ,\d_reg[11]_i_2_n_1 ,\d_reg[11]_i_2_n_2 ,\d_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.pf_next_req_addr0 [11:8]),
        .S(ibus_addr[9:6]));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [12]),
        .Q(ibus_addr[10]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [13]),
        .Q(ibus_addr[11]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [14]),
        .Q(ibus_addr[12]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [15]),
        .Q(ibus_addr[13]),
        .R(\rst_r_reg[9] ));
  CARRY4 \d_reg[15]_i_2 
       (.CI(\d_reg[11]_i_2_n_0 ),
        .CO({\d_reg[15]_i_2_n_0 ,\d_reg[15]_i_2_n_1 ,\d_reg[15]_i_2_n_2 ,\d_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.pf_next_req_addr0 [15:12]),
        .S(ibus_addr[13:10]));
  FDRE \d_reg[16] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [16]),
        .Q(ibus_addr[14]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[17] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [17]),
        .Q(ibus_addr[15]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[18] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [18]),
        .Q(ibus_addr[16]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[19] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [19]),
        .Q(ibus_addr[17]),
        .R(\rst_r_reg[9] ));
  CARRY4 \d_reg[19]_i_2 
       (.CI(\d_reg[15]_i_2_n_0 ),
        .CO({\d_reg[19]_i_2_n_0 ,\d_reg[19]_i_2_n_1 ,\d_reg[19]_i_2_n_2 ,\d_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.pf_next_req_addr0 [19:16]),
        .S(ibus_addr[17:14]));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [1]),
        .Q(DI[0]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[20] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [20]),
        .Q(ibus_addr[18]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[21] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [21]),
        .Q(ibus_addr[19]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[22] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [22]),
        .Q(ibus_addr[20]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[23] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [23]),
        .Q(ibus_addr[21]),
        .R(\rst_r_reg[9] ));
  CARRY4 \d_reg[23]_i_2 
       (.CI(\d_reg[19]_i_2_n_0 ),
        .CO({\d_reg[23]_i_2_n_0 ,\d_reg[23]_i_2_n_1 ,\d_reg[23]_i_2_n_2 ,\d_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.pf_next_req_addr0 [23:20]),
        .S(ibus_addr[21:18]));
  FDRE \d_reg[24] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [24]),
        .Q(ibus_addr[22]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[25] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [25]),
        .Q(ibus_addr[23]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[26] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [26]),
        .Q(ibus_addr[24]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[27] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [27]),
        .Q(ibus_addr[25]),
        .R(\rst_r_reg[9] ));
  CARRY4 \d_reg[27]_i_2 
       (.CI(\d_reg[23]_i_2_n_0 ),
        .CO({\d_reg[27]_i_2_n_0 ,\d_reg[27]_i_2_n_1 ,\d_reg[27]_i_2_n_2 ,\d_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.pf_next_req_addr0 [27:24]),
        .S(ibus_addr[25:22]));
  FDRE \d_reg[28] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [28]),
        .Q(ibus_addr[26]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[29] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [29]),
        .Q(ibus_addr[27]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [2]),
        .Q(DI[1]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[30] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [30]),
        .Q(ibus_addr[28]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[31] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [31]),
        .Q(ibus_addr[29]),
        .R(\rst_r_reg[9] ));
  CARRY4 \d_reg[31]_i_3 
       (.CI(\d_reg[27]_i_2_n_0 ),
        .CO({\NLW_d_reg[31]_i_3_CO_UNCONNECTED [3],\d_reg[31]_i_3_n_1 ,\d_reg[31]_i_3_n_2 ,\d_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.pf_next_req_addr0 [31:28]),
        .S(ibus_addr[29:26]));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [3]),
        .Q(ibus_addr[1]),
        .R(\rst_r_reg[9] ));
  CARRY4 \d_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\d_reg[3]_i_2_n_0 ,\d_reg[3]_i_2_n_1 ,\d_reg[3]_i_2_n_2 ,\d_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DI,1'b0}),
        .O(\PREFETCHER.pf_next_req_addr0 [3:0]),
        .S({ibus_addr[1],\d[3]_i_3__0_n_0 ,\d[3]_i_4__1_n_0 ,ibus_addr[0]}));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [4]),
        .Q(ibus_addr[2]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [5]),
        .Q(ibus_addr[3]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [6]),
        .Q(ibus_addr[4]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [7]),
        .Q(ibus_addr[5]),
        .R(\rst_r_reg[9] ));
  CARRY4 \d_reg[7]_i_2 
       (.CI(\d_reg[3]_i_2_n_0 ),
        .CO({\d_reg[7]_i_2_n_0 ,\d_reg[7]_i_2_n_1 ,\d_reg[7]_i_2_n_2 ,\d_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PREFETCHER.pf_next_req_addr0 [7:4]),
        .S(ibus_addr[5:2]));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [8]),
        .Q(ibus_addr[6]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(\d_reg[1]_0 ),
        .D(\PREFETCHER.pf_next_req_addr [9]),
        .Q(ibus_addr[7]),
        .R(\rst_r_reg[9] ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized3
   (\d_reg[0]_0 ,
    \PIPELINE.state ,
    \d_reg[0]_1 ,
    \s1_reg[1] ,
    \s1_reg[0] ,
    empty_reg,
    \PREFETCHER.if_next_pc ,
    \PREFETCHER.pf_next_req_addr ,
    \STAGE2.TRAP.csr_reg[0][7] ,
    \s1_reg[0]_0 ,
    \s1_reg[0]_1 ,
    p_0_in,
    if_vld,
    rstn,
    \d_reg[0]_2 ,
    \s1_reg[46] ,
    \BUS_RESP_CTRL.i_req_not_cancelled ,
    ibus_resp,
    D,
    \PREFETCHER.if_next_pc0 ,
    \PREFETCHER.pf_next_req_addr0 ,
    \d_reg[66] ,
    dbus_req,
    dbus_resp,
    \STAGE2.TRAP.csr_reg[0][3] ,
    i_resp_latched,
    \s2_reg[0] ,
    \rst_r_reg[9] ,
    clk,
    \s1_reg[0]_2 );
  output \d_reg[0]_0 ;
  output [2:0]\PIPELINE.state ;
  output \d_reg[0]_1 ;
  output \s1_reg[1] ;
  output \s1_reg[0] ;
  output empty_reg;
  output [31:0]\PREFETCHER.if_next_pc ;
  output [31:0]\PREFETCHER.pf_next_req_addr ;
  output \STAGE2.TRAP.csr_reg[0][7] ;
  output \s1_reg[0]_0 ;
  output \s1_reg[0]_1 ;
  output [0:0]p_0_in;
  input if_vld;
  input rstn;
  input \d_reg[0]_2 ;
  input \s1_reg[46] ;
  input \BUS_RESP_CTRL.i_req_not_cancelled ;
  input ibus_resp;
  input [30:0]D;
  input [31:0]\PREFETCHER.if_next_pc0 ;
  input [31:0]\PREFETCHER.pf_next_req_addr0 ;
  input \d_reg[66] ;
  input dbus_req;
  input dbus_resp;
  input \STAGE2.TRAP.csr_reg[0][3] ;
  input i_resp_latched;
  input \s2_reg[0] ;
  input \rst_r_reg[9] ;
  input clk;
  input \s1_reg[0]_2 ;

  wire \BUS_RESP_CTRL.i_req_not_cancelled ;
  wire [30:0]D;
  wire [2:0]\PIPELINE.state ;
  wire [31:0]\PREFETCHER.if_next_pc ;
  wire [31:0]\PREFETCHER.if_next_pc0 ;
  wire [31:0]\PREFETCHER.pf_next_req_addr ;
  wire [31:0]\PREFETCHER.pf_next_req_addr0 ;
  wire \STAGE2.TRAP.csr_reg[0][3] ;
  wire \STAGE2.TRAP.csr_reg[0][7] ;
  wire clk;
  wire \d[0]_i_1_n_0 ;
  wire \d[0]_i_2__1_n_0 ;
  wire \d[0]_i_3_n_0 ;
  wire \d[1]_i_1__3_n_0 ;
  wire \d[2]_i_1__2_n_0 ;
  wire \d_reg[0]_0 ;
  wire \d_reg[0]_1 ;
  wire \d_reg[0]_2 ;
  wire \d_reg[66] ;
  wire dbus_req;
  wire dbus_resp;
  wire empty_reg;
  wire i_resp_latched;
  wire ibus_resp;
  wire if_vld;
  wire [0:0]p_0_in;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire \s1_reg[0] ;
  wire \s1_reg[0]_0 ;
  wire \s1_reg[0]_1 ;
  wire \s1_reg[0]_2 ;
  wire \s1_reg[1] ;
  wire \s1_reg[46] ;
  wire \s2_reg[0] ;

  LUT3 #(
    .INIT(8'h80)) 
    \STAGE2.TRAP.csr[2][31]_i_3 
       (.I0(rstn),
        .I1(\s1_reg[0] ),
        .I2(\s2_reg[0] ),
        .O(\STAGE2.TRAP.csr_reg[0][7] ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h04)) 
    array_reg_0_1_0_5_i_8__0
       (.I0(\PIPELINE.state [1]),
        .I1(\PIPELINE.state [0]),
        .I2(\PIPELINE.state [2]),
        .O(\s1_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \d[0]_i_1 
       (.I0(\d[0]_i_2__1_n_0 ),
        .I1(\d[0]_i_3_n_0 ),
        .I2(\PIPELINE.state [2]),
        .O(\d[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[0]_i_1__0 
       (.I0(\d_reg[66] ),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [0]),
        .O(\PREFETCHER.if_next_pc [0]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[0]_i_1__1 
       (.I0(\d_reg[66] ),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [0]),
        .O(\PREFETCHER.pf_next_req_addr [0]));
  LUT6 #(
    .INIT(64'h00000000EE2E0000)) 
    \d[0]_i_2__1 
       (.I0(dbus_req),
        .I1(\PIPELINE.state [0]),
        .I2(dbus_resp),
        .I3(\s1_reg[46] ),
        .I4(\PIPELINE.state [2]),
        .I5(\PIPELINE.state [1]),
        .O(\d[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h52F7525752575257)) 
    \d[0]_i_3 
       (.I0(\PIPELINE.state [1]),
        .I1(\d_reg[0]_2 ),
        .I2(\PIPELINE.state [0]),
        .I3(\s1_reg[46] ),
        .I4(\BUS_RESP_CTRL.i_req_not_cancelled ),
        .I5(ibus_resp),
        .O(\d[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[10]_i_1 
       (.I0(D[9]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [10]),
        .O(\PREFETCHER.if_next_pc [10]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[10]_i_1__0 
       (.I0(D[9]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [10]),
        .O(\PREFETCHER.pf_next_req_addr [10]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[11]_i_1 
       (.I0(D[10]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [11]),
        .O(\PREFETCHER.if_next_pc [11]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[11]_i_1__0 
       (.I0(D[10]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [11]),
        .O(\PREFETCHER.pf_next_req_addr [11]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[12]_i_1 
       (.I0(D[11]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [12]),
        .O(\PREFETCHER.if_next_pc [12]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[12]_i_1__0 
       (.I0(D[11]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [12]),
        .O(\PREFETCHER.pf_next_req_addr [12]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[13]_i_1 
       (.I0(D[12]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [13]),
        .O(\PREFETCHER.if_next_pc [13]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[13]_i_1__0 
       (.I0(D[12]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [13]),
        .O(\PREFETCHER.pf_next_req_addr [13]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[14]_i_1 
       (.I0(D[13]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [14]),
        .O(\PREFETCHER.if_next_pc [14]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[14]_i_1__0 
       (.I0(D[13]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [14]),
        .O(\PREFETCHER.pf_next_req_addr [14]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[15]_i_1 
       (.I0(D[14]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [15]),
        .O(\PREFETCHER.if_next_pc [15]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[15]_i_1__0 
       (.I0(D[14]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [15]),
        .O(\PREFETCHER.pf_next_req_addr [15]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[16]_i_1 
       (.I0(D[15]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [16]),
        .O(\PREFETCHER.if_next_pc [16]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[16]_i_1__0 
       (.I0(D[15]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [16]),
        .O(\PREFETCHER.pf_next_req_addr [16]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[17]_i_1 
       (.I0(D[16]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [17]),
        .O(\PREFETCHER.if_next_pc [17]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[17]_i_1__0 
       (.I0(D[16]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [17]),
        .O(\PREFETCHER.pf_next_req_addr [17]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[18]_i_1 
       (.I0(D[17]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [18]),
        .O(\PREFETCHER.if_next_pc [18]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[18]_i_1__0 
       (.I0(D[17]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [18]),
        .O(\PREFETCHER.pf_next_req_addr [18]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[19]_i_1 
       (.I0(D[18]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [19]),
        .O(\PREFETCHER.if_next_pc [19]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[19]_i_1__0 
       (.I0(D[18]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [19]),
        .O(\PREFETCHER.pf_next_req_addr [19]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[1]_i_1 
       (.I0(D[0]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [1]),
        .O(\PREFETCHER.if_next_pc [1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[1]_i_1__0 
       (.I0(D[0]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [1]),
        .O(\PREFETCHER.pf_next_req_addr [1]));
  LUT5 #(
    .INIT(32'h00007FAA)) 
    \d[1]_i_1__3 
       (.I0(\PIPELINE.state [0]),
        .I1(ibus_resp),
        .I2(\BUS_RESP_CTRL.i_req_not_cancelled ),
        .I3(\PIPELINE.state [1]),
        .I4(\PIPELINE.state [2]),
        .O(\d[1]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[20]_i_1 
       (.I0(D[19]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [20]),
        .O(\PREFETCHER.if_next_pc [20]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[20]_i_1__0 
       (.I0(D[19]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [20]),
        .O(\PREFETCHER.pf_next_req_addr [20]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[21]_i_1 
       (.I0(D[20]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [21]),
        .O(\PREFETCHER.if_next_pc [21]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[21]_i_1__0 
       (.I0(D[20]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [21]),
        .O(\PREFETCHER.pf_next_req_addr [21]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[22]_i_1 
       (.I0(D[21]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [22]),
        .O(\PREFETCHER.if_next_pc [22]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[22]_i_1__0 
       (.I0(D[21]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [22]),
        .O(\PREFETCHER.pf_next_req_addr [22]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[23]_i_1 
       (.I0(D[22]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [23]),
        .O(\PREFETCHER.if_next_pc [23]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[23]_i_1__0 
       (.I0(D[22]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [23]),
        .O(\PREFETCHER.pf_next_req_addr [23]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[24]_i_1 
       (.I0(D[23]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [24]),
        .O(\PREFETCHER.if_next_pc [24]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[24]_i_1__0 
       (.I0(D[23]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [24]),
        .O(\PREFETCHER.pf_next_req_addr [24]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[25]_i_1 
       (.I0(D[24]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [25]),
        .O(\PREFETCHER.if_next_pc [25]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[25]_i_1__0 
       (.I0(D[24]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [25]),
        .O(\PREFETCHER.pf_next_req_addr [25]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[26]_i_1 
       (.I0(D[25]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [26]),
        .O(\PREFETCHER.if_next_pc [26]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[26]_i_1__0 
       (.I0(D[25]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [26]),
        .O(\PREFETCHER.pf_next_req_addr [26]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[27]_i_1 
       (.I0(D[26]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [27]),
        .O(\PREFETCHER.if_next_pc [27]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[27]_i_1__0 
       (.I0(D[26]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [27]),
        .O(\PREFETCHER.pf_next_req_addr [27]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[28]_i_1 
       (.I0(D[27]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [28]),
        .O(\PREFETCHER.if_next_pc [28]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[28]_i_1__0 
       (.I0(D[27]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [28]),
        .O(\PREFETCHER.pf_next_req_addr [28]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[29]_i_1 
       (.I0(D[28]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [29]),
        .O(\PREFETCHER.if_next_pc [29]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[29]_i_1__0 
       (.I0(D[28]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [29]),
        .O(\PREFETCHER.pf_next_req_addr [29]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[2]_i_1 
       (.I0(D[1]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [2]),
        .O(\PREFETCHER.if_next_pc [2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[2]_i_1__0 
       (.I0(D[1]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [2]),
        .O(\PREFETCHER.pf_next_req_addr [2]));
  LUT6 #(
    .INIT(64'h0AB000FA00B000FA)) 
    \d[2]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[0][3] ),
        .I1(dbus_resp),
        .I2(\PIPELINE.state [2]),
        .I3(\PIPELINE.state [1]),
        .I4(\PIPELINE.state [0]),
        .I5(i_resp_latched),
        .O(\d[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[30]_i_1 
       (.I0(D[29]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [30]),
        .O(\PREFETCHER.if_next_pc [30]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[30]_i_1__0 
       (.I0(D[29]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [30]),
        .O(\PREFETCHER.pf_next_req_addr [30]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hAABAFFFF)) 
    \d[31]_i_1__1 
       (.I0(if_vld),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(rstn),
        .O(\d_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hFF04FFFF)) 
    \d[31]_i_1__2 
       (.I0(\PIPELINE.state [1]),
        .I1(\PIPELINE.state [0]),
        .I2(\PIPELINE.state [2]),
        .I3(\d_reg[0]_2 ),
        .I4(rstn),
        .O(\d_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[31]_i_2 
       (.I0(D[30]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [31]),
        .O(\PREFETCHER.if_next_pc [31]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[31]_i_2__0 
       (.I0(D[30]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [31]),
        .O(\PREFETCHER.pf_next_req_addr [31]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[3]_i_1 
       (.I0(D[2]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [3]),
        .O(\PREFETCHER.if_next_pc [3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[3]_i_1__0 
       (.I0(D[2]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [3]),
        .O(\PREFETCHER.pf_next_req_addr [3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[4]_i_1 
       (.I0(D[3]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [4]),
        .O(\PREFETCHER.if_next_pc [4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[4]_i_1__0 
       (.I0(D[3]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [4]),
        .O(\PREFETCHER.pf_next_req_addr [4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[5]_i_1 
       (.I0(D[4]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [5]),
        .O(\PREFETCHER.if_next_pc [5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[5]_i_1__0 
       (.I0(D[4]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [5]),
        .O(\PREFETCHER.pf_next_req_addr [5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[6]_i_1 
       (.I0(D[5]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [6]),
        .O(\PREFETCHER.if_next_pc [6]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[6]_i_1__0 
       (.I0(D[5]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [6]),
        .O(\PREFETCHER.pf_next_req_addr [6]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[7]_i_1 
       (.I0(D[6]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [7]),
        .O(\PREFETCHER.if_next_pc [7]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[7]_i_1__0 
       (.I0(D[6]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [7]),
        .O(\PREFETCHER.pf_next_req_addr [7]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[8]_i_1 
       (.I0(D[7]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [8]),
        .O(\PREFETCHER.if_next_pc [8]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[8]_i_1__0 
       (.I0(D[7]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [8]),
        .O(\PREFETCHER.pf_next_req_addr [8]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[9]_i_1 
       (.I0(D[8]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.if_next_pc0 [9]),
        .O(\PREFETCHER.if_next_pc [9]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \d[9]_i_1__0 
       (.I0(D[8]),
        .I1(\PIPELINE.state [1]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [2]),
        .I4(\PREFETCHER.pf_next_req_addr0 [9]),
        .O(\PREFETCHER.pf_next_req_addr [9]));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[0]_i_1_n_0 ),
        .Q(\PIPELINE.state [0]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[1]_i_1__3_n_0 ),
        .Q(\PIPELINE.state [1]),
        .R(\rst_r_reg[9] ));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[2]_i_1__2_n_0 ),
        .Q(\PIPELINE.state [2]),
        .R(\rst_r_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    empty_i_1__0
       (.I0(\PIPELINE.state [2]),
        .I1(\PIPELINE.state [0]),
        .I2(\PIPELINE.state [1]),
        .I3(rstn),
        .O(empty_reg));
  LUT6 #(
    .INIT(64'hF8C8C8C8C3C3C3C3)) 
    ext_int_handled_INST_0_i_1
       (.I0(dbus_resp),
        .I1(\PIPELINE.state [2]),
        .I2(\PIPELINE.state [1]),
        .I3(\BUS_RESP_CTRL.i_req_not_cancelled ),
        .I4(ibus_resp),
        .I5(\PIPELINE.state [0]),
        .O(\s1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    \s1[0]_i_1 
       (.I0(\s1_reg[0]_2 ),
        .I1(\s1_reg[0] ),
        .I2(if_vld),
        .I3(rstn),
        .I4(\s1_reg[0]_0 ),
        .O(\s1_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \s1[65]_i_1 
       (.I0(rstn),
        .I1(\PIPELINE.state [2]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [1]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s1[65]_i_2 
       (.I0(rstn),
        .I1(\s1_reg[0] ),
        .O(\s1_reg[1] ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized4
   (d_req,
    dbus_req,
    \rst_r_reg[9] ,
    clk,
    dbus_resp,
    \BUS_REQ_CTRL.dbus_busy_post );
  output d_req;
  output dbus_req;
  input \rst_r_reg[9] ;
  input clk;
  input dbus_resp;
  input \BUS_REQ_CTRL.dbus_busy_post ;

  wire \BUS_REQ_CTRL.dbus_busy_post ;
  wire clk;
  wire d_req;
  wire dbus_req;
  wire dbus_resp;
  wire \rst_r_reg[9] ;

  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rst_r_reg[9] ),
        .Q(d_req),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    dbus_req_INST_0
       (.I0(d_req),
        .I1(dbus_resp),
        .I2(\BUS_REQ_CTRL.dbus_busy_post ),
        .O(dbus_req));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized5
   (Q,
    \s1_reg[0] ,
    D,
    clk);
  output [34:0]Q;
  input \s1_reg[0] ;
  input [34:0]D;
  input clk;

  wire [34:0]D;
  wire [34:0]Q;
  wire clk;
  wire \s1_reg[0] ;

  FDRE \d_reg[0] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \d_reg[16] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \d_reg[17] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \d_reg[18] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \d_reg[19] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_reg[20] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \d_reg[21] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \d_reg[22] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \d_reg[23] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \d_reg[24] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \d_reg[25] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \d_reg[26] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \d_reg[27] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \d_reg[28] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \d_reg[29] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_reg[30] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \d_reg[31] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \d_reg[32] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \d_reg[33] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \d_reg[34] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized6
   (D,
    \STAGE2.TRAP.csr_reg[1][15] ,
    \xr_reg[14][31] ,
    E,
    \STAGE2.TRAP.csr_reg[2][31] ,
    \xr_reg[15][31] ,
    \xr_reg[14][31]_0 ,
    \xr_reg[13][31] ,
    \xr_reg[12][31] ,
    \xr_reg[11][31] ,
    \xr_reg[10][31] ,
    \xr_reg[9][31] ,
    \xr_reg[8][31] ,
    \xr_reg[7][31] ,
    \xr_reg[6][31] ,
    \xr_reg[5][31] ,
    \xr_reg[4][31] ,
    \xr_reg[3][31] ,
    \xr_reg[2][31] ,
    \xr_reg[1][31] ,
    \xr_reg[14][31]_1 ,
    \xr_reg[14][23] ,
    \xr_reg[14][24] ,
    \xr_reg[14][25] ,
    \xr_reg[14][26] ,
    \xr_reg[14][27] ,
    \STAGE2.TRAP.csr_reg[0][7] ,
    \STAGE2.TRAP.csr_reg[0][3] ,
    \STAGE2.TRAP.csr_reg[1][31] ,
    \d_reg[15]_0 ,
    \d_reg[129]_0 ,
    \d_reg[128]_0 ,
    \d_reg[130]_0 ,
    \d_reg[131]_0 ,
    \d_reg[129]_1 ,
    \d_reg[31]_0 ,
    \d_reg[15]_1 ,
    \d_reg[97]_0 ,
    \d_reg[12]_0 ,
    \d_reg[126]_0 ,
    \d_reg[13]_0 ,
    \d_reg[127]_0 ,
    \d_reg[96]_0 ,
    \d_reg[96]_1 ,
    \d_reg[95]_0 ,
    \d_reg[94]_0 ,
    \STAGE2.TRAP.csr_reg[0][11] ,
    \d_reg[93]_0 ,
    \d_reg[11]_0 ,
    \d_reg[125]_0 ,
    \d_reg[124]_0 ,
    \d_reg[123]_0 ,
    \d_reg[92]_0 ,
    \d_reg[92]_1 ,
    \d_reg[91]_0 ,
    \d_reg[122]_0 ,
    \d_reg[91]_1 ,
    \d_reg[120]_0 ,
    \d_reg[121]_0 ,
    \d_reg[90]_0 ,
    \d_reg[90]_1 ,
    \xr_reg[14][7] ,
    \xr_reg[14][6] ,
    \xr_reg[14][5] ,
    \d_reg[119]_0 ,
    \d_reg[118]_0 ,
    \d_reg[4]_0 ,
    \d_reg[117]_0 ,
    \d_reg[86]_0 ,
    \xr_reg[14][3] ,
    \d_reg[116]_0 ,
    \d_reg[2]_0 ,
    \d_reg[0]_0 ,
    \d_reg[82]_0 ,
    \d_reg[84]_0 ,
    \d_reg[1]_0 ,
    \d_reg[83]_0 ,
    \d_reg[0]_1 ,
    \d_reg[98]_0 ,
    \d_reg[98]_1 ,
    \d_reg[99]_0 ,
    \d_reg[99]_1 ,
    \d_reg[100]_0 ,
    \d_reg[133]_0 ,
    \d_reg[132]_0 ,
    \d_reg[134]_0 ,
    \d_reg[100]_1 ,
    \d_reg[101]_0 ,
    \d_reg[101]_1 ,
    \d_reg[102]_0 ,
    \d_reg[135]_0 ,
    \d_reg[102]_1 ,
    \d_reg[103]_0 ,
    \d_reg[136]_0 ,
    \d_reg[137]_0 ,
    \d_reg[103]_1 ,
    \d_reg[104]_0 ,
    \d_reg[104]_1 ,
    \d_reg[105]_0 ,
    \d_reg[106]_0 ,
    \d_reg[139]_0 ,
    \d_reg[138]_0 ,
    \d_reg[140]_0 ,
    \d_reg[107]_0 ,
    \d_reg[108]_0 ,
    \d_reg[141]_0 ,
    \d_reg[142]_0 ,
    \d_reg[143]_0 ,
    \d_reg[109]_0 ,
    \d_reg[110]_0 ,
    \d_reg[110]_1 ,
    \d_reg[111]_0 ,
    \d_reg[111]_1 ,
    \d_reg[112]_0 ,
    \d_reg[145]_0 ,
    \d_reg[144]_0 ,
    \d_reg[112]_1 ,
    \d_reg[113]_0 ,
    \d_reg[113]_1 ,
    \d_reg[125]_1 ,
    \d_reg[126]_1 ,
    \d_reg[127]_1 ,
    \d_reg[133]_1 ,
    \d_reg[140]_1 ,
    \d_reg[142]_1 ,
    \d_reg[145]_1 ,
    \d_reg[129]_2 ,
    \STAGE2.TRAP.csr_reg[0][31] ,
    \STAGE2.TRAP.csr_reg[3][0] ,
    ext_int_handled,
    \d_reg[66]_0 ,
    \d_reg[0]_2 ,
    \rst_r_reg[9] ,
    \s2_reg[0] ,
    \d_reg[2]_1 ,
    dbus_rdata,
    \d_reg[2]_2 ,
    \d_reg[1]_1 ,
    \d_reg[1]_2 ,
    \d_reg[1]_3 ,
    \d_reg[1]_4 ,
    \d_reg[1]_5 ,
    \d_reg[1]_6 ,
    \d_reg[1]_7 ,
    \d_reg[2]_3 ,
    \d_reg[1]_8 ,
    \d_reg[1]_9 ,
    \d_reg[1]_10 ,
    \d_reg[1]_11 ,
    \d_reg[1]_12 ,
    p_1_in9_in,
    p_1_in8_in,
    \s2_reg[0]_0 ,
    rstn,
    \d_reg[66]_1 ,
    \s1_reg[52] ,
    \s1_reg[57] ,
    \s1_reg[56] ,
    \s1_reg[57]_0 ,
    \s1_reg[56]_0 ,
    \s1_reg[47] ,
    p_0_in0_in,
    \s1_reg[52]_0 ,
    \s1_reg[51] ,
    \s1_reg[52]_1 ,
    \s1_reg[51]_0 ,
    \s1_reg[56]_1 ,
    \s1_reg[56]_2 ,
    \s1_reg[38] ,
    \s1_reg[52]_2 ,
    \s1_reg[48] ,
    \s1_reg[52]_3 ,
    \s1_reg[57]_1 ,
    \s1_reg[38]_0 ,
    \s1_reg[52]_4 ,
    \s1_reg[57]_2 ,
    \s1_reg[57]_3 ,
    \s1_reg[38]_1 ,
    \s1_reg[64] ,
    \s1_reg[56]_3 ,
    \s1_reg[56]_4 ,
    \s1_reg[52]_5 ,
    \s1_reg[57]_4 ,
    \s1_reg[63] ,
    \s1_reg[56]_5 ,
    \s1_reg[56]_6 ,
    \s1_reg[52]_6 ,
    \s1_reg[52]_7 ,
    \s1_reg[57]_5 ,
    \s1_reg[62] ,
    \s1_reg[52]_8 ,
    \s1_reg[57]_6 ,
    \s1_reg[52]_9 ,
    \s1_reg[57]_7 ,
    \s1_reg[52]_10 ,
    \s1_reg[57]_8 ,
    \s1_reg[52]_11 ,
    \s1_reg[57]_9 ,
    \s1_reg[52]_12 ,
    \s1_reg[57]_10 ,
    \s1_reg[52]_13 ,
    \s1_reg[57]_11 ,
    \s1_reg[57]_12 ,
    \s1_reg[52]_14 ,
    \s1_reg[52]_15 ,
    \s1_reg[57]_13 ,
    \s1_reg[52]_16 ,
    \s1_reg[57]_14 ,
    \s1_reg[52]_17 ,
    \s1_reg[57]_15 ,
    \s1_reg[52]_18 ,
    \s1_reg[57]_16 ,
    \s1_reg[57]_17 ,
    \s1_reg[52]_19 ,
    \s1_reg[52]_20 ,
    \s1_reg[57]_18 ,
    \s1_reg[57]_19 ,
    \s1_reg[52]_21 ,
    \s1_reg[52]_22 ,
    \s1_reg[57]_20 ,
    \d_reg[1]_13 ,
    \s1_reg[56]_7 ,
    \s1_reg[56]_8 ,
    \s1_reg[52]_23 ,
    \d_reg[2]_4 ,
    \s1_reg[52]_24 ,
    \d_reg[1]_14 ,
    \d_reg[2]_5 ,
    \s1_reg[57]_21 ,
    \s1_reg[52]_25 ,
    \d_reg[1]_15 ,
    \d_reg[2]_6 ,
    \s1_reg[57]_22 ,
    \s1_reg[52]_26 ,
    \d_reg[1]_16 ,
    \d_reg[2]_7 ,
    \s1_reg[57]_23 ,
    \d_reg[1]_17 ,
    \s1_reg[56]_9 ,
    \s1_reg[56]_10 ,
    \s1_reg[52]_27 ,
    \d_reg[2]_8 ,
    \s1_reg[57]_24 ,
    \s1_reg[52]_28 ,
    \s1_reg[57]_25 ,
    \s1_reg[52]_29 ,
    \s1_reg[57]_26 ,
    \s1_reg[52]_30 ,
    \s1_reg[57]_27 ,
    \s1_reg[52]_31 ,
    ext_int_trigger,
    Q,
    \s1_reg[54]_rep ,
    \s1_reg[33] ,
    \s1_reg[55] ,
    \s1_reg[50] ,
    \d_reg[1]_18 ,
    \s1_reg[49] ,
    \s1_reg[51]_1 ,
    p_2_in,
    \s1_reg[46] ,
    \s1_reg[0] ,
    clk,
    \s1_reg[40] ,
    \s1_reg[44] ,
    \s1_reg[43] ,
    \s1_reg[42] ,
    \s1_reg[41] ,
    \s1_reg[40]_0 ,
    \s1_reg[40]_1 ,
    \s1_reg[40]_2 ,
    \s1_reg[40]_3 ,
    \s1_reg[40]_4 ,
    \s1_reg[40]_5 ,
    \s1_reg[40]_6 ,
    \s1_reg[40]_7 ,
    \s1_reg[40]_8 ,
    \s1_reg[40]_9 ,
    \s1_reg[40]_10 ,
    \s1_reg[40]_11 ,
    \s1_reg[40]_12 ,
    \s1_reg[40]_13 ,
    \s1_reg[40]_14 ,
    \s1_reg[40]_15 ,
    \s1_reg[38]_2 ,
    \s1_reg[38]_3 ,
    \s1_reg[38]_4 ,
    \s1_reg[38]_5 ,
    \s1_reg[38]_6 ,
    \s1_reg[38]_7 ,
    \s1_reg[38]_8 ,
    \s1_reg[49]_0 ,
    \s1_reg[47]_0 ,
    \s1_reg[48]_0 );
  output [30:0]D;
  output [0:0]\STAGE2.TRAP.csr_reg[1][15] ;
  output \xr_reg[14][31] ;
  output [0:0]E;
  output [0:0]\STAGE2.TRAP.csr_reg[2][31] ;
  output [0:0]\xr_reg[15][31] ;
  output [0:0]\xr_reg[14][31]_0 ;
  output [0:0]\xr_reg[13][31] ;
  output [0:0]\xr_reg[12][31] ;
  output [0:0]\xr_reg[11][31] ;
  output [0:0]\xr_reg[10][31] ;
  output [0:0]\xr_reg[9][31] ;
  output [0:0]\xr_reg[8][31] ;
  output [0:0]\xr_reg[7][31] ;
  output [0:0]\xr_reg[6][31] ;
  output [0:0]\xr_reg[5][31] ;
  output [0:0]\xr_reg[4][31] ;
  output [0:0]\xr_reg[3][31] ;
  output [0:0]\xr_reg[2][31] ;
  output [0:0]\xr_reg[1][31] ;
  output [31:0]\xr_reg[14][31]_1 ;
  output \xr_reg[14][23] ;
  output \xr_reg[14][24] ;
  output \xr_reg[14][25] ;
  output \xr_reg[14][26] ;
  output \xr_reg[14][27] ;
  output \STAGE2.TRAP.csr_reg[0][7] ;
  output \STAGE2.TRAP.csr_reg[0][3] ;
  output [31:0]\STAGE2.TRAP.csr_reg[1][31] ;
  output \d_reg[15]_0 ;
  output \d_reg[129]_0 ;
  output \d_reg[128]_0 ;
  output \d_reg[130]_0 ;
  output \d_reg[131]_0 ;
  output \d_reg[129]_1 ;
  output [31:0]\d_reg[31]_0 ;
  output \d_reg[15]_1 ;
  output \d_reg[97]_0 ;
  output \d_reg[12]_0 ;
  output \d_reg[126]_0 ;
  output \d_reg[13]_0 ;
  output \d_reg[127]_0 ;
  output \d_reg[96]_0 ;
  output \d_reg[96]_1 ;
  output \d_reg[95]_0 ;
  output \d_reg[94]_0 ;
  output [0:0]\STAGE2.TRAP.csr_reg[0][11] ;
  output \d_reg[93]_0 ;
  output \d_reg[11]_0 ;
  output \d_reg[125]_0 ;
  output \d_reg[124]_0 ;
  output \d_reg[123]_0 ;
  output \d_reg[92]_0 ;
  output \d_reg[92]_1 ;
  output \d_reg[91]_0 ;
  output \d_reg[122]_0 ;
  output \d_reg[91]_1 ;
  output \d_reg[120]_0 ;
  output \d_reg[121]_0 ;
  output \d_reg[90]_0 ;
  output \d_reg[90]_1 ;
  output \xr_reg[14][7] ;
  output \xr_reg[14][6] ;
  output \xr_reg[14][5] ;
  output \d_reg[119]_0 ;
  output \d_reg[118]_0 ;
  output \d_reg[4]_0 ;
  output \d_reg[117]_0 ;
  output \d_reg[86]_0 ;
  output \xr_reg[14][3] ;
  output \d_reg[116]_0 ;
  output \d_reg[2]_0 ;
  output \d_reg[0]_0 ;
  output \d_reg[82]_0 ;
  output \d_reg[84]_0 ;
  output \d_reg[1]_0 ;
  output \d_reg[83]_0 ;
  output \d_reg[0]_1 ;
  output \d_reg[98]_0 ;
  output \d_reg[98]_1 ;
  output \d_reg[99]_0 ;
  output \d_reg[99]_1 ;
  output \d_reg[100]_0 ;
  output \d_reg[133]_0 ;
  output \d_reg[132]_0 ;
  output \d_reg[134]_0 ;
  output \d_reg[100]_1 ;
  output \d_reg[101]_0 ;
  output \d_reg[101]_1 ;
  output \d_reg[102]_0 ;
  output \d_reg[135]_0 ;
  output \d_reg[102]_1 ;
  output \d_reg[103]_0 ;
  output \d_reg[136]_0 ;
  output \d_reg[137]_0 ;
  output \d_reg[103]_1 ;
  output \d_reg[104]_0 ;
  output \d_reg[104]_1 ;
  output \d_reg[105]_0 ;
  output \d_reg[106]_0 ;
  output \d_reg[139]_0 ;
  output \d_reg[138]_0 ;
  output \d_reg[140]_0 ;
  output \d_reg[107]_0 ;
  output \d_reg[108]_0 ;
  output \d_reg[141]_0 ;
  output \d_reg[142]_0 ;
  output \d_reg[143]_0 ;
  output \d_reg[109]_0 ;
  output \d_reg[110]_0 ;
  output \d_reg[110]_1 ;
  output \d_reg[111]_0 ;
  output \d_reg[111]_1 ;
  output \d_reg[112]_0 ;
  output \d_reg[145]_0 ;
  output \d_reg[144]_0 ;
  output \d_reg[112]_1 ;
  output \d_reg[113]_0 ;
  output \d_reg[113]_1 ;
  output \d_reg[125]_1 ;
  output \d_reg[126]_1 ;
  output \d_reg[127]_1 ;
  output \d_reg[133]_1 ;
  output \d_reg[140]_1 ;
  output \d_reg[142]_1 ;
  output \d_reg[145]_1 ;
  output \d_reg[129]_2 ;
  output \STAGE2.TRAP.csr_reg[0][31] ;
  output [0:0]\STAGE2.TRAP.csr_reg[3][0] ;
  output ext_int_handled;
  output \d_reg[66]_0 ;
  output \d_reg[0]_2 ;
  input \rst_r_reg[9] ;
  input \s2_reg[0] ;
  input \d_reg[2]_1 ;
  input [19:0]dbus_rdata;
  input \d_reg[2]_2 ;
  input \d_reg[1]_1 ;
  input \d_reg[1]_2 ;
  input \d_reg[1]_3 ;
  input \d_reg[1]_4 ;
  input \d_reg[1]_5 ;
  input \d_reg[1]_6 ;
  input \d_reg[1]_7 ;
  input \d_reg[2]_3 ;
  input \d_reg[1]_8 ;
  input \d_reg[1]_9 ;
  input \d_reg[1]_10 ;
  input \d_reg[1]_11 ;
  input \d_reg[1]_12 ;
  input p_1_in9_in;
  input p_1_in8_in;
  input \s2_reg[0]_0 ;
  input rstn;
  input \d_reg[66]_1 ;
  input \s1_reg[52] ;
  input \s1_reg[57] ;
  input \s1_reg[56] ;
  input \s1_reg[57]_0 ;
  input \s1_reg[56]_0 ;
  input \s1_reg[47] ;
  input p_0_in0_in;
  input \s1_reg[52]_0 ;
  input \s1_reg[51] ;
  input \s1_reg[52]_1 ;
  input \s1_reg[51]_0 ;
  input \s1_reg[56]_1 ;
  input \s1_reg[56]_2 ;
  input \s1_reg[38] ;
  input \s1_reg[52]_2 ;
  input \s1_reg[48] ;
  input \s1_reg[52]_3 ;
  input \s1_reg[57]_1 ;
  input \s1_reg[38]_0 ;
  input \s1_reg[52]_4 ;
  input \s1_reg[57]_2 ;
  input \s1_reg[57]_3 ;
  input \s1_reg[38]_1 ;
  input \s1_reg[64] ;
  input \s1_reg[56]_3 ;
  input \s1_reg[56]_4 ;
  input \s1_reg[52]_5 ;
  input \s1_reg[57]_4 ;
  input \s1_reg[63] ;
  input \s1_reg[56]_5 ;
  input \s1_reg[56]_6 ;
  input \s1_reg[52]_6 ;
  input \s1_reg[52]_7 ;
  input \s1_reg[57]_5 ;
  input \s1_reg[62] ;
  input \s1_reg[52]_8 ;
  input \s1_reg[57]_6 ;
  input \s1_reg[52]_9 ;
  input \s1_reg[57]_7 ;
  input \s1_reg[52]_10 ;
  input \s1_reg[57]_8 ;
  input \s1_reg[52]_11 ;
  input \s1_reg[57]_9 ;
  input \s1_reg[52]_12 ;
  input \s1_reg[57]_10 ;
  input \s1_reg[52]_13 ;
  input \s1_reg[57]_11 ;
  input \s1_reg[57]_12 ;
  input \s1_reg[52]_14 ;
  input \s1_reg[52]_15 ;
  input \s1_reg[57]_13 ;
  input \s1_reg[52]_16 ;
  input \s1_reg[57]_14 ;
  input \s1_reg[52]_17 ;
  input \s1_reg[57]_15 ;
  input \s1_reg[52]_18 ;
  input \s1_reg[57]_16 ;
  input \s1_reg[57]_17 ;
  input \s1_reg[52]_19 ;
  input \s1_reg[52]_20 ;
  input \s1_reg[57]_18 ;
  input \s1_reg[57]_19 ;
  input \s1_reg[52]_21 ;
  input \s1_reg[52]_22 ;
  input \s1_reg[57]_20 ;
  input \d_reg[1]_13 ;
  input \s1_reg[56]_7 ;
  input \s1_reg[56]_8 ;
  input \s1_reg[52]_23 ;
  input \d_reg[2]_4 ;
  input \s1_reg[52]_24 ;
  input \d_reg[1]_14 ;
  input \d_reg[2]_5 ;
  input \s1_reg[57]_21 ;
  input \s1_reg[52]_25 ;
  input \d_reg[1]_15 ;
  input \d_reg[2]_6 ;
  input \s1_reg[57]_22 ;
  input \s1_reg[52]_26 ;
  input \d_reg[1]_16 ;
  input \d_reg[2]_7 ;
  input \s1_reg[57]_23 ;
  input \d_reg[1]_17 ;
  input \s1_reg[56]_9 ;
  input \s1_reg[56]_10 ;
  input \s1_reg[52]_27 ;
  input \d_reg[2]_8 ;
  input \s1_reg[57]_24 ;
  input \s1_reg[52]_28 ;
  input \s1_reg[57]_25 ;
  input \s1_reg[52]_29 ;
  input \s1_reg[57]_26 ;
  input \s1_reg[52]_30 ;
  input \s1_reg[57]_27 ;
  input \s1_reg[52]_31 ;
  input ext_int_trigger;
  input [6:0]Q;
  input \s1_reg[54]_rep ;
  input [111:0]\s1_reg[33] ;
  input \s1_reg[55] ;
  input \s1_reg[50] ;
  input \d_reg[1]_18 ;
  input \s1_reg[49] ;
  input \s1_reg[51]_1 ;
  input p_2_in;
  input \s1_reg[46] ;
  input \s1_reg[0] ;
  input clk;
  input \s1_reg[40] ;
  input \s1_reg[44] ;
  input \s1_reg[43] ;
  input \s1_reg[42] ;
  input \s1_reg[41] ;
  input \s1_reg[40]_0 ;
  input \s1_reg[40]_1 ;
  input \s1_reg[40]_2 ;
  input \s1_reg[40]_3 ;
  input \s1_reg[40]_4 ;
  input \s1_reg[40]_5 ;
  input \s1_reg[40]_6 ;
  input \s1_reg[40]_7 ;
  input \s1_reg[40]_8 ;
  input \s1_reg[40]_9 ;
  input \s1_reg[40]_10 ;
  input \s1_reg[40]_11 ;
  input \s1_reg[40]_12 ;
  input \s1_reg[40]_13 ;
  input \s1_reg[40]_14 ;
  input \s1_reg[40]_15 ;
  input \s1_reg[38]_2 ;
  input \s1_reg[38]_3 ;
  input \s1_reg[38]_4 ;
  input \s1_reg[38]_5 ;
  input \s1_reg[38]_6 ;
  input \s1_reg[38]_7 ;
  input \s1_reg[38]_8 ;
  input \s1_reg[49]_0 ;
  input \s1_reg[47]_0 ;
  input \s1_reg[48]_0 ;

  wire [30:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire \STAGE2.TRAP.csr[0][3]_i_2_n_0 ;
  wire \STAGE2.TRAP.csr[0][3]_i_3_n_0 ;
  wire \STAGE2.TRAP.csr[0][3]_i_4_n_0 ;
  wire \STAGE2.TRAP.csr[0][7]_i_2_n_0 ;
  wire \STAGE2.TRAP.csr[2][31]_i_2_n_0 ;
  wire [0:0]\STAGE2.TRAP.csr_reg[0][11] ;
  wire \STAGE2.TRAP.csr_reg[0][31] ;
  wire \STAGE2.TRAP.csr_reg[0][3] ;
  wire \STAGE2.TRAP.csr_reg[0][7] ;
  wire [0:0]\STAGE2.TRAP.csr_reg[1][15] ;
  wire [31:0]\STAGE2.TRAP.csr_reg[1][31] ;
  wire [0:0]\STAGE2.TRAP.csr_reg[2][31] ;
  wire [0:0]\STAGE2.TRAP.csr_reg[3][0] ;
  wire [31:0]\STAGE2.alu/data0 ;
  wire [31:0]\STAGE2.alu/data10 ;
  wire \STAGE2.alu/data5 ;
  wire \STAGE2.alu/data6 ;
  wire [0:0]\STAGE2.alu/data7 ;
  wire [4:2]\STAGE2.alu/r1 ;
  wire [31:0]\STAGE2.alu_a ;
  wire [31:0]\STAGE2.alu_b ;
  wire [3:0]\STAGE2.alu_op ;
  wire clk;
  wire [1:0]csr_windex;
  wire \d[0]_i_12_n_0 ;
  wire \d[0]_i_13__0_n_0 ;
  wire \d[0]_i_14_n_0 ;
  wire \d[0]_i_15__0_n_0 ;
  wire \d[0]_i_16__0_n_0 ;
  wire \d[0]_i_17__0_n_0 ;
  wire \d[0]_i_18__0_n_0 ;
  wire \d[0]_i_19__0_n_0 ;
  wire \d[0]_i_21_n_0 ;
  wire \d[0]_i_22_n_0 ;
  wire \d[0]_i_23_n_0 ;
  wire \d[0]_i_24_n_0 ;
  wire \d[0]_i_25__0_n_0 ;
  wire \d[0]_i_26_n_0 ;
  wire \d[0]_i_27_n_0 ;
  wire \d[0]_i_28_n_0 ;
  wire \d[0]_i_30_n_0 ;
  wire \d[0]_i_31_n_0 ;
  wire \d[0]_i_32_n_0 ;
  wire \d[0]_i_34_n_0 ;
  wire \d[0]_i_35_n_0 ;
  wire \d[0]_i_36_n_0 ;
  wire \d[0]_i_37_n_0 ;
  wire \d[0]_i_38_n_0 ;
  wire \d[0]_i_39_n_0 ;
  wire \d[0]_i_3__0_n_0 ;
  wire \d[0]_i_40_n_0 ;
  wire \d[0]_i_41_n_0 ;
  wire \d[0]_i_43_n_0 ;
  wire \d[0]_i_44_n_0 ;
  wire \d[0]_i_45_n_0 ;
  wire \d[0]_i_46_n_0 ;
  wire \d[0]_i_47_n_0 ;
  wire \d[0]_i_48_n_0 ;
  wire \d[0]_i_49_n_0 ;
  wire \d[0]_i_50_n_0 ;
  wire \d[0]_i_52_n_0 ;
  wire \d[0]_i_53_n_0 ;
  wire \d[0]_i_54_n_0 ;
  wire \d[0]_i_55_n_0 ;
  wire \d[0]_i_57_n_0 ;
  wire \d[0]_i_58_n_0 ;
  wire \d[0]_i_59_n_0 ;
  wire \d[0]_i_60_n_0 ;
  wire \d[0]_i_61_n_0 ;
  wire \d[0]_i_62_n_0 ;
  wire \d[0]_i_63_n_0 ;
  wire \d[0]_i_64_n_0 ;
  wire \d[0]_i_66_n_0 ;
  wire \d[0]_i_67_n_0 ;
  wire \d[0]_i_68_n_0 ;
  wire \d[0]_i_69_n_0 ;
  wire \d[0]_i_70_n_0 ;
  wire \d[0]_i_71_n_0 ;
  wire \d[0]_i_72_n_0 ;
  wire \d[0]_i_73_n_0 ;
  wire \d[0]_i_74_n_0 ;
  wire \d[0]_i_75_n_0 ;
  wire \d[0]_i_76_n_0 ;
  wire \d[0]_i_77_n_0 ;
  wire \d[0]_i_78_n_0 ;
  wire \d[0]_i_79_n_0 ;
  wire \d[0]_i_80_n_0 ;
  wire \d[0]_i_81_n_0 ;
  wire \d[0]_i_82_n_0 ;
  wire \d[0]_i_83_n_0 ;
  wire \d[0]_i_84_n_0 ;
  wire \d[0]_i_85_n_0 ;
  wire \d[0]_i_86_n_0 ;
  wire \d[0]_i_87_n_0 ;
  wire \d[0]_i_88_n_0 ;
  wire \d[0]_i_89_n_0 ;
  wire \d[0]_i_90_n_0 ;
  wire \d[0]_i_91_n_0 ;
  wire \d[0]_i_92_n_0 ;
  wire \d[0]_i_93_n_0 ;
  wire \d[0]_i_94_n_0 ;
  wire \d[10]_i_2_n_0 ;
  wire \d[10]_i_3_n_0 ;
  wire \d[10]_i_4_n_0 ;
  wire \d[113]_i_1_n_0 ;
  wire \d[115]_i_10_n_0 ;
  wire \d[115]_i_15_n_0 ;
  wire \d[115]_i_8_n_0 ;
  wire \d[11]_i_3_n_0 ;
  wire \d[12]_i_4_n_0 ;
  wire \d[12]_i_5_n_0 ;
  wire \d[13]_i_3_n_0 ;
  wire \d[13]_i_4_n_0 ;
  wire \d[145]_i_11_n_0 ;
  wire \d[14]_i_2_n_0 ;
  wire \d[14]_i_3_n_0 ;
  wire \d[14]_i_4_n_0 ;
  wire \d[15]_i_4_n_0 ;
  wire \d[16]_i_10_n_0 ;
  wire \d[16]_i_2_n_0 ;
  wire \d[16]_i_4_n_0 ;
  wire \d[16]_i_9_n_0 ;
  wire \d[17]_i_10_n_0 ;
  wire \d[17]_i_2_n_0 ;
  wire \d[17]_i_4_n_0 ;
  wire \d[17]_i_9_n_0 ;
  wire \d[18]_i_10_n_0 ;
  wire \d[18]_i_2_n_0 ;
  wire \d[18]_i_4_n_0 ;
  wire \d[18]_i_9_n_0 ;
  wire \d[19]_i_10_n_0 ;
  wire \d[19]_i_2_n_0 ;
  wire \d[19]_i_3_n_0 ;
  wire \d[19]_i_5_n_0 ;
  wire \d[20]_i_10_n_0 ;
  wire \d[20]_i_2_n_0 ;
  wire \d[20]_i_4_n_0 ;
  wire \d[20]_i_9_n_0 ;
  wire \d[21]_i_10_n_0 ;
  wire \d[21]_i_2_n_0 ;
  wire \d[21]_i_3_n_0 ;
  wire \d[21]_i_5_n_0 ;
  wire \d[22]_i_10_n_0 ;
  wire \d[22]_i_2_n_0 ;
  wire \d[22]_i_4_n_0 ;
  wire \d[22]_i_9_n_0 ;
  wire \d[23]_i_2_n_0 ;
  wire \d[24]_i_2_n_0 ;
  wire \d[25]_i_2_n_0 ;
  wire \d[26]_i_2_n_0 ;
  wire \d[27]_i_2_n_0 ;
  wire \d[28]_i_10_n_0 ;
  wire \d[28]_i_2_n_0 ;
  wire \d[28]_i_3_n_0 ;
  wire \d[28]_i_5_n_0 ;
  wire \d[29]_i_10_n_0 ;
  wire \d[29]_i_2_n_0 ;
  wire \d[29]_i_3_n_0 ;
  wire \d[29]_i_5_n_0 ;
  wire \d[2]_i_3_n_0 ;
  wire \d[30]_i_10_n_0 ;
  wire \d[30]_i_2_n_0 ;
  wire \d[30]_i_3_n_0 ;
  wire \d[30]_i_5_n_0 ;
  wire \d[31]_i_2__1_n_0 ;
  wire \d[31]_i_3_n_0 ;
  wire \d[31]_i_7_n_0 ;
  wire \d[3]_i_2_n_0 ;
  wire \d[4]_i_3_n_0 ;
  wire \d[5]_i_2_n_0 ;
  wire \d[66]_i_1_n_0 ;
  wire \d[6]_i_2_n_0 ;
  wire \d[7]_i_2_n_0 ;
  wire \d[84]_i_8_n_0 ;
  wire \d[84]_i_9_n_0 ;
  wire \d[86]_i_10_n_0 ;
  wire \d[86]_i_9_n_0 ;
  wire \d[8]_i_2_n_0 ;
  wire \d[8]_i_4_n_0 ;
  wire \d[90]_i_10_n_0 ;
  wire \d[90]_i_11_n_0 ;
  wire \d[90]_i_5_n_0 ;
  wire \d[90]_i_9_n_0 ;
  wire \d[91]_i_10_n_0 ;
  wire \d[91]_i_11_n_0 ;
  wire \d[91]_i_9_n_0 ;
  wire \d[92]_i_10_n_0 ;
  wire \d[92]_i_11_n_0 ;
  wire \d[92]_i_12_n_0 ;
  wire \d[93]_i_5_n_0 ;
  wire \d[94]_i_4_n_0 ;
  wire \d[96]_i_14_n_0 ;
  wire \d[96]_i_16_n_0 ;
  wire \d[96]_i_18_n_0 ;
  wire \d[97]_i_5_n_0 ;
  wire \d[97]_i_6_n_0 ;
  wire \d[9]_i_2_n_0 ;
  wire \d[9]_i_3_n_0 ;
  wire \d[9]_i_4_n_0 ;
  wire \d_reg[0]_0 ;
  wire \d_reg[0]_1 ;
  wire \d_reg[0]_2 ;
  wire \d_reg[0]_i_10_n_2 ;
  wire \d_reg[0]_i_10_n_3 ;
  wire \d_reg[0]_i_11_n_0 ;
  wire \d_reg[0]_i_11_n_1 ;
  wire \d_reg[0]_i_11_n_2 ;
  wire \d_reg[0]_i_11_n_3 ;
  wire \d_reg[0]_i_20_n_0 ;
  wire \d_reg[0]_i_20_n_1 ;
  wire \d_reg[0]_i_20_n_2 ;
  wire \d_reg[0]_i_20_n_3 ;
  wire \d_reg[0]_i_29_n_0 ;
  wire \d_reg[0]_i_29_n_1 ;
  wire \d_reg[0]_i_29_n_2 ;
  wire \d_reg[0]_i_29_n_3 ;
  wire \d_reg[0]_i_33_n_0 ;
  wire \d_reg[0]_i_33_n_1 ;
  wire \d_reg[0]_i_33_n_2 ;
  wire \d_reg[0]_i_33_n_3 ;
  wire \d_reg[0]_i_42_n_0 ;
  wire \d_reg[0]_i_42_n_1 ;
  wire \d_reg[0]_i_42_n_2 ;
  wire \d_reg[0]_i_42_n_3 ;
  wire \d_reg[0]_i_51_n_0 ;
  wire \d_reg[0]_i_51_n_1 ;
  wire \d_reg[0]_i_51_n_2 ;
  wire \d_reg[0]_i_51_n_3 ;
  wire \d_reg[0]_i_56_n_0 ;
  wire \d_reg[0]_i_56_n_1 ;
  wire \d_reg[0]_i_56_n_2 ;
  wire \d_reg[0]_i_56_n_3 ;
  wire \d_reg[0]_i_65_n_0 ;
  wire \d_reg[0]_i_65_n_1 ;
  wire \d_reg[0]_i_65_n_2 ;
  wire \d_reg[0]_i_65_n_3 ;
  wire \d_reg[0]_i_8_n_1 ;
  wire \d_reg[0]_i_8_n_2 ;
  wire \d_reg[0]_i_8_n_3 ;
  wire \d_reg[0]_i_9_n_1 ;
  wire \d_reg[0]_i_9_n_2 ;
  wire \d_reg[0]_i_9_n_3 ;
  wire \d_reg[100]_0 ;
  wire \d_reg[100]_1 ;
  wire \d_reg[101]_0 ;
  wire \d_reg[101]_1 ;
  wire \d_reg[102]_0 ;
  wire \d_reg[102]_1 ;
  wire \d_reg[103]_0 ;
  wire \d_reg[103]_1 ;
  wire \d_reg[104]_0 ;
  wire \d_reg[104]_1 ;
  wire \d_reg[105]_0 ;
  wire \d_reg[106]_0 ;
  wire \d_reg[107]_0 ;
  wire \d_reg[108]_0 ;
  wire \d_reg[109]_0 ;
  wire \d_reg[110]_0 ;
  wire \d_reg[110]_1 ;
  wire \d_reg[111]_0 ;
  wire \d_reg[111]_1 ;
  wire \d_reg[112]_0 ;
  wire \d_reg[112]_1 ;
  wire \d_reg[113]_0 ;
  wire \d_reg[113]_1 ;
  wire \d_reg[116]_0 ;
  wire \d_reg[117]_0 ;
  wire \d_reg[118]_0 ;
  wire \d_reg[119]_0 ;
  wire \d_reg[11]_0 ;
  wire \d_reg[120]_0 ;
  wire \d_reg[121]_0 ;
  wire \d_reg[122]_0 ;
  wire \d_reg[123]_0 ;
  wire \d_reg[124]_0 ;
  wire \d_reg[125]_0 ;
  wire \d_reg[125]_1 ;
  wire \d_reg[126]_0 ;
  wire \d_reg[126]_1 ;
  wire \d_reg[127]_0 ;
  wire \d_reg[127]_1 ;
  wire \d_reg[128]_0 ;
  wire \d_reg[129]_0 ;
  wire \d_reg[129]_1 ;
  wire \d_reg[129]_2 ;
  wire \d_reg[12]_0 ;
  wire \d_reg[130]_0 ;
  wire \d_reg[131]_0 ;
  wire \d_reg[132]_0 ;
  wire \d_reg[133]_0 ;
  wire \d_reg[133]_1 ;
  wire \d_reg[134]_0 ;
  wire \d_reg[135]_0 ;
  wire \d_reg[136]_0 ;
  wire \d_reg[137]_0 ;
  wire \d_reg[138]_0 ;
  wire \d_reg[139]_0 ;
  wire \d_reg[13]_0 ;
  wire \d_reg[140]_0 ;
  wire \d_reg[140]_1 ;
  wire \d_reg[141]_0 ;
  wire \d_reg[142]_0 ;
  wire \d_reg[142]_1 ;
  wire \d_reg[143]_0 ;
  wire \d_reg[144]_0 ;
  wire \d_reg[145]_0 ;
  wire \d_reg[145]_1 ;
  wire \d_reg[15]_0 ;
  wire \d_reg[15]_1 ;
  wire \d_reg[1]_0 ;
  wire \d_reg[1]_1 ;
  wire \d_reg[1]_10 ;
  wire \d_reg[1]_11 ;
  wire \d_reg[1]_12 ;
  wire \d_reg[1]_13 ;
  wire \d_reg[1]_14 ;
  wire \d_reg[1]_15 ;
  wire \d_reg[1]_16 ;
  wire \d_reg[1]_17 ;
  wire \d_reg[1]_18 ;
  wire \d_reg[1]_2 ;
  wire \d_reg[1]_3 ;
  wire \d_reg[1]_4 ;
  wire \d_reg[1]_5 ;
  wire \d_reg[1]_6 ;
  wire \d_reg[1]_7 ;
  wire \d_reg[1]_8 ;
  wire \d_reg[1]_9 ;
  wire \d_reg[2]_0 ;
  wire \d_reg[2]_1 ;
  wire \d_reg[2]_2 ;
  wire \d_reg[2]_3 ;
  wire \d_reg[2]_4 ;
  wire \d_reg[2]_5 ;
  wire \d_reg[2]_6 ;
  wire \d_reg[2]_7 ;
  wire \d_reg[2]_8 ;
  wire [31:0]\d_reg[31]_0 ;
  wire \d_reg[4]_0 ;
  wire \d_reg[66]_0 ;
  wire \d_reg[66]_1 ;
  wire \d_reg[82]_0 ;
  wire \d_reg[83]_0 ;
  wire \d_reg[84]_0 ;
  wire \d_reg[84]_i_10_n_0 ;
  wire \d_reg[86]_0 ;
  wire \d_reg[86]_i_11_n_0 ;
  wire \d_reg[90]_0 ;
  wire \d_reg[90]_1 ;
  wire \d_reg[91]_0 ;
  wire \d_reg[91]_1 ;
  wire \d_reg[92]_0 ;
  wire \d_reg[92]_1 ;
  wire \d_reg[93]_0 ;
  wire \d_reg[94]_0 ;
  wire \d_reg[95]_0 ;
  wire \d_reg[96]_0 ;
  wire \d_reg[96]_1 ;
  wire \d_reg[97]_0 ;
  wire \d_reg[98]_0 ;
  wire \d_reg[98]_1 ;
  wire \d_reg[99]_0 ;
  wire \d_reg[99]_1 ;
  wire \d_reg_n_0_[0] ;
  wire \d_reg_n_0_[10] ;
  wire \d_reg_n_0_[11] ;
  wire \d_reg_n_0_[12] ;
  wire \d_reg_n_0_[13] ;
  wire \d_reg_n_0_[14] ;
  wire \d_reg_n_0_[15] ;
  wire \d_reg_n_0_[16] ;
  wire \d_reg_n_0_[17] ;
  wire \d_reg_n_0_[18] ;
  wire \d_reg_n_0_[19] ;
  wire \d_reg_n_0_[1] ;
  wire \d_reg_n_0_[20] ;
  wire \d_reg_n_0_[21] ;
  wire \d_reg_n_0_[22] ;
  wire \d_reg_n_0_[23] ;
  wire \d_reg_n_0_[24] ;
  wire \d_reg_n_0_[25] ;
  wire \d_reg_n_0_[26] ;
  wire \d_reg_n_0_[27] ;
  wire \d_reg_n_0_[28] ;
  wire \d_reg_n_0_[29] ;
  wire \d_reg_n_0_[2] ;
  wire \d_reg_n_0_[30] ;
  wire \d_reg_n_0_[31] ;
  wire \d_reg_n_0_[3] ;
  wire \d_reg_n_0_[4] ;
  wire \d_reg_n_0_[5] ;
  wire \d_reg_n_0_[6] ;
  wire \d_reg_n_0_[7] ;
  wire \d_reg_n_0_[8] ;
  wire \d_reg_n_0_[9] ;
  wire [31:0]data1;
  wire \dbus_addr[0]_INST_0_i_10_n_0 ;
  wire \dbus_addr[0]_INST_0_i_10_n_1 ;
  wire \dbus_addr[0]_INST_0_i_10_n_2 ;
  wire \dbus_addr[0]_INST_0_i_10_n_3 ;
  wire \dbus_addr[0]_INST_0_i_11_n_0 ;
  wire \dbus_addr[0]_INST_0_i_12_n_0 ;
  wire \dbus_addr[0]_INST_0_i_13_n_0 ;
  wire \dbus_addr[0]_INST_0_i_14_n_0 ;
  wire \dbus_addr[0]_INST_0_i_15_n_0 ;
  wire \dbus_addr[0]_INST_0_i_16_n_0 ;
  wire \dbus_addr[0]_INST_0_i_17_n_0 ;
  wire \dbus_addr[0]_INST_0_i_18_n_0 ;
  wire \dbus_addr[0]_INST_0_i_19_n_1 ;
  wire \dbus_addr[0]_INST_0_i_19_n_2 ;
  wire \dbus_addr[0]_INST_0_i_19_n_3 ;
  wire \dbus_addr[0]_INST_0_i_1_n_0 ;
  wire \dbus_addr[0]_INST_0_i_20_n_0 ;
  wire \dbus_addr[0]_INST_0_i_21_n_0 ;
  wire \dbus_addr[0]_INST_0_i_21_n_1 ;
  wire \dbus_addr[0]_INST_0_i_21_n_2 ;
  wire \dbus_addr[0]_INST_0_i_21_n_3 ;
  wire \dbus_addr[0]_INST_0_i_22_n_0 ;
  wire \dbus_addr[0]_INST_0_i_23_n_0 ;
  wire \dbus_addr[0]_INST_0_i_24_n_0 ;
  wire \dbus_addr[0]_INST_0_i_25_n_0 ;
  wire \dbus_addr[0]_INST_0_i_26_n_0 ;
  wire \dbus_addr[0]_INST_0_i_27_n_0 ;
  wire \dbus_addr[0]_INST_0_i_28_n_0 ;
  wire \dbus_addr[0]_INST_0_i_29_n_0 ;
  wire \dbus_addr[0]_INST_0_i_2_n_0 ;
  wire \dbus_addr[0]_INST_0_i_30_n_0 ;
  wire \dbus_addr[0]_INST_0_i_30_n_1 ;
  wire \dbus_addr[0]_INST_0_i_30_n_2 ;
  wire \dbus_addr[0]_INST_0_i_30_n_3 ;
  wire \dbus_addr[0]_INST_0_i_31_n_0 ;
  wire \dbus_addr[0]_INST_0_i_32_n_0 ;
  wire \dbus_addr[0]_INST_0_i_33_n_0 ;
  wire \dbus_addr[0]_INST_0_i_34_n_0 ;
  wire \dbus_addr[0]_INST_0_i_35_n_0 ;
  wire \dbus_addr[0]_INST_0_i_36_n_0 ;
  wire \dbus_addr[0]_INST_0_i_37_n_0 ;
  wire \dbus_addr[0]_INST_0_i_38_n_0 ;
  wire \dbus_addr[0]_INST_0_i_39_n_0 ;
  wire \dbus_addr[0]_INST_0_i_39_n_1 ;
  wire \dbus_addr[0]_INST_0_i_39_n_2 ;
  wire \dbus_addr[0]_INST_0_i_39_n_3 ;
  wire \dbus_addr[0]_INST_0_i_3_n_0 ;
  wire \dbus_addr[0]_INST_0_i_40_n_0 ;
  wire \dbus_addr[0]_INST_0_i_41_n_0 ;
  wire \dbus_addr[0]_INST_0_i_42_n_0 ;
  wire \dbus_addr[0]_INST_0_i_43_n_0 ;
  wire \dbus_addr[0]_INST_0_i_44_n_0 ;
  wire \dbus_addr[0]_INST_0_i_45_n_0 ;
  wire \dbus_addr[0]_INST_0_i_46_n_0 ;
  wire \dbus_addr[0]_INST_0_i_47_n_0 ;
  wire \dbus_addr[0]_INST_0_i_48_n_0 ;
  wire \dbus_addr[0]_INST_0_i_48_n_1 ;
  wire \dbus_addr[0]_INST_0_i_48_n_2 ;
  wire \dbus_addr[0]_INST_0_i_48_n_3 ;
  wire \dbus_addr[0]_INST_0_i_49_n_0 ;
  wire \dbus_addr[0]_INST_0_i_50_n_0 ;
  wire \dbus_addr[0]_INST_0_i_51_n_0 ;
  wire \dbus_addr[0]_INST_0_i_52_n_0 ;
  wire \dbus_addr[0]_INST_0_i_53_n_0 ;
  wire \dbus_addr[0]_INST_0_i_54_n_0 ;
  wire \dbus_addr[0]_INST_0_i_55_n_0 ;
  wire \dbus_addr[0]_INST_0_i_56_n_0 ;
  wire \dbus_addr[0]_INST_0_i_57_n_0 ;
  wire \dbus_addr[0]_INST_0_i_58_n_0 ;
  wire \dbus_addr[0]_INST_0_i_59_n_0 ;
  wire \dbus_addr[0]_INST_0_i_5_n_1 ;
  wire \dbus_addr[0]_INST_0_i_5_n_2 ;
  wire \dbus_addr[0]_INST_0_i_5_n_3 ;
  wire \dbus_addr[0]_INST_0_i_60_n_0 ;
  wire \dbus_addr[0]_INST_0_i_61_n_0 ;
  wire \dbus_addr[0]_INST_0_i_62_n_0 ;
  wire \dbus_addr[0]_INST_0_i_63_n_0 ;
  wire \dbus_addr[0]_INST_0_i_64_n_0 ;
  wire \dbus_addr[0]_INST_0_i_65_n_0 ;
  wire \dbus_addr[0]_INST_0_i_65_n_1 ;
  wire \dbus_addr[0]_INST_0_i_65_n_2 ;
  wire \dbus_addr[0]_INST_0_i_65_n_3 ;
  wire \dbus_addr[0]_INST_0_i_66_n_0 ;
  wire \dbus_addr[0]_INST_0_i_67_n_0 ;
  wire \dbus_addr[0]_INST_0_i_68_n_0 ;
  wire \dbus_addr[0]_INST_0_i_69_n_0 ;
  wire \dbus_addr[0]_INST_0_i_6_n_0 ;
  wire \dbus_addr[0]_INST_0_i_70_n_0 ;
  wire \dbus_addr[0]_INST_0_i_71_n_0 ;
  wire \dbus_addr[0]_INST_0_i_72_n_0 ;
  wire \dbus_addr[0]_INST_0_i_73_n_0 ;
  wire \dbus_addr[0]_INST_0_i_74_n_0 ;
  wire \dbus_addr[0]_INST_0_i_75_n_0 ;
  wire \dbus_addr[0]_INST_0_i_76_n_0 ;
  wire \dbus_addr[0]_INST_0_i_77_n_0 ;
  wire \dbus_addr[0]_INST_0_i_78_n_0 ;
  wire \dbus_addr[0]_INST_0_i_79_n_0 ;
  wire \dbus_addr[0]_INST_0_i_7_n_0 ;
  wire \dbus_addr[0]_INST_0_i_80_n_0 ;
  wire \dbus_addr[0]_INST_0_i_81_n_0 ;
  wire \dbus_addr[0]_INST_0_i_8_n_0 ;
  wire \dbus_addr[0]_INST_0_i_9_n_0 ;
  wire \dbus_addr[10]_INST_0_i_10_n_0 ;
  wire \dbus_addr[10]_INST_0_i_1_n_0 ;
  wire \dbus_addr[10]_INST_0_i_2_n_0 ;
  wire \dbus_addr[10]_INST_0_i_3_n_0 ;
  wire \dbus_addr[10]_INST_0_i_4_n_0 ;
  wire \dbus_addr[10]_INST_0_i_5_n_0 ;
  wire \dbus_addr[10]_INST_0_i_6_n_0 ;
  wire \dbus_addr[10]_INST_0_i_7_n_0 ;
  wire \dbus_addr[10]_INST_0_i_8_n_0 ;
  wire \dbus_addr[10]_INST_0_i_9_n_0 ;
  wire \dbus_addr[11]_INST_0_i_10_n_0 ;
  wire \dbus_addr[11]_INST_0_i_11_n_0 ;
  wire \dbus_addr[11]_INST_0_i_11_n_1 ;
  wire \dbus_addr[11]_INST_0_i_11_n_2 ;
  wire \dbus_addr[11]_INST_0_i_11_n_3 ;
  wire \dbus_addr[11]_INST_0_i_12_n_0 ;
  wire \dbus_addr[11]_INST_0_i_13_n_0 ;
  wire \dbus_addr[11]_INST_0_i_14_n_0 ;
  wire \dbus_addr[11]_INST_0_i_15_n_0 ;
  wire \dbus_addr[11]_INST_0_i_16_n_0 ;
  wire \dbus_addr[11]_INST_0_i_17_n_0 ;
  wire \dbus_addr[11]_INST_0_i_18_n_0 ;
  wire \dbus_addr[11]_INST_0_i_19_n_0 ;
  wire \dbus_addr[11]_INST_0_i_1_n_0 ;
  wire \dbus_addr[11]_INST_0_i_1_n_1 ;
  wire \dbus_addr[11]_INST_0_i_1_n_2 ;
  wire \dbus_addr[11]_INST_0_i_1_n_3 ;
  wire \dbus_addr[11]_INST_0_i_20_n_0 ;
  wire \dbus_addr[11]_INST_0_i_2_n_0 ;
  wire \dbus_addr[11]_INST_0_i_3_n_0 ;
  wire \dbus_addr[11]_INST_0_i_4_n_0 ;
  wire \dbus_addr[11]_INST_0_i_5_n_0 ;
  wire \dbus_addr[11]_INST_0_i_6_n_0 ;
  wire \dbus_addr[11]_INST_0_i_7_n_0 ;
  wire \dbus_addr[11]_INST_0_i_8_n_0 ;
  wire \dbus_addr[11]_INST_0_i_9_n_0 ;
  wire \dbus_addr[12]_INST_0_i_10_n_0 ;
  wire \dbus_addr[12]_INST_0_i_1_n_0 ;
  wire \dbus_addr[12]_INST_0_i_2_n_0 ;
  wire \dbus_addr[12]_INST_0_i_3_n_0 ;
  wire \dbus_addr[12]_INST_0_i_4_n_0 ;
  wire \dbus_addr[12]_INST_0_i_5_n_0 ;
  wire \dbus_addr[12]_INST_0_i_6_n_0 ;
  wire \dbus_addr[12]_INST_0_i_7_n_0 ;
  wire \dbus_addr[12]_INST_0_i_8_n_0 ;
  wire \dbus_addr[12]_INST_0_i_9_n_0 ;
  wire \dbus_addr[13]_INST_0_i_10_n_0 ;
  wire \dbus_addr[13]_INST_0_i_1_n_0 ;
  wire \dbus_addr[13]_INST_0_i_2_n_0 ;
  wire \dbus_addr[13]_INST_0_i_3_n_0 ;
  wire \dbus_addr[13]_INST_0_i_4_n_0 ;
  wire \dbus_addr[13]_INST_0_i_5_n_0 ;
  wire \dbus_addr[13]_INST_0_i_6_n_0 ;
  wire \dbus_addr[13]_INST_0_i_7_n_0 ;
  wire \dbus_addr[13]_INST_0_i_8_n_0 ;
  wire \dbus_addr[13]_INST_0_i_9_n_0 ;
  wire \dbus_addr[14]_INST_0_i_10_n_0 ;
  wire \dbus_addr[14]_INST_0_i_1_n_0 ;
  wire \dbus_addr[14]_INST_0_i_2_n_0 ;
  wire \dbus_addr[14]_INST_0_i_3_n_0 ;
  wire \dbus_addr[14]_INST_0_i_4_n_0 ;
  wire \dbus_addr[14]_INST_0_i_5_n_0 ;
  wire \dbus_addr[14]_INST_0_i_6_n_0 ;
  wire \dbus_addr[14]_INST_0_i_7_n_0 ;
  wire \dbus_addr[14]_INST_0_i_8_n_0 ;
  wire \dbus_addr[14]_INST_0_i_9_n_0 ;
  wire \dbus_addr[15]_INST_0_i_10_n_0 ;
  wire \dbus_addr[15]_INST_0_i_11_n_0 ;
  wire \dbus_addr[15]_INST_0_i_11_n_1 ;
  wire \dbus_addr[15]_INST_0_i_11_n_2 ;
  wire \dbus_addr[15]_INST_0_i_11_n_3 ;
  wire \dbus_addr[15]_INST_0_i_12_n_0 ;
  wire \dbus_addr[15]_INST_0_i_13_n_0 ;
  wire \dbus_addr[15]_INST_0_i_14_n_0 ;
  wire \dbus_addr[15]_INST_0_i_15_n_0 ;
  wire \dbus_addr[15]_INST_0_i_16_n_0 ;
  wire \dbus_addr[15]_INST_0_i_17_n_0 ;
  wire \dbus_addr[15]_INST_0_i_18_n_0 ;
  wire \dbus_addr[15]_INST_0_i_19_n_0 ;
  wire \dbus_addr[15]_INST_0_i_1_n_0 ;
  wire \dbus_addr[15]_INST_0_i_1_n_1 ;
  wire \dbus_addr[15]_INST_0_i_1_n_2 ;
  wire \dbus_addr[15]_INST_0_i_1_n_3 ;
  wire \dbus_addr[15]_INST_0_i_20_n_0 ;
  wire \dbus_addr[15]_INST_0_i_21_n_0 ;
  wire \dbus_addr[15]_INST_0_i_22_n_0 ;
  wire \dbus_addr[15]_INST_0_i_23_n_0 ;
  wire \dbus_addr[15]_INST_0_i_24_n_0 ;
  wire \dbus_addr[15]_INST_0_i_25_n_0 ;
  wire \dbus_addr[15]_INST_0_i_26_n_0 ;
  wire \dbus_addr[15]_INST_0_i_27_n_0 ;
  wire \dbus_addr[15]_INST_0_i_2_n_0 ;
  wire \dbus_addr[15]_INST_0_i_3_n_0 ;
  wire \dbus_addr[15]_INST_0_i_4_n_0 ;
  wire \dbus_addr[15]_INST_0_i_5_n_0 ;
  wire \dbus_addr[15]_INST_0_i_6_n_0 ;
  wire \dbus_addr[15]_INST_0_i_7_n_0 ;
  wire \dbus_addr[15]_INST_0_i_8_n_0 ;
  wire \dbus_addr[15]_INST_0_i_9_n_0 ;
  wire \dbus_addr[16]_INST_0_i_10_n_0 ;
  wire \dbus_addr[16]_INST_0_i_11_n_0 ;
  wire \dbus_addr[16]_INST_0_i_12_n_0 ;
  wire \dbus_addr[16]_INST_0_i_13_n_0 ;
  wire \dbus_addr[16]_INST_0_i_14_n_0 ;
  wire \dbus_addr[16]_INST_0_i_15_n_0 ;
  wire \dbus_addr[16]_INST_0_i_16_n_0 ;
  wire \dbus_addr[16]_INST_0_i_17_n_0 ;
  wire \dbus_addr[16]_INST_0_i_1_n_0 ;
  wire \dbus_addr[16]_INST_0_i_2_n_0 ;
  wire \dbus_addr[16]_INST_0_i_3_n_0 ;
  wire \dbus_addr[16]_INST_0_i_4_n_0 ;
  wire \dbus_addr[16]_INST_0_i_5_n_0 ;
  wire \dbus_addr[16]_INST_0_i_6_n_0 ;
  wire \dbus_addr[16]_INST_0_i_7_n_0 ;
  wire \dbus_addr[16]_INST_0_i_8_n_0 ;
  wire \dbus_addr[16]_INST_0_i_9_n_0 ;
  wire \dbus_addr[17]_INST_0_i_10_n_0 ;
  wire \dbus_addr[17]_INST_0_i_11_n_0 ;
  wire \dbus_addr[17]_INST_0_i_1_n_0 ;
  wire \dbus_addr[17]_INST_0_i_2_n_0 ;
  wire \dbus_addr[17]_INST_0_i_3_n_0 ;
  wire \dbus_addr[17]_INST_0_i_4_n_0 ;
  wire \dbus_addr[17]_INST_0_i_5_n_0 ;
  wire \dbus_addr[17]_INST_0_i_6_n_0 ;
  wire \dbus_addr[17]_INST_0_i_7_n_0 ;
  wire \dbus_addr[17]_INST_0_i_8_n_0 ;
  wire \dbus_addr[17]_INST_0_i_9_n_0 ;
  wire \dbus_addr[18]_INST_0_i_10_n_0 ;
  wire \dbus_addr[18]_INST_0_i_11_n_0 ;
  wire \dbus_addr[18]_INST_0_i_1_n_0 ;
  wire \dbus_addr[18]_INST_0_i_2_n_0 ;
  wire \dbus_addr[18]_INST_0_i_3_n_0 ;
  wire \dbus_addr[18]_INST_0_i_4_n_0 ;
  wire \dbus_addr[18]_INST_0_i_5_n_0 ;
  wire \dbus_addr[18]_INST_0_i_6_n_0 ;
  wire \dbus_addr[18]_INST_0_i_7_n_0 ;
  wire \dbus_addr[18]_INST_0_i_8_n_0 ;
  wire \dbus_addr[18]_INST_0_i_9_n_0 ;
  wire \dbus_addr[19]_INST_0_i_10_n_0 ;
  wire \dbus_addr[19]_INST_0_i_11_n_0 ;
  wire \dbus_addr[19]_INST_0_i_11_n_1 ;
  wire \dbus_addr[19]_INST_0_i_11_n_2 ;
  wire \dbus_addr[19]_INST_0_i_11_n_3 ;
  wire \dbus_addr[19]_INST_0_i_12_n_0 ;
  wire \dbus_addr[19]_INST_0_i_13_n_0 ;
  wire \dbus_addr[19]_INST_0_i_14_n_0 ;
  wire \dbus_addr[19]_INST_0_i_15_n_0 ;
  wire \dbus_addr[19]_INST_0_i_16_n_0 ;
  wire \dbus_addr[19]_INST_0_i_17_n_0 ;
  wire \dbus_addr[19]_INST_0_i_18_n_0 ;
  wire \dbus_addr[19]_INST_0_i_19_n_0 ;
  wire \dbus_addr[19]_INST_0_i_1_n_0 ;
  wire \dbus_addr[19]_INST_0_i_1_n_1 ;
  wire \dbus_addr[19]_INST_0_i_1_n_2 ;
  wire \dbus_addr[19]_INST_0_i_1_n_3 ;
  wire \dbus_addr[19]_INST_0_i_20_n_0 ;
  wire \dbus_addr[19]_INST_0_i_2_n_0 ;
  wire \dbus_addr[19]_INST_0_i_3_n_0 ;
  wire \dbus_addr[19]_INST_0_i_4_n_0 ;
  wire \dbus_addr[19]_INST_0_i_5_n_0 ;
  wire \dbus_addr[19]_INST_0_i_6_n_0 ;
  wire \dbus_addr[19]_INST_0_i_7_n_0 ;
  wire \dbus_addr[19]_INST_0_i_8_n_0 ;
  wire \dbus_addr[19]_INST_0_i_9_n_0 ;
  wire \dbus_addr[1]_INST_0_i_1_n_0 ;
  wire \dbus_addr[1]_INST_0_i_2_n_0 ;
  wire \dbus_addr[1]_INST_0_i_3_n_0 ;
  wire \dbus_addr[1]_INST_0_i_4_n_0 ;
  wire \dbus_addr[1]_INST_0_i_5_n_0 ;
  wire \dbus_addr[1]_INST_0_i_6_n_0 ;
  wire \dbus_addr[1]_INST_0_i_7_n_0 ;
  wire \dbus_addr[1]_INST_0_i_8_n_0 ;
  wire \dbus_addr[20]_INST_0_i_10_n_0 ;
  wire \dbus_addr[20]_INST_0_i_1_n_0 ;
  wire \dbus_addr[20]_INST_0_i_2_n_0 ;
  wire \dbus_addr[20]_INST_0_i_3_n_0 ;
  wire \dbus_addr[20]_INST_0_i_4_n_0 ;
  wire \dbus_addr[20]_INST_0_i_5_n_0 ;
  wire \dbus_addr[20]_INST_0_i_6_n_0 ;
  wire \dbus_addr[20]_INST_0_i_7_n_0 ;
  wire \dbus_addr[20]_INST_0_i_8_n_0 ;
  wire \dbus_addr[20]_INST_0_i_9_n_0 ;
  wire \dbus_addr[21]_INST_0_i_10_n_0 ;
  wire \dbus_addr[21]_INST_0_i_1_n_0 ;
  wire \dbus_addr[21]_INST_0_i_2_n_0 ;
  wire \dbus_addr[21]_INST_0_i_3_n_0 ;
  wire \dbus_addr[21]_INST_0_i_4_n_0 ;
  wire \dbus_addr[21]_INST_0_i_5_n_0 ;
  wire \dbus_addr[21]_INST_0_i_6_n_0 ;
  wire \dbus_addr[21]_INST_0_i_7_n_0 ;
  wire \dbus_addr[21]_INST_0_i_8_n_0 ;
  wire \dbus_addr[21]_INST_0_i_9_n_0 ;
  wire \dbus_addr[22]_INST_0_i_10_n_0 ;
  wire \dbus_addr[22]_INST_0_i_1_n_0 ;
  wire \dbus_addr[22]_INST_0_i_2_n_0 ;
  wire \dbus_addr[22]_INST_0_i_3_n_0 ;
  wire \dbus_addr[22]_INST_0_i_4_n_0 ;
  wire \dbus_addr[22]_INST_0_i_5_n_0 ;
  wire \dbus_addr[22]_INST_0_i_6_n_0 ;
  wire \dbus_addr[22]_INST_0_i_7_n_0 ;
  wire \dbus_addr[22]_INST_0_i_8_n_0 ;
  wire \dbus_addr[22]_INST_0_i_9_n_0 ;
  wire \dbus_addr[23]_INST_0_i_10_n_0 ;
  wire \dbus_addr[23]_INST_0_i_11_n_0 ;
  wire \dbus_addr[23]_INST_0_i_11_n_1 ;
  wire \dbus_addr[23]_INST_0_i_11_n_2 ;
  wire \dbus_addr[23]_INST_0_i_11_n_3 ;
  wire \dbus_addr[23]_INST_0_i_12_n_0 ;
  wire \dbus_addr[23]_INST_0_i_13_n_0 ;
  wire \dbus_addr[23]_INST_0_i_14_n_0 ;
  wire \dbus_addr[23]_INST_0_i_15_n_0 ;
  wire \dbus_addr[23]_INST_0_i_16_n_0 ;
  wire \dbus_addr[23]_INST_0_i_17_n_0 ;
  wire \dbus_addr[23]_INST_0_i_18_n_0 ;
  wire \dbus_addr[23]_INST_0_i_19_n_0 ;
  wire \dbus_addr[23]_INST_0_i_1_n_0 ;
  wire \dbus_addr[23]_INST_0_i_1_n_1 ;
  wire \dbus_addr[23]_INST_0_i_1_n_2 ;
  wire \dbus_addr[23]_INST_0_i_1_n_3 ;
  wire \dbus_addr[23]_INST_0_i_20_n_0 ;
  wire \dbus_addr[23]_INST_0_i_2_n_0 ;
  wire \dbus_addr[23]_INST_0_i_3_n_0 ;
  wire \dbus_addr[23]_INST_0_i_4_n_0 ;
  wire \dbus_addr[23]_INST_0_i_5_n_0 ;
  wire \dbus_addr[23]_INST_0_i_6_n_0 ;
  wire \dbus_addr[23]_INST_0_i_7_n_0 ;
  wire \dbus_addr[23]_INST_0_i_8_n_0 ;
  wire \dbus_addr[23]_INST_0_i_9_n_0 ;
  wire \dbus_addr[24]_INST_0_i_10_n_0 ;
  wire \dbus_addr[24]_INST_0_i_1_n_0 ;
  wire \dbus_addr[24]_INST_0_i_2_n_0 ;
  wire \dbus_addr[24]_INST_0_i_3_n_0 ;
  wire \dbus_addr[24]_INST_0_i_4_n_0 ;
  wire \dbus_addr[24]_INST_0_i_5_n_0 ;
  wire \dbus_addr[24]_INST_0_i_6_n_0 ;
  wire \dbus_addr[24]_INST_0_i_7_n_0 ;
  wire \dbus_addr[24]_INST_0_i_8_n_0 ;
  wire \dbus_addr[24]_INST_0_i_9_n_0 ;
  wire \dbus_addr[25]_INST_0_i_10_n_0 ;
  wire \dbus_addr[25]_INST_0_i_1_n_0 ;
  wire \dbus_addr[25]_INST_0_i_2_n_0 ;
  wire \dbus_addr[25]_INST_0_i_3_n_0 ;
  wire \dbus_addr[25]_INST_0_i_4_n_0 ;
  wire \dbus_addr[25]_INST_0_i_5_n_0 ;
  wire \dbus_addr[25]_INST_0_i_6_n_0 ;
  wire \dbus_addr[25]_INST_0_i_7_n_0 ;
  wire \dbus_addr[25]_INST_0_i_8_n_0 ;
  wire \dbus_addr[25]_INST_0_i_9_n_0 ;
  wire \dbus_addr[26]_INST_0_i_10_n_0 ;
  wire \dbus_addr[26]_INST_0_i_1_n_0 ;
  wire \dbus_addr[26]_INST_0_i_2_n_0 ;
  wire \dbus_addr[26]_INST_0_i_3_n_0 ;
  wire \dbus_addr[26]_INST_0_i_4_n_0 ;
  wire \dbus_addr[26]_INST_0_i_5_n_0 ;
  wire \dbus_addr[26]_INST_0_i_6_n_0 ;
  wire \dbus_addr[26]_INST_0_i_7_n_0 ;
  wire \dbus_addr[26]_INST_0_i_8_n_0 ;
  wire \dbus_addr[26]_INST_0_i_9_n_0 ;
  wire \dbus_addr[27]_INST_0_i_10_n_0 ;
  wire \dbus_addr[27]_INST_0_i_11_n_0 ;
  wire \dbus_addr[27]_INST_0_i_11_n_1 ;
  wire \dbus_addr[27]_INST_0_i_11_n_2 ;
  wire \dbus_addr[27]_INST_0_i_11_n_3 ;
  wire \dbus_addr[27]_INST_0_i_12_n_0 ;
  wire \dbus_addr[27]_INST_0_i_13_n_0 ;
  wire \dbus_addr[27]_INST_0_i_14_n_0 ;
  wire \dbus_addr[27]_INST_0_i_15_n_0 ;
  wire \dbus_addr[27]_INST_0_i_16_n_0 ;
  wire \dbus_addr[27]_INST_0_i_17_n_0 ;
  wire \dbus_addr[27]_INST_0_i_18_n_0 ;
  wire \dbus_addr[27]_INST_0_i_19_n_0 ;
  wire \dbus_addr[27]_INST_0_i_1_n_0 ;
  wire \dbus_addr[27]_INST_0_i_1_n_1 ;
  wire \dbus_addr[27]_INST_0_i_1_n_2 ;
  wire \dbus_addr[27]_INST_0_i_1_n_3 ;
  wire \dbus_addr[27]_INST_0_i_20_n_0 ;
  wire \dbus_addr[27]_INST_0_i_21_n_0 ;
  wire \dbus_addr[27]_INST_0_i_2_n_0 ;
  wire \dbus_addr[27]_INST_0_i_3_n_0 ;
  wire \dbus_addr[27]_INST_0_i_4_n_0 ;
  wire \dbus_addr[27]_INST_0_i_5_n_0 ;
  wire \dbus_addr[27]_INST_0_i_6_n_0 ;
  wire \dbus_addr[27]_INST_0_i_7_n_0 ;
  wire \dbus_addr[27]_INST_0_i_8_n_0 ;
  wire \dbus_addr[27]_INST_0_i_9_n_0 ;
  wire \dbus_addr[28]_INST_0_i_10_n_0 ;
  wire \dbus_addr[28]_INST_0_i_1_n_0 ;
  wire \dbus_addr[28]_INST_0_i_2_n_0 ;
  wire \dbus_addr[28]_INST_0_i_3_n_0 ;
  wire \dbus_addr[28]_INST_0_i_4_n_0 ;
  wire \dbus_addr[28]_INST_0_i_5_n_0 ;
  wire \dbus_addr[28]_INST_0_i_6_n_0 ;
  wire \dbus_addr[28]_INST_0_i_7_n_0 ;
  wire \dbus_addr[28]_INST_0_i_8_n_0 ;
  wire \dbus_addr[28]_INST_0_i_9_n_0 ;
  wire \dbus_addr[29]_INST_0_i_1_n_0 ;
  wire \dbus_addr[29]_INST_0_i_2_n_0 ;
  wire \dbus_addr[29]_INST_0_i_3_n_0 ;
  wire \dbus_addr[29]_INST_0_i_4_n_0 ;
  wire \dbus_addr[29]_INST_0_i_5_n_0 ;
  wire \dbus_addr[29]_INST_0_i_6_n_0 ;
  wire \dbus_addr[29]_INST_0_i_7_n_0 ;
  wire \dbus_addr[29]_INST_0_i_8_n_0 ;
  wire \dbus_addr[2]_INST_0_i_1_n_0 ;
  wire \dbus_addr[2]_INST_0_i_2_n_0 ;
  wire \dbus_addr[2]_INST_0_i_3_n_0 ;
  wire \dbus_addr[2]_INST_0_i_5_n_0 ;
  wire \dbus_addr[2]_INST_0_i_6_n_0 ;
  wire \dbus_addr[2]_INST_0_i_7_n_0 ;
  wire \dbus_addr[2]_INST_0_i_8_n_0 ;
  wire \dbus_addr[30]_INST_0_i_10_n_0 ;
  wire \dbus_addr[30]_INST_0_i_11_n_0 ;
  wire \dbus_addr[30]_INST_0_i_12_n_0 ;
  wire \dbus_addr[30]_INST_0_i_13_n_0 ;
  wire \dbus_addr[30]_INST_0_i_14_n_0 ;
  wire \dbus_addr[30]_INST_0_i_1_n_1 ;
  wire \dbus_addr[30]_INST_0_i_1_n_2 ;
  wire \dbus_addr[30]_INST_0_i_1_n_3 ;
  wire \dbus_addr[30]_INST_0_i_2_n_0 ;
  wire \dbus_addr[30]_INST_0_i_3_n_0 ;
  wire \dbus_addr[30]_INST_0_i_4_n_0 ;
  wire \dbus_addr[30]_INST_0_i_5_n_0 ;
  wire \dbus_addr[30]_INST_0_i_6_n_0 ;
  wire \dbus_addr[30]_INST_0_i_7_n_0 ;
  wire \dbus_addr[30]_INST_0_i_8_n_0 ;
  wire \dbus_addr[30]_INST_0_i_9_n_0 ;
  wire \dbus_addr[31]_INST_0_i_10_n_0 ;
  wire \dbus_addr[31]_INST_0_i_11_n_0 ;
  wire \dbus_addr[31]_INST_0_i_12_n_0 ;
  wire \dbus_addr[31]_INST_0_i_13_n_0 ;
  wire \dbus_addr[31]_INST_0_i_14_n_0 ;
  wire \dbus_addr[31]_INST_0_i_15_n_0 ;
  wire \dbus_addr[31]_INST_0_i_16_n_0 ;
  wire \dbus_addr[31]_INST_0_i_17_n_0 ;
  wire \dbus_addr[31]_INST_0_i_18_n_0 ;
  wire \dbus_addr[31]_INST_0_i_19_n_0 ;
  wire \dbus_addr[31]_INST_0_i_1_n_0 ;
  wire \dbus_addr[31]_INST_0_i_20_n_0 ;
  wire \dbus_addr[31]_INST_0_i_21_n_0 ;
  wire \dbus_addr[31]_INST_0_i_22_n_0 ;
  wire \dbus_addr[31]_INST_0_i_2_n_0 ;
  wire \dbus_addr[31]_INST_0_i_3_n_0 ;
  wire \dbus_addr[31]_INST_0_i_4_n_0 ;
  wire \dbus_addr[31]_INST_0_i_5_n_0 ;
  wire \dbus_addr[31]_INST_0_i_6_n_1 ;
  wire \dbus_addr[31]_INST_0_i_6_n_2 ;
  wire \dbus_addr[31]_INST_0_i_6_n_3 ;
  wire \dbus_addr[31]_INST_0_i_7_n_0 ;
  wire \dbus_addr[31]_INST_0_i_8_n_0 ;
  wire \dbus_addr[31]_INST_0_i_9_n_0 ;
  wire \dbus_addr[3]_INST_0_i_10_n_0 ;
  wire \dbus_addr[3]_INST_0_i_11_n_0 ;
  wire \dbus_addr[3]_INST_0_i_12_n_0 ;
  wire \dbus_addr[3]_INST_0_i_12_n_1 ;
  wire \dbus_addr[3]_INST_0_i_12_n_2 ;
  wire \dbus_addr[3]_INST_0_i_12_n_3 ;
  wire \dbus_addr[3]_INST_0_i_13_n_0 ;
  wire \dbus_addr[3]_INST_0_i_14_n_0 ;
  wire \dbus_addr[3]_INST_0_i_15_n_0 ;
  wire \dbus_addr[3]_INST_0_i_16_n_0 ;
  wire \dbus_addr[3]_INST_0_i_17_n_0 ;
  wire \dbus_addr[3]_INST_0_i_18_n_0 ;
  wire \dbus_addr[3]_INST_0_i_19_n_0 ;
  wire \dbus_addr[3]_INST_0_i_1_n_0 ;
  wire \dbus_addr[3]_INST_0_i_1_n_1 ;
  wire \dbus_addr[3]_INST_0_i_1_n_2 ;
  wire \dbus_addr[3]_INST_0_i_1_n_3 ;
  wire \dbus_addr[3]_INST_0_i_20_n_0 ;
  wire \dbus_addr[3]_INST_0_i_2_n_0 ;
  wire \dbus_addr[3]_INST_0_i_3_n_0 ;
  wire \dbus_addr[3]_INST_0_i_4_n_0 ;
  wire \dbus_addr[3]_INST_0_i_5_n_0 ;
  wire \dbus_addr[3]_INST_0_i_6_n_0 ;
  wire \dbus_addr[3]_INST_0_i_7_n_0 ;
  wire \dbus_addr[3]_INST_0_i_8_n_0 ;
  wire \dbus_addr[3]_INST_0_i_9_n_0 ;
  wire \dbus_addr[4]_INST_0_i_1_n_0 ;
  wire \dbus_addr[4]_INST_0_i_2_n_0 ;
  wire \dbus_addr[4]_INST_0_i_3_n_0 ;
  wire \dbus_addr[4]_INST_0_i_5_n_0 ;
  wire \dbus_addr[4]_INST_0_i_6_n_0 ;
  wire \dbus_addr[4]_INST_0_i_7_n_0 ;
  wire \dbus_addr[4]_INST_0_i_8_n_0 ;
  wire \dbus_addr[5]_INST_0_i_1_n_0 ;
  wire \dbus_addr[5]_INST_0_i_2_n_0 ;
  wire \dbus_addr[5]_INST_0_i_3_n_0 ;
  wire \dbus_addr[5]_INST_0_i_4_n_0 ;
  wire \dbus_addr[5]_INST_0_i_5_n_0 ;
  wire \dbus_addr[5]_INST_0_i_6_n_0 ;
  wire \dbus_addr[5]_INST_0_i_7_n_0 ;
  wire \dbus_addr[5]_INST_0_i_8_n_0 ;
  wire \dbus_addr[6]_INST_0_i_1_n_0 ;
  wire \dbus_addr[6]_INST_0_i_2_n_0 ;
  wire \dbus_addr[6]_INST_0_i_3_n_0 ;
  wire \dbus_addr[6]_INST_0_i_4_n_0 ;
  wire \dbus_addr[6]_INST_0_i_5_n_0 ;
  wire \dbus_addr[6]_INST_0_i_6_n_0 ;
  wire \dbus_addr[6]_INST_0_i_7_n_0 ;
  wire \dbus_addr[6]_INST_0_i_8_n_0 ;
  wire \dbus_addr[7]_INST_0_i_10_n_0 ;
  wire \dbus_addr[7]_INST_0_i_11_n_0 ;
  wire \dbus_addr[7]_INST_0_i_11_n_1 ;
  wire \dbus_addr[7]_INST_0_i_11_n_2 ;
  wire \dbus_addr[7]_INST_0_i_11_n_3 ;
  wire \dbus_addr[7]_INST_0_i_12_n_0 ;
  wire \dbus_addr[7]_INST_0_i_13_n_0 ;
  wire \dbus_addr[7]_INST_0_i_14_n_0 ;
  wire \dbus_addr[7]_INST_0_i_15_n_0 ;
  wire \dbus_addr[7]_INST_0_i_16_n_0 ;
  wire \dbus_addr[7]_INST_0_i_17_n_0 ;
  wire \dbus_addr[7]_INST_0_i_18_n_0 ;
  wire \dbus_addr[7]_INST_0_i_19_n_0 ;
  wire \dbus_addr[7]_INST_0_i_1_n_0 ;
  wire \dbus_addr[7]_INST_0_i_1_n_1 ;
  wire \dbus_addr[7]_INST_0_i_1_n_2 ;
  wire \dbus_addr[7]_INST_0_i_1_n_3 ;
  wire \dbus_addr[7]_INST_0_i_2_n_0 ;
  wire \dbus_addr[7]_INST_0_i_3_n_0 ;
  wire \dbus_addr[7]_INST_0_i_4_n_0 ;
  wire \dbus_addr[7]_INST_0_i_5_n_0 ;
  wire \dbus_addr[7]_INST_0_i_6_n_0 ;
  wire \dbus_addr[7]_INST_0_i_7_n_0 ;
  wire \dbus_addr[7]_INST_0_i_8_n_0 ;
  wire \dbus_addr[7]_INST_0_i_9_n_0 ;
  wire \dbus_addr[8]_INST_0_i_10_n_0 ;
  wire \dbus_addr[8]_INST_0_i_1_n_0 ;
  wire \dbus_addr[8]_INST_0_i_2_n_0 ;
  wire \dbus_addr[8]_INST_0_i_3_n_0 ;
  wire \dbus_addr[8]_INST_0_i_4_n_0 ;
  wire \dbus_addr[8]_INST_0_i_5_n_0 ;
  wire \dbus_addr[8]_INST_0_i_6_n_0 ;
  wire \dbus_addr[8]_INST_0_i_7_n_0 ;
  wire \dbus_addr[8]_INST_0_i_8_n_0 ;
  wire \dbus_addr[8]_INST_0_i_9_n_0 ;
  wire \dbus_addr[9]_INST_0_i_10_n_0 ;
  wire \dbus_addr[9]_INST_0_i_1_n_0 ;
  wire \dbus_addr[9]_INST_0_i_2_n_0 ;
  wire \dbus_addr[9]_INST_0_i_3_n_0 ;
  wire \dbus_addr[9]_INST_0_i_4_n_0 ;
  wire \dbus_addr[9]_INST_0_i_5_n_0 ;
  wire \dbus_addr[9]_INST_0_i_6_n_0 ;
  wire \dbus_addr[9]_INST_0_i_7_n_0 ;
  wire \dbus_addr[9]_INST_0_i_8_n_0 ;
  wire \dbus_addr[9]_INST_0_i_9_n_0 ;
  wire [19:0]dbus_rdata;
  wire ext_int_handled;
  wire ext_int_trigger;
  wire p_0_in0_in;
  wire p_1_in8_in;
  wire p_1_in9_in;
  wire p_2_in;
  wire regfile_wreq;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire s1_j_req63_in;
  wire s1_j_req7;
  wire s1_j_req71_in;
  wire \s1_reg[0] ;
  wire [111:0]\s1_reg[33] ;
  wire \s1_reg[38] ;
  wire \s1_reg[38]_0 ;
  wire \s1_reg[38]_1 ;
  wire \s1_reg[38]_2 ;
  wire \s1_reg[38]_3 ;
  wire \s1_reg[38]_4 ;
  wire \s1_reg[38]_5 ;
  wire \s1_reg[38]_6 ;
  wire \s1_reg[38]_7 ;
  wire \s1_reg[38]_8 ;
  wire \s1_reg[40] ;
  wire \s1_reg[40]_0 ;
  wire \s1_reg[40]_1 ;
  wire \s1_reg[40]_10 ;
  wire \s1_reg[40]_11 ;
  wire \s1_reg[40]_12 ;
  wire \s1_reg[40]_13 ;
  wire \s1_reg[40]_14 ;
  wire \s1_reg[40]_15 ;
  wire \s1_reg[40]_2 ;
  wire \s1_reg[40]_3 ;
  wire \s1_reg[40]_4 ;
  wire \s1_reg[40]_5 ;
  wire \s1_reg[40]_6 ;
  wire \s1_reg[40]_7 ;
  wire \s1_reg[40]_8 ;
  wire \s1_reg[40]_9 ;
  wire \s1_reg[41] ;
  wire \s1_reg[42] ;
  wire \s1_reg[43] ;
  wire \s1_reg[44] ;
  wire \s1_reg[46] ;
  wire \s1_reg[47] ;
  wire \s1_reg[47]_0 ;
  wire \s1_reg[48] ;
  wire \s1_reg[48]_0 ;
  wire \s1_reg[49] ;
  wire \s1_reg[49]_0 ;
  wire \s1_reg[50] ;
  wire \s1_reg[51] ;
  wire \s1_reg[51]_0 ;
  wire \s1_reg[51]_1 ;
  wire \s1_reg[52] ;
  wire \s1_reg[52]_0 ;
  wire \s1_reg[52]_1 ;
  wire \s1_reg[52]_10 ;
  wire \s1_reg[52]_11 ;
  wire \s1_reg[52]_12 ;
  wire \s1_reg[52]_13 ;
  wire \s1_reg[52]_14 ;
  wire \s1_reg[52]_15 ;
  wire \s1_reg[52]_16 ;
  wire \s1_reg[52]_17 ;
  wire \s1_reg[52]_18 ;
  wire \s1_reg[52]_19 ;
  wire \s1_reg[52]_2 ;
  wire \s1_reg[52]_20 ;
  wire \s1_reg[52]_21 ;
  wire \s1_reg[52]_22 ;
  wire \s1_reg[52]_23 ;
  wire \s1_reg[52]_24 ;
  wire \s1_reg[52]_25 ;
  wire \s1_reg[52]_26 ;
  wire \s1_reg[52]_27 ;
  wire \s1_reg[52]_28 ;
  wire \s1_reg[52]_29 ;
  wire \s1_reg[52]_3 ;
  wire \s1_reg[52]_30 ;
  wire \s1_reg[52]_31 ;
  wire \s1_reg[52]_4 ;
  wire \s1_reg[52]_5 ;
  wire \s1_reg[52]_6 ;
  wire \s1_reg[52]_7 ;
  wire \s1_reg[52]_8 ;
  wire \s1_reg[52]_9 ;
  wire \s1_reg[54]_rep ;
  wire \s1_reg[55] ;
  wire \s1_reg[56] ;
  wire \s1_reg[56]_0 ;
  wire \s1_reg[56]_1 ;
  wire \s1_reg[56]_10 ;
  wire \s1_reg[56]_2 ;
  wire \s1_reg[56]_3 ;
  wire \s1_reg[56]_4 ;
  wire \s1_reg[56]_5 ;
  wire \s1_reg[56]_6 ;
  wire \s1_reg[56]_7 ;
  wire \s1_reg[56]_8 ;
  wire \s1_reg[56]_9 ;
  wire \s1_reg[57] ;
  wire \s1_reg[57]_0 ;
  wire \s1_reg[57]_1 ;
  wire \s1_reg[57]_10 ;
  wire \s1_reg[57]_11 ;
  wire \s1_reg[57]_12 ;
  wire \s1_reg[57]_13 ;
  wire \s1_reg[57]_14 ;
  wire \s1_reg[57]_15 ;
  wire \s1_reg[57]_16 ;
  wire \s1_reg[57]_17 ;
  wire \s1_reg[57]_18 ;
  wire \s1_reg[57]_19 ;
  wire \s1_reg[57]_2 ;
  wire \s1_reg[57]_20 ;
  wire \s1_reg[57]_21 ;
  wire \s1_reg[57]_22 ;
  wire \s1_reg[57]_23 ;
  wire \s1_reg[57]_24 ;
  wire \s1_reg[57]_25 ;
  wire \s1_reg[57]_26 ;
  wire \s1_reg[57]_27 ;
  wire \s1_reg[57]_3 ;
  wire \s1_reg[57]_4 ;
  wire \s1_reg[57]_5 ;
  wire \s1_reg[57]_6 ;
  wire \s1_reg[57]_7 ;
  wire \s1_reg[57]_8 ;
  wire \s1_reg[57]_9 ;
  wire \s1_reg[62] ;
  wire \s1_reg[63] ;
  wire \s1_reg[64] ;
  wire [3:1]s2_op;
  wire [3:0]s2_rd;
  wire \s2_reg[0] ;
  wire \s2_reg[0]_0 ;
  wire \xr[1][0]_i_2_n_0 ;
  wire \xr[1][10]_i_2_n_0 ;
  wire \xr[1][11]_i_2_n_0 ;
  wire \xr[1][12]_i_2_n_0 ;
  wire \xr[1][13]_i_2_n_0 ;
  wire \xr[1][14]_i_2_n_0 ;
  wire \xr[1][15]_i_2_n_0 ;
  wire \xr[1][16]_i_3_n_0 ;
  wire \xr[1][17]_i_3_n_0 ;
  wire \xr[1][18]_i_3_n_0 ;
  wire \xr[1][19]_i_3_n_0 ;
  wire \xr[1][1]_i_2_n_0 ;
  wire \xr[1][1]_i_3_n_0 ;
  wire \xr[1][1]_i_4_n_0 ;
  wire \xr[1][20]_i_3_n_0 ;
  wire \xr[1][21]_i_3_n_0 ;
  wire \xr[1][22]_i_3_n_0 ;
  wire \xr[1][27]_i_2_n_0 ;
  wire \xr[1][28]_i_3_n_0 ;
  wire \xr[1][29]_i_3_n_0 ;
  wire \xr[1][2]_i_2_n_0 ;
  wire \xr[1][30]_i_3_n_0 ;
  wire \xr[1][31]_i_4_n_0 ;
  wire \xr[1][31]_i_5_n_0 ;
  wire \xr[1][31]_i_6_n_0 ;
  wire \xr[1][3]_i_3_n_0 ;
  wire \xr[1][3]_i_4_n_0 ;
  wire \xr[1][4]_i_2_n_0 ;
  wire \xr[1][5]_i_3_n_0 ;
  wire \xr[1][5]_i_4_n_0 ;
  wire \xr[1][6]_i_3_n_0 ;
  wire \xr[1][6]_i_4_n_0 ;
  wire \xr[1][7]_i_3_n_0 ;
  wire \xr[1][7]_i_4_n_0 ;
  wire \xr[1][8]_i_2_n_0 ;
  wire \xr[1][9]_i_2_n_0 ;
  wire [0:0]\xr_reg[10][31] ;
  wire [0:0]\xr_reg[11][31] ;
  wire [0:0]\xr_reg[12][31] ;
  wire [0:0]\xr_reg[13][31] ;
  wire \xr_reg[14][23] ;
  wire \xr_reg[14][24] ;
  wire \xr_reg[14][25] ;
  wire \xr_reg[14][26] ;
  wire \xr_reg[14][27] ;
  wire \xr_reg[14][31] ;
  wire [0:0]\xr_reg[14][31]_0 ;
  wire [31:0]\xr_reg[14][31]_1 ;
  wire \xr_reg[14][3] ;
  wire \xr_reg[14][5] ;
  wire \xr_reg[14][6] ;
  wire \xr_reg[14][7] ;
  wire [0:0]\xr_reg[15][31] ;
  wire [0:0]\xr_reg[1][31] ;
  wire [0:0]\xr_reg[2][31] ;
  wire [0:0]\xr_reg[3][31] ;
  wire [0:0]\xr_reg[4][31] ;
  wire [0:0]\xr_reg[5][31] ;
  wire [0:0]\xr_reg[6][31] ;
  wire [0:0]\xr_reg[7][31] ;
  wire [0:0]\xr_reg[8][31] ;
  wire [0:0]\xr_reg[9][31] ;
  wire [3:3]\NLW_d_reg[0]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_d_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_d_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_d_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_d_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_d_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_d_reg[0]_i_42_O_UNCONNECTED ;
  wire [3:0]\NLW_d_reg[0]_i_51_O_UNCONNECTED ;
  wire [3:0]\NLW_d_reg[0]_i_56_O_UNCONNECTED ;
  wire [3:0]\NLW_d_reg[0]_i_65_O_UNCONNECTED ;
  wire [3:0]\NLW_d_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_d_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_dbus_addr[0]_INST_0_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_dbus_addr[0]_INST_0_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_dbus_addr[0]_INST_0_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_dbus_addr[0]_INST_0_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_dbus_addr[0]_INST_0_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_dbus_addr[0]_INST_0_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_dbus_addr[0]_INST_0_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_dbus_addr[0]_INST_0_i_65_O_UNCONNECTED ;
  wire [3:3]\NLW_dbus_addr[30]_INST_0_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dbus_addr[31]_INST_0_i_6_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \STAGE2.TRAP.csr[0][31]_i_1 
       (.I0(\xr[1][31]_i_4_n_0 ),
        .I1(csr_windex[1]),
        .I2(csr_windex[0]),
        .I3(rstn),
        .I4(\d_reg[2]_1 ),
        .I5(\s2_reg[0] ),
        .O(\STAGE2.TRAP.csr_reg[0][31] ));
  LUT6 #(
    .INIT(64'hF2FF222202002222)) 
    \STAGE2.TRAP.csr[0][3]_i_1 
       (.I0(\STAGE2.TRAP.csr[0][3]_i_2_n_0 ),
        .I1(\STAGE2.TRAP.csr[0][3]_i_3_n_0 ),
        .I2(\STAGE2.TRAP.csr[0][3]_i_4_n_0 ),
        .I3(\s2_reg[0]_0 ),
        .I4(rstn),
        .I5(p_1_in9_in),
        .O(\STAGE2.TRAP.csr_reg[0][3] ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hDBFF)) 
    \STAGE2.TRAP.csr[0][3]_i_2 
       (.I0(s2_op[2]),
        .I1(s2_op[3]),
        .I2(s2_op[1]),
        .I3(\STAGE2.TRAP.csr_reg[1][15] ),
        .O(\STAGE2.TRAP.csr[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55557555FFFF7FFF)) 
    \STAGE2.TRAP.csr[0][3]_i_3 
       (.I0(rstn),
        .I1(D[3]),
        .I2(s2_op[2]),
        .I3(s2_op[1]),
        .I4(s2_op[3]),
        .I5(p_1_in8_in),
        .O(\STAGE2.TRAP.csr[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF54FFFFFFFF00FF)) 
    \STAGE2.TRAP.csr[0][3]_i_4 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(csr_windex[0]),
        .I2(csr_windex[1]),
        .I3(s2_op[3]),
        .I4(s2_op[1]),
        .I5(s2_op[2]),
        .O(\STAGE2.TRAP.csr[0][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \STAGE2.TRAP.csr[0][7]_i_1 
       (.I0(p_1_in9_in),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(D[7]),
        .I3(\rst_r_reg[9] ),
        .I4(\STAGE2.TRAP.csr[0][7]_i_2_n_0 ),
        .I5(p_1_in8_in),
        .O(\STAGE2.TRAP.csr_reg[0][7] ));
  LUT6 #(
    .INIT(64'h0808080800000008)) 
    \STAGE2.TRAP.csr[0][7]_i_2 
       (.I0(s2_op[2]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(csr_windex[1]),
        .I4(csr_windex[0]),
        .I5(\STAGE2.TRAP.csr_reg[1][15] ),
        .O(\STAGE2.TRAP.csr[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][0]_i_1 
       (.I0(D[0]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[0]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [0]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][10]_i_1 
       (.I0(D[10]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[10]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [10]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][11]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[0][11] ),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[11]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [11]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][12]_i_1 
       (.I0(D[11]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[12]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [12]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][13]_i_1 
       (.I0(D[12]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[13]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [13]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][14]_i_1 
       (.I0(D[13]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[14]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [14]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][15]_i_1 
       (.I0(D[14]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[15]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [15]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][16]_i_1 
       (.I0(D[15]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[16]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [16]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][17]_i_1 
       (.I0(D[16]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[17]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [17]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][18]_i_1 
       (.I0(D[17]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[18]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [18]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][19]_i_1 
       (.I0(D[18]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[19]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [19]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][1]_i_1 
       (.I0(D[1]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[1]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [1]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][20]_i_1 
       (.I0(D[19]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[20]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [20]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][21]_i_1 
       (.I0(D[20]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[21]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [21]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][22]_i_1 
       (.I0(D[21]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[22]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [22]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][23]_i_1 
       (.I0(D[22]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[23]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [23]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][24]_i_1 
       (.I0(D[23]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[24]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [24]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][25]_i_1 
       (.I0(D[24]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[25]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [25]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][26]_i_1 
       (.I0(D[25]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[26]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [26]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][27]_i_1 
       (.I0(D[26]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[27]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [27]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][28]_i_1 
       (.I0(D[27]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[28]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [28]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][29]_i_1 
       (.I0(D[28]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[29]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [29]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][2]_i_1 
       (.I0(D[2]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[2]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [2]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][30]_i_1 
       (.I0(D[29]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[30]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h44005400)) 
    \STAGE2.TRAP.csr[1][31]_i_1 
       (.I0(\STAGE2.TRAP.csr[2][31]_i_2_n_0 ),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(csr_windex[0]),
        .I3(\rst_r_reg[9] ),
        .I4(csr_windex[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][31]_i_2 
       (.I0(D[30]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[31]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [31]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][3]_i_1 
       (.I0(D[3]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[3]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [3]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][4]_i_1 
       (.I0(D[4]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[4]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [4]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][5]_i_1 
       (.I0(D[5]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[5]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [5]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][6]_i_1 
       (.I0(D[6]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[6]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [6]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][7]_i_1 
       (.I0(D[7]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[7]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [7]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][8]_i_1 
       (.I0(D[8]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[8]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [8]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \STAGE2.TRAP.csr[1][9]_i_1 
       (.I0(D[9]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(data1[9]),
        .O(\STAGE2.TRAP.csr_reg[1][31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \STAGE2.TRAP.csr[2][31]_i_1 
       (.I0(\STAGE2.TRAP.csr[2][31]_i_2_n_0 ),
        .I1(csr_windex[0]),
        .I2(\STAGE2.TRAP.csr_reg[1][15] ),
        .I3(csr_windex[1]),
        .I4(\rst_r_reg[9] ),
        .O(\STAGE2.TRAP.csr_reg[2][31] ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \STAGE2.TRAP.csr[2][31]_i_2 
       (.I0(s2_op[3]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .O(\STAGE2.TRAP.csr[2][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \STAGE2.TRAP.csr[3][31]_i_1 
       (.I0(\xr[1][31]_i_4_n_0 ),
        .I1(csr_windex[0]),
        .I2(csr_windex[1]),
        .I3(\s2_reg[0] ),
        .I4(\d_reg[2]_1 ),
        .I5(rstn),
        .O(\STAGE2.TRAP.csr_reg[3][0] ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_12 
       (.I0(\d[31]_i_2__1_n_0 ),
        .I1(\d_reg[145]_0 ),
        .I2(\d_reg[144]_0 ),
        .I3(\d[30]_i_2_n_0 ),
        .O(\d[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_13__0 
       (.I0(\d[29]_i_2_n_0 ),
        .I1(\d_reg[143]_0 ),
        .I2(\d_reg[142]_0 ),
        .I3(\d[28]_i_2_n_0 ),
        .O(\d[0]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_14 
       (.I0(\d[27]_i_2_n_0 ),
        .I1(\d_reg[141]_0 ),
        .I2(\d_reg[140]_0 ),
        .I3(\d[26]_i_2_n_0 ),
        .O(\d[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_15__0 
       (.I0(\d[25]_i_2_n_0 ),
        .I1(\d_reg[139]_0 ),
        .I2(\d_reg[138]_0 ),
        .I3(\d[24]_i_2_n_0 ),
        .O(\d[0]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_16__0 
       (.I0(\d_reg[145]_0 ),
        .I1(\d[31]_i_2__1_n_0 ),
        .I2(\d_reg[144]_0 ),
        .I3(\d[30]_i_2_n_0 ),
        .O(\d[0]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_17__0 
       (.I0(\d_reg[143]_0 ),
        .I1(\d[29]_i_2_n_0 ),
        .I2(\d_reg[142]_0 ),
        .I3(\d[28]_i_2_n_0 ),
        .O(\d[0]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_18__0 
       (.I0(\d_reg[140]_0 ),
        .I1(\d[26]_i_2_n_0 ),
        .I2(\d_reg[141]_0 ),
        .I3(\d[27]_i_2_n_0 ),
        .O(\d[0]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_19__0 
       (.I0(\d_reg[139]_0 ),
        .I1(\d[25]_i_2_n_0 ),
        .I2(\d_reg[138]_0 ),
        .I3(\d[24]_i_2_n_0 ),
        .O(\d[0]_i_19__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[0]_i_1__2 
       (.I0(\d_reg[0]_0 ),
        .O(\d_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \d[0]_i_2 
       (.I0(D[0]),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(s2_op[2]),
        .I3(s2_op[1]),
        .I4(s2_op[3]),
        .O(\d_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \d[0]_i_21 
       (.I0(\d[31]_i_2__1_n_0 ),
        .I1(\d_reg[145]_0 ),
        .I2(\d_reg[144]_0 ),
        .I3(\d[30]_i_2_n_0 ),
        .O(\d[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_22 
       (.I0(\d[29]_i_2_n_0 ),
        .I1(\d_reg[143]_0 ),
        .I2(\d_reg[142]_0 ),
        .I3(\d[28]_i_2_n_0 ),
        .O(\d[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_23 
       (.I0(\d[27]_i_2_n_0 ),
        .I1(\d_reg[141]_0 ),
        .I2(\d_reg[140]_0 ),
        .I3(\d[26]_i_2_n_0 ),
        .O(\d[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_24 
       (.I0(\d[25]_i_2_n_0 ),
        .I1(\d_reg[139]_0 ),
        .I2(\d_reg[138]_0 ),
        .I3(\d[24]_i_2_n_0 ),
        .O(\d[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_25__0 
       (.I0(\d_reg[145]_0 ),
        .I1(\d[31]_i_2__1_n_0 ),
        .I2(\d_reg[144]_0 ),
        .I3(\d[30]_i_2_n_0 ),
        .O(\d[0]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_26 
       (.I0(\d_reg[143]_0 ),
        .I1(\d[29]_i_2_n_0 ),
        .I2(\d_reg[142]_0 ),
        .I3(\d[28]_i_2_n_0 ),
        .O(\d[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_27 
       (.I0(\d_reg[140]_0 ),
        .I1(\d[26]_i_2_n_0 ),
        .I2(\d_reg[141]_0 ),
        .I3(\d[27]_i_2_n_0 ),
        .O(\d[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_28 
       (.I0(\d_reg[139]_0 ),
        .I1(\d[25]_i_2_n_0 ),
        .I2(\d_reg[138]_0 ),
        .I3(\d[24]_i_2_n_0 ),
        .O(\d[0]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h4747FF00)) 
    \d[0]_i_2__0 
       (.I0(dbus_rdata[0]),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d[0]_i_3__0_n_0 ),
        .I3(\s1_reg[57]_13 ),
        .I4(\d_reg[15]_1 ),
        .O(\d_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_30 
       (.I0(\d_reg[145]_0 ),
        .I1(\d[31]_i_2__1_n_0 ),
        .I2(\d_reg[144]_0 ),
        .I3(\d[30]_i_2_n_0 ),
        .O(\d[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \d[0]_i_31 
       (.I0(\d[28]_i_2_n_0 ),
        .I1(\d_reg[142]_0 ),
        .I2(\d[29]_i_2_n_0 ),
        .I3(\d_reg[143]_0 ),
        .I4(\d_reg[141]_0 ),
        .I5(\d[27]_i_2_n_0 ),
        .O(\d[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \d[0]_i_32 
       (.I0(\d[24]_i_2_n_0 ),
        .I1(\d_reg[138]_0 ),
        .I2(\d[25]_i_2_n_0 ),
        .I3(\d_reg[139]_0 ),
        .I4(\d_reg[140]_0 ),
        .I5(\d[26]_i_2_n_0 ),
        .O(\d[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_34 
       (.I0(\d[23]_i_2_n_0 ),
        .I1(\d_reg[137]_0 ),
        .I2(\d_reg[136]_0 ),
        .I3(\d[22]_i_2_n_0 ),
        .O(\d[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_35 
       (.I0(\d[21]_i_2_n_0 ),
        .I1(\d_reg[135]_0 ),
        .I2(\d_reg[134]_0 ),
        .I3(\d[20]_i_2_n_0 ),
        .O(\d[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_36 
       (.I0(\d[19]_i_2_n_0 ),
        .I1(\d_reg[133]_0 ),
        .I2(\d_reg[132]_0 ),
        .I3(\d[18]_i_2_n_0 ),
        .O(\d[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_37 
       (.I0(\d[17]_i_2_n_0 ),
        .I1(\d_reg[131]_0 ),
        .I2(\d_reg[130]_0 ),
        .I3(\d[16]_i_2_n_0 ),
        .O(\d[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_38 
       (.I0(\d_reg[137]_0 ),
        .I1(\d[23]_i_2_n_0 ),
        .I2(\d_reg[136]_0 ),
        .I3(\d[22]_i_2_n_0 ),
        .O(\d[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_39 
       (.I0(\d_reg[134]_0 ),
        .I1(\d[20]_i_2_n_0 ),
        .I2(\d_reg[135]_0 ),
        .I3(\d[21]_i_2_n_0 ),
        .O(\d[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[0]_i_3__0 
       (.I0(data1[0]),
        .I1(\xr[1][31]_i_5_n_0 ),
        .I2(\d_reg_n_0_[0] ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(D[0]),
        .O(\d[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \d[0]_i_3__1 
       (.I0(ext_int_trigger),
        .I1(p_1_in9_in),
        .O(\d_reg[129]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_40 
       (.I0(\d_reg[133]_0 ),
        .I1(\d[19]_i_2_n_0 ),
        .I2(\d_reg[132]_0 ),
        .I3(\d[18]_i_2_n_0 ),
        .O(\d[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_41 
       (.I0(\d_reg[131]_0 ),
        .I1(\d[17]_i_2_n_0 ),
        .I2(\d_reg[130]_0 ),
        .I3(\d[16]_i_2_n_0 ),
        .O(\d[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_43 
       (.I0(\d[23]_i_2_n_0 ),
        .I1(\d_reg[137]_0 ),
        .I2(\d_reg[136]_0 ),
        .I3(\d[22]_i_2_n_0 ),
        .O(\d[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_44 
       (.I0(\d[21]_i_2_n_0 ),
        .I1(\d_reg[135]_0 ),
        .I2(\d_reg[134]_0 ),
        .I3(\d[20]_i_2_n_0 ),
        .O(\d[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_45 
       (.I0(\d[19]_i_2_n_0 ),
        .I1(\d_reg[133]_0 ),
        .I2(\d_reg[132]_0 ),
        .I3(\d[18]_i_2_n_0 ),
        .O(\d[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_46 
       (.I0(\d[17]_i_2_n_0 ),
        .I1(\d_reg[131]_0 ),
        .I2(\d_reg[130]_0 ),
        .I3(\d[16]_i_2_n_0 ),
        .O(\d[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_47 
       (.I0(\d_reg[137]_0 ),
        .I1(\d[23]_i_2_n_0 ),
        .I2(\d_reg[136]_0 ),
        .I3(\d[22]_i_2_n_0 ),
        .O(\d[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_48 
       (.I0(\d_reg[134]_0 ),
        .I1(\d[20]_i_2_n_0 ),
        .I2(\d_reg[135]_0 ),
        .I3(\d[21]_i_2_n_0 ),
        .O(\d[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_49 
       (.I0(\d_reg[133]_0 ),
        .I1(\d[19]_i_2_n_0 ),
        .I2(\d_reg[132]_0 ),
        .I3(\d[18]_i_2_n_0 ),
        .O(\d[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_50 
       (.I0(\d_reg[131]_0 ),
        .I1(\d[17]_i_2_n_0 ),
        .I2(\d_reg[130]_0 ),
        .I3(\d[16]_i_2_n_0 ),
        .O(\d[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \d[0]_i_52 
       (.I0(\d[22]_i_2_n_0 ),
        .I1(\d_reg[136]_0 ),
        .I2(\d[23]_i_2_n_0 ),
        .I3(\d_reg[137]_0 ),
        .I4(\d_reg[135]_0 ),
        .I5(\d[21]_i_2_n_0 ),
        .O(\d[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \d[0]_i_53 
       (.I0(\d[18]_i_2_n_0 ),
        .I1(\d_reg[132]_0 ),
        .I2(\d[19]_i_2_n_0 ),
        .I3(\d_reg[133]_0 ),
        .I4(\d_reg[134]_0 ),
        .I5(\d[20]_i_2_n_0 ),
        .O(\d[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \d[0]_i_54 
       (.I0(\d[16]_i_2_n_0 ),
        .I1(\d_reg[130]_0 ),
        .I2(\d[17]_i_2_n_0 ),
        .I3(\d_reg[131]_0 ),
        .I4(\d_reg[129]_0 ),
        .I5(\d_reg[15]_0 ),
        .O(\d[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \d[0]_i_55 
       (.I0(\d_reg[12]_0 ),
        .I1(\d_reg[126]_0 ),
        .I2(\d_reg[13]_0 ),
        .I3(\d_reg[127]_0 ),
        .I4(\d_reg[128]_0 ),
        .I5(\d[14]_i_2_n_0 ),
        .O(\d[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_57 
       (.I0(\d_reg[15]_0 ),
        .I1(\d_reg[129]_0 ),
        .I2(\d_reg[128]_0 ),
        .I3(\d[14]_i_2_n_0 ),
        .O(\d[0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_58 
       (.I0(\d_reg[13]_0 ),
        .I1(\d_reg[127]_0 ),
        .I2(\d_reg[126]_0 ),
        .I3(\d_reg[12]_0 ),
        .O(\d[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_59 
       (.I0(\d_reg[11]_0 ),
        .I1(\d_reg[125]_0 ),
        .I2(\d_reg[124]_0 ),
        .I3(\d[10]_i_2_n_0 ),
        .O(\d[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_60 
       (.I0(\d[9]_i_2_n_0 ),
        .I1(\d_reg[123]_0 ),
        .I2(\d_reg[122]_0 ),
        .I3(\d[8]_i_2_n_0 ),
        .O(\d[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_61 
       (.I0(\d_reg[128]_0 ),
        .I1(\d[14]_i_2_n_0 ),
        .I2(\d_reg[129]_0 ),
        .I3(\d_reg[15]_0 ),
        .O(\d[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_62 
       (.I0(\d_reg[127]_0 ),
        .I1(\d_reg[13]_0 ),
        .I2(\d_reg[126]_0 ),
        .I3(\d_reg[12]_0 ),
        .O(\d[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_63 
       (.I0(\d_reg[125]_0 ),
        .I1(\d_reg[11]_0 ),
        .I2(\d_reg[124]_0 ),
        .I3(\d[10]_i_2_n_0 ),
        .O(\d[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_64 
       (.I0(\d_reg[122]_0 ),
        .I1(\d[8]_i_2_n_0 ),
        .I2(\d_reg[123]_0 ),
        .I3(\d[9]_i_2_n_0 ),
        .O(\d[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_66 
       (.I0(\d_reg[15]_0 ),
        .I1(\d_reg[129]_0 ),
        .I2(\d_reg[128]_0 ),
        .I3(\d[14]_i_2_n_0 ),
        .O(\d[0]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_67 
       (.I0(\d_reg[13]_0 ),
        .I1(\d_reg[127]_0 ),
        .I2(\d_reg[126]_0 ),
        .I3(\d_reg[12]_0 ),
        .O(\d[0]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_68 
       (.I0(\d_reg[11]_0 ),
        .I1(\d_reg[125]_0 ),
        .I2(\d_reg[124]_0 ),
        .I3(\d[10]_i_2_n_0 ),
        .O(\d[0]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_69 
       (.I0(\d[9]_i_2_n_0 ),
        .I1(\d_reg[123]_0 ),
        .I2(\d_reg[122]_0 ),
        .I3(\d[8]_i_2_n_0 ),
        .O(\d[0]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_70 
       (.I0(\d_reg[128]_0 ),
        .I1(\d[14]_i_2_n_0 ),
        .I2(\d_reg[129]_0 ),
        .I3(\d_reg[15]_0 ),
        .O(\d[0]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_71 
       (.I0(\d_reg[127]_0 ),
        .I1(\d_reg[13]_0 ),
        .I2(\d_reg[126]_0 ),
        .I3(\d_reg[12]_0 ),
        .O(\d[0]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_72 
       (.I0(\d_reg[125]_0 ),
        .I1(\d_reg[11]_0 ),
        .I2(\d_reg[124]_0 ),
        .I3(\d[10]_i_2_n_0 ),
        .O(\d[0]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_73 
       (.I0(\d_reg[122]_0 ),
        .I1(\d[8]_i_2_n_0 ),
        .I2(\d_reg[123]_0 ),
        .I3(\d[9]_i_2_n_0 ),
        .O(\d[0]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \d[0]_i_74 
       (.I0(\d[10]_i_2_n_0 ),
        .I1(\d_reg[124]_0 ),
        .I2(\d_reg[11]_0 ),
        .I3(\d_reg[125]_0 ),
        .I4(\d_reg[123]_0 ),
        .I5(\d[9]_i_2_n_0 ),
        .O(\d[0]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \d[0]_i_75 
       (.I0(\d[6]_i_2_n_0 ),
        .I1(\d_reg[120]_0 ),
        .I2(\d[7]_i_2_n_0 ),
        .I3(\d_reg[121]_0 ),
        .I4(\d_reg[122]_0 ),
        .I5(\d[8]_i_2_n_0 ),
        .O(\d[0]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \d[0]_i_76 
       (.I0(\d_reg[4]_0 ),
        .I1(\d_reg[118]_0 ),
        .I2(\d[5]_i_2_n_0 ),
        .I3(\d_reg[119]_0 ),
        .I4(\d_reg[117]_0 ),
        .I5(\d[3]_i_2_n_0 ),
        .O(\d[0]_i_76_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \d[0]_i_77 
       (.I0(\d_reg[0]_0 ),
        .I1(\d_reg[82]_0 ),
        .I2(\d[0]_i_94_n_0 ),
        .I3(\d_reg[116]_0 ),
        .I4(\d_reg[2]_0 ),
        .O(\d[0]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_78 
       (.I0(\d[7]_i_2_n_0 ),
        .I1(\d_reg[121]_0 ),
        .I2(\d_reg[120]_0 ),
        .I3(\d[6]_i_2_n_0 ),
        .O(\d[0]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_79 
       (.I0(\d[5]_i_2_n_0 ),
        .I1(\d_reg[119]_0 ),
        .I2(\d_reg[118]_0 ),
        .I3(\d_reg[4]_0 ),
        .O(\d[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h4700B8FF47FFB800)) 
    \d[0]_i_7__0 
       (.I0(s1_j_req71_in),
        .I1(p_2_in),
        .I2(s1_j_req63_in),
        .I3(p_0_in0_in),
        .I4(\s1_reg[46] ),
        .I5(s1_j_req7),
        .O(\d_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_80 
       (.I0(\d[3]_i_2_n_0 ),
        .I1(\d_reg[117]_0 ),
        .I2(\d_reg[116]_0 ),
        .I3(\d_reg[2]_0 ),
        .O(\d[0]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_81 
       (.I0(\d_reg[1]_0 ),
        .I1(\d_reg[83]_0 ),
        .I2(\d_reg[82]_0 ),
        .I3(\d_reg[0]_0 ),
        .O(\d[0]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_82 
       (.I0(\d_reg[121]_0 ),
        .I1(\d[7]_i_2_n_0 ),
        .I2(\d_reg[120]_0 ),
        .I3(\d[6]_i_2_n_0 ),
        .O(\d[0]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_83 
       (.I0(\d_reg[119]_0 ),
        .I1(\d[5]_i_2_n_0 ),
        .I2(\d_reg[118]_0 ),
        .I3(\d_reg[4]_0 ),
        .O(\d[0]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_84 
       (.I0(\d_reg[116]_0 ),
        .I1(\d_reg[2]_0 ),
        .I2(\d_reg[117]_0 ),
        .I3(\d[3]_i_2_n_0 ),
        .O(\d[0]_i_84_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \d[0]_i_85 
       (.I0(\d[0]_i_94_n_0 ),
        .I1(\d_reg[82]_0 ),
        .I2(\d_reg[0]_0 ),
        .O(\d[0]_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_86 
       (.I0(\d[7]_i_2_n_0 ),
        .I1(\d_reg[121]_0 ),
        .I2(\d_reg[120]_0 ),
        .I3(\d[6]_i_2_n_0 ),
        .O(\d[0]_i_86_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_87 
       (.I0(\d[5]_i_2_n_0 ),
        .I1(\d_reg[119]_0 ),
        .I2(\d_reg[118]_0 ),
        .I3(\d_reg[4]_0 ),
        .O(\d[0]_i_87_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_88 
       (.I0(\d[3]_i_2_n_0 ),
        .I1(\d_reg[117]_0 ),
        .I2(\d_reg[116]_0 ),
        .I3(\d_reg[2]_0 ),
        .O(\d[0]_i_88_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \d[0]_i_89 
       (.I0(\d_reg[1]_0 ),
        .I1(\d_reg[83]_0 ),
        .I2(\d_reg[82]_0 ),
        .I3(\d_reg[0]_0 ),
        .O(\d[0]_i_89_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_90 
       (.I0(\d_reg[121]_0 ),
        .I1(\d[7]_i_2_n_0 ),
        .I2(\d_reg[120]_0 ),
        .I3(\d[6]_i_2_n_0 ),
        .O(\d[0]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_91 
       (.I0(\d_reg[119]_0 ),
        .I1(\d[5]_i_2_n_0 ),
        .I2(\d_reg[118]_0 ),
        .I3(\d_reg[4]_0 ),
        .O(\d[0]_i_91_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \d[0]_i_92 
       (.I0(\d_reg[116]_0 ),
        .I1(\d_reg[2]_0 ),
        .I2(\d_reg[117]_0 ),
        .I3(\d[3]_i_2_n_0 ),
        .O(\d[0]_i_92_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \d[0]_i_93 
       (.I0(\d[0]_i_94_n_0 ),
        .I1(\d_reg[82]_0 ),
        .I2(\d_reg[0]_0 ),
        .O(\d[0]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \d[0]_i_94 
       (.I0(\d_reg[15]_1 ),
        .I1(\s1_reg[57]_12 ),
        .I2(\xr[1][1]_i_2_n_0 ),
        .I3(\d_reg[83]_0 ),
        .O(\d[0]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[100]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_18 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr[1][18]_i_3_n_0 ),
        .I4(\d[18]_i_4_n_0 ),
        .I5(\d_reg[1]_3 ),
        .O(\d_reg[100]_0 ));
  LUT6 #(
    .INIT(64'h88880080AAAA22A2)) 
    \d[100]_i_3 
       (.I0(\s1_reg[38]_1 ),
        .I1(\d_reg[15]_1 ),
        .I2(\xr[1][18]_i_3_n_0 ),
        .I3(\d[18]_i_4_n_0 ),
        .I4(\d_reg[1]_3 ),
        .I5(\s1_reg[57]_16 ),
        .O(\d_reg[100]_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[101]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_19 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr[1][19]_i_3_n_0 ),
        .I4(\d[19]_i_3_n_0 ),
        .I5(\d_reg[1]_4 ),
        .O(\d_reg[101]_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[101]_i_3 
       (.I0(\s1_reg[38]_1 ),
        .I1(\s1_reg[57]_17 ),
        .I2(\d_reg[15]_1 ),
        .I3(\xr[1][19]_i_3_n_0 ),
        .I4(\d[19]_i_3_n_0 ),
        .I5(\d_reg[1]_4 ),
        .O(\d_reg[101]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[102]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_20 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr[1][20]_i_3_n_0 ),
        .I4(\d[20]_i_4_n_0 ),
        .I5(\d_reg[1]_5 ),
        .O(\d_reg[102]_0 ));
  LUT6 #(
    .INIT(64'h88880080AAAA22A2)) 
    \d[102]_i_3 
       (.I0(\s1_reg[38]_1 ),
        .I1(\d_reg[15]_1 ),
        .I2(\xr[1][20]_i_3_n_0 ),
        .I3(\d[20]_i_4_n_0 ),
        .I4(\d_reg[1]_5 ),
        .I5(\s1_reg[57]_18 ),
        .O(\d_reg[102]_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[103]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_21 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr[1][21]_i_3_n_0 ),
        .I4(\d[21]_i_3_n_0 ),
        .I5(\d_reg[1]_6 ),
        .O(\d_reg[103]_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[103]_i_3 
       (.I0(\s1_reg[38]_1 ),
        .I1(\s1_reg[57]_19 ),
        .I2(\d_reg[15]_1 ),
        .I3(\xr[1][21]_i_3_n_0 ),
        .I4(\d[21]_i_3_n_0 ),
        .I5(\d_reg[1]_6 ),
        .O(\d_reg[103]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[104]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_22 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr[1][22]_i_3_n_0 ),
        .I4(\d[22]_i_4_n_0 ),
        .I5(\d_reg[1]_7 ),
        .O(\d_reg[104]_0 ));
  LUT6 #(
    .INIT(64'h88880080AAAA22A2)) 
    \d[104]_i_3 
       (.I0(\s1_reg[38]_1 ),
        .I1(\d_reg[15]_1 ),
        .I2(\xr[1][22]_i_3_n_0 ),
        .I3(\d[22]_i_4_n_0 ),
        .I4(\d_reg[1]_7 ),
        .I5(\s1_reg[57]_20 ),
        .O(\d_reg[104]_1 ));
  LUT5 #(
    .INIT(32'hA2A2A202)) 
    \d[105]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_23 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr_reg[14][23] ),
        .I4(\d_reg[1]_13 ),
        .O(\d_reg[105]_0 ));
  LUT5 #(
    .INIT(32'hA2A2A202)) 
    \d[106]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_24 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr_reg[14][24] ),
        .I4(\d_reg[1]_14 ),
        .O(\d_reg[106]_0 ));
  LUT5 #(
    .INIT(32'hA2A2A202)) 
    \d[107]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_25 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr_reg[14][25] ),
        .I4(\d_reg[1]_15 ),
        .O(\d_reg[107]_0 ));
  LUT5 #(
    .INIT(32'hA2A2A202)) 
    \d[108]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_26 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr_reg[14][26] ),
        .I4(\d_reg[1]_16 ),
        .O(\d_reg[108]_0 ));
  LUT5 #(
    .INIT(32'hA2A2A202)) 
    \d[109]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_27 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr_reg[14][27] ),
        .I4(\d_reg[1]_17 ),
        .O(\d_reg[109]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[10]_i_1__1 
       (.I0(\d[10]_i_2_n_0 ),
        .O(\d_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'h202F2020202F2F2F)) 
    \d[10]_i_2 
       (.I0(\d[10]_i_3_n_0 ),
        .I1(\d[10]_i_4_n_0 ),
        .I2(\d_reg[15]_1 ),
        .I3(\s1_reg[56]_3 ),
        .I4(\s1_reg[57]_0 ),
        .I5(\s1_reg[56]_4 ),
        .O(\d[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555555DFFFFFFFDF)) 
    \d[10]_i_3 
       (.I0(\xr[1][27]_i_2_n_0 ),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(dbus_rdata[7]),
        .I3(\d_reg[2]_3 ),
        .I4(\d_reg[1]_18 ),
        .I5(dbus_rdata[10]),
        .O(\d[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \d[10]_i_4 
       (.I0(D[10]),
        .I1(\xr[1][31]_i_4_n_0 ),
        .I2(\d_reg_n_0_[10] ),
        .I3(\xr[1][31]_i_5_n_0 ),
        .I4(data1[10]),
        .I5(\xr[1][27]_i_2_n_0 ),
        .O(\d[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[110]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_28 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr[1][28]_i_3_n_0 ),
        .I4(\d[28]_i_3_n_0 ),
        .I5(\d_reg[1]_9 ),
        .O(\d_reg[110]_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[110]_i_3 
       (.I0(\s1_reg[38]_1 ),
        .I1(\s1_reg[57]_24 ),
        .I2(\d_reg[15]_1 ),
        .I3(\xr[1][28]_i_3_n_0 ),
        .I4(\d[28]_i_3_n_0 ),
        .I5(\d_reg[1]_9 ),
        .O(\d_reg[110]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[111]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_29 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr[1][29]_i_3_n_0 ),
        .I4(\d[29]_i_3_n_0 ),
        .I5(\d_reg[1]_10 ),
        .O(\d_reg[111]_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[111]_i_3 
       (.I0(\s1_reg[38]_1 ),
        .I1(\s1_reg[57]_25 ),
        .I2(\d_reg[15]_1 ),
        .I3(\xr[1][29]_i_3_n_0 ),
        .I4(\d[29]_i_3_n_0 ),
        .I5(\d_reg[1]_10 ),
        .O(\d_reg[111]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[112]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_30 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr[1][30]_i_3_n_0 ),
        .I4(\d[30]_i_3_n_0 ),
        .I5(\d_reg[1]_11 ),
        .O(\d_reg[112]_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[112]_i_3 
       (.I0(\s1_reg[38]_1 ),
        .I1(\s1_reg[57]_26 ),
        .I2(\d_reg[15]_1 ),
        .I3(\xr[1][30]_i_3_n_0 ),
        .I4(\d[30]_i_3_n_0 ),
        .I5(\d_reg[1]_11 ),
        .O(\d_reg[112]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \d[113]_i_1 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(\s1_reg[0] ),
        .O(\d[113]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[113]_i_3 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_31 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr[1][31]_i_6_n_0 ),
        .I4(\d[31]_i_3_n_0 ),
        .I5(\d_reg[1]_12 ),
        .O(\d_reg[113]_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[113]_i_4 
       (.I0(\s1_reg[38]_1 ),
        .I1(\s1_reg[57]_27 ),
        .I2(\d_reg[15]_1 ),
        .I3(\xr[1][31]_i_6_n_0 ),
        .I4(\d[31]_i_3_n_0 ),
        .I5(\d_reg[1]_12 ),
        .O(\d_reg[113]_0 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \d[114]_i_3 
       (.I0(dbus_rdata[0]),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d[0]_i_3__0_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_15 ),
        .O(\d_reg[82]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[115]_i_10 
       (.I0(\STAGE2.alu/data10 [1]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[1]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[115]_i_15_n_0 ),
        .O(\d[115]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \d[115]_i_15 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[1]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[1]_INST_0_i_5_n_0 ),
        .O(\d[115]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \d[115]_i_6 
       (.I0(ext_int_trigger),
        .I1(p_1_in8_in),
        .O(\d_reg[66]_0 ));
  LUT6 #(
    .INIT(64'h444FFFFF444F0000)) 
    \d[115]_i_7 
       (.I0(dbus_rdata[1]),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\xr[1][1]_i_4_n_0 ),
        .I3(\d[115]_i_8_n_0 ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_14 ),
        .O(\d_reg[83]_0 ));
  LUT6 #(
    .INIT(64'h5555540400005404)) 
    \d[115]_i_8 
       (.I0(\xr[1][31]_i_5_n_0 ),
        .I1(\dbus_addr[1]_INST_0_i_2_n_0 ),
        .I2(\STAGE2.alu_op [3]),
        .I3(\d[115]_i_10_n_0 ),
        .I4(\xr[1][31]_i_4_n_0 ),
        .I5(\d_reg_n_0_[1] ),
        .O(\d[115]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \d[116]_i_4 
       (.I0(dbus_rdata[2]),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d[2]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_13 ),
        .O(\d_reg[116]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[117]_i_4 
       (.I0(\xr_reg[14][3] ),
        .I1(\d_reg[129]_1 ),
        .I2(\s1_reg[52]_12 ),
        .O(\d_reg[117]_0 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \d[118]_i_4 
       (.I0(dbus_rdata[4]),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d[4]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_11 ),
        .O(\d_reg[118]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[119]_i_3 
       (.I0(\xr_reg[14][5] ),
        .I1(\d_reg[129]_1 ),
        .I2(\s1_reg[52]_10 ),
        .O(\d_reg[119]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[11]_i_1__1 
       (.I0(\d_reg[11]_0 ),
        .O(\d_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'h00F100F1FFFF0000)) 
    \d[11]_i_2 
       (.I0(dbus_rdata[11]),
        .I1(\d_reg[2]_2 ),
        .I2(\d[12]_i_4_n_0 ),
        .I3(\d[11]_i_3_n_0 ),
        .I4(\s1_reg[57]_2 ),
        .I5(\d_reg[15]_1 ),
        .O(\d_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \d[11]_i_3 
       (.I0(\STAGE2.TRAP.csr_reg[0][11] ),
        .I1(\xr[1][31]_i_4_n_0 ),
        .I2(\d_reg_n_0_[11] ),
        .I3(\xr[1][31]_i_5_n_0 ),
        .I4(data1[11]),
        .I5(\xr[1][27]_i_2_n_0 ),
        .O(\d[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[120]_i_4 
       (.I0(\xr_reg[14][6] ),
        .I1(\d_reg[129]_1 ),
        .I2(\s1_reg[52]_9 ),
        .O(\d_reg[120]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d[121]_i_3 
       (.I0(\xr_reg[14][7] ),
        .I1(\d_reg[129]_1 ),
        .I2(\s1_reg[52]_8 ),
        .O(\d_reg[121]_0 ));
  LUT6 #(
    .INIT(64'h00F1FFFF00F10000)) 
    \d[122]_i_3 
       (.I0(dbus_rdata[8]),
        .I1(\d_reg[2]_2 ),
        .I2(\d[12]_i_4_n_0 ),
        .I3(\d[8]_i_4_n_0 ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_7 ),
        .O(\d_reg[122]_0 ));
  LUT6 #(
    .INIT(64'h00F1FFFF00F10000)) 
    \d[123]_i_3 
       (.I0(dbus_rdata[9]),
        .I1(\d_reg[2]_2 ),
        .I2(\d[12]_i_4_n_0 ),
        .I3(\d[9]_i_4_n_0 ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_6 ),
        .O(\d_reg[123]_0 ));
  LUT6 #(
    .INIT(64'h00F1FFFF00F10000)) 
    \d[124]_i_3 
       (.I0(dbus_rdata[10]),
        .I1(\d_reg[2]_2 ),
        .I2(\d[12]_i_4_n_0 ),
        .I3(\d[10]_i_4_n_0 ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_5 ),
        .O(\d_reg[124]_0 ));
  LUT6 #(
    .INIT(64'h00F1FFFF00F10000)) 
    \d[125]_i_3 
       (.I0(dbus_rdata[11]),
        .I1(\d_reg[2]_2 ),
        .I2(\d[12]_i_4_n_0 ),
        .I3(\d[11]_i_3_n_0 ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_4 ),
        .O(\d_reg[125]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \d[125]_i_4 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(Q[0]),
        .O(\d_reg[125]_1 ));
  LUT6 #(
    .INIT(64'h00F1FFFF00F10000)) 
    \d[126]_i_3 
       (.I0(dbus_rdata[12]),
        .I1(\d_reg[2]_2 ),
        .I2(\d[12]_i_4_n_0 ),
        .I3(\d[12]_i_5_n_0 ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_3 ),
        .O(\d_reg[126]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \d[126]_i_4 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(Q[1]),
        .O(\d_reg[126]_1 ));
  LUT6 #(
    .INIT(64'h00F1FFFF00F10000)) 
    \d[127]_i_3 
       (.I0(dbus_rdata[13]),
        .I1(\d_reg[2]_2 ),
        .I2(\d[12]_i_4_n_0 ),
        .I3(\d[13]_i_4_n_0 ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_2 ),
        .O(\d_reg[127]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \d[127]_i_4 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(Q[2]),
        .O(\d_reg[127]_1 ));
  LUT6 #(
    .INIT(64'h202F2020202F2F2F)) 
    \d[128]_i_3 
       (.I0(\d[14]_i_3_n_0 ),
        .I1(\d[14]_i_4_n_0 ),
        .I2(\d_reg[129]_1 ),
        .I3(\s1_reg[51] ),
        .I4(\s1_reg[52]_1 ),
        .I5(\s1_reg[51]_0 ),
        .O(\d_reg[128]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \d[129]_i_4 
       (.I0(\d_reg[66]_1 ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d[15]_i_4_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52] ),
        .O(\d_reg[129]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[12]_i_1__1 
       (.I0(\d_reg[12]_0 ),
        .O(\d_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'h0000FF03AAAAAAAA)) 
    \d[12]_i_2 
       (.I0(\s1_reg[57]_1 ),
        .I1(dbus_rdata[12]),
        .I2(\d_reg[2]_2 ),
        .I3(\d[12]_i_4_n_0 ),
        .I4(\d[12]_i_5_n_0 ),
        .I5(\d_reg[15]_1 ),
        .O(\d_reg[12]_0 ));
  LUT5 #(
    .INIT(32'h000DFFFF)) 
    \d[12]_i_4 
       (.I0(dbus_rdata[7]),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(\d_reg[2]_3 ),
        .I3(\d_reg[1]_18 ),
        .I4(\xr[1][27]_i_2_n_0 ),
        .O(\d[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \d[12]_i_5 
       (.I0(D[11]),
        .I1(\xr[1][31]_i_4_n_0 ),
        .I2(\d_reg_n_0_[12] ),
        .I3(\xr[1][31]_i_5_n_0 ),
        .I4(data1[12]),
        .I5(\xr[1][27]_i_2_n_0 ),
        .O(\d[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[130]_i_3 
       (.I0(\d_reg[1]_1 ),
        .I1(\d[16]_i_4_n_0 ),
        .I2(\xr[1][16]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_16 ),
        .O(\d_reg[130]_0 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[131]_i_3 
       (.I0(\d_reg[1]_2 ),
        .I1(\d[17]_i_4_n_0 ),
        .I2(\xr[1][17]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_17 ),
        .O(\d_reg[131]_0 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[132]_i_3 
       (.I0(\d_reg[1]_3 ),
        .I1(\d[18]_i_4_n_0 ),
        .I2(\xr[1][18]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_18 ),
        .O(\d_reg[132]_0 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[133]_i_3 
       (.I0(\d_reg[1]_4 ),
        .I1(\d[19]_i_3_n_0 ),
        .I2(\xr[1][19]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_19 ),
        .O(\d_reg[133]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \d[133]_i_4 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(Q[3]),
        .O(\d_reg[133]_1 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[134]_i_3 
       (.I0(\d_reg[1]_5 ),
        .I1(\d[20]_i_4_n_0 ),
        .I2(\xr[1][20]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_20 ),
        .O(\d_reg[134]_0 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[135]_i_4 
       (.I0(\d_reg[1]_6 ),
        .I1(\d[21]_i_3_n_0 ),
        .I2(\xr[1][21]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_21 ),
        .O(\d_reg[135]_0 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[136]_i_4 
       (.I0(\d_reg[1]_7 ),
        .I1(\d[22]_i_4_n_0 ),
        .I2(\xr[1][22]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_22 ),
        .O(\d_reg[136]_0 ));
  LUT6 #(
    .INIT(64'h00BFFFFF00BF0000)) 
    \d[137]_i_3 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d_reg[2]_4 ),
        .I3(\xr_reg[14][23] ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_23 ),
        .O(\d_reg[137]_0 ));
  LUT6 #(
    .INIT(64'h00BFFFFF00BF0000)) 
    \d[138]_i_3 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d_reg[2]_5 ),
        .I3(\xr_reg[14][24] ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_24 ),
        .O(\d_reg[138]_0 ));
  LUT6 #(
    .INIT(64'h00BFFFFF00BF0000)) 
    \d[139]_i_4 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d_reg[2]_6 ),
        .I3(\xr_reg[14][25] ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_25 ),
        .O(\d_reg[139]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[13]_i_1__1 
       (.I0(\d_reg[13]_0 ),
        .O(\d_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'h202F2020202F2F2F)) 
    \d[13]_i_2 
       (.I0(\d[13]_i_3_n_0 ),
        .I1(\d[13]_i_4_n_0 ),
        .I2(\d_reg[15]_1 ),
        .I3(\s1_reg[56]_1 ),
        .I4(\s1_reg[57]_0 ),
        .I5(\s1_reg[56]_2 ),
        .O(\d_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h555555DFFFFFFFDF)) 
    \d[13]_i_3 
       (.I0(\xr[1][27]_i_2_n_0 ),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(dbus_rdata[7]),
        .I3(\d_reg[2]_3 ),
        .I4(\d_reg[1]_18 ),
        .I5(dbus_rdata[13]),
        .O(\d[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \d[13]_i_4 
       (.I0(D[12]),
        .I1(\xr[1][31]_i_4_n_0 ),
        .I2(\d_reg_n_0_[13] ),
        .I3(\xr[1][31]_i_5_n_0 ),
        .I4(data1[13]),
        .I5(\xr[1][27]_i_2_n_0 ),
        .O(\d[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00BFFFFF00BF0000)) 
    \d[140]_i_3 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d_reg[2]_7 ),
        .I3(\xr_reg[14][26] ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_26 ),
        .O(\d_reg[140]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \d[140]_i_4 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(Q[4]),
        .O(\d_reg[140]_1 ));
  LUT6 #(
    .INIT(64'h00BFFFFF00BF0000)) 
    \d[141]_i_3 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d_reg[2]_8 ),
        .I3(\xr_reg[14][27] ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_27 ),
        .O(\d_reg[141]_0 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[142]_i_3 
       (.I0(\d_reg[1]_9 ),
        .I1(\d[28]_i_3_n_0 ),
        .I2(\xr[1][28]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_28 ),
        .O(\d_reg[142]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \d[142]_i_4 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(Q[5]),
        .O(\d_reg[142]_1 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[143]_i_4 
       (.I0(\d_reg[1]_10 ),
        .I1(\d[29]_i_3_n_0 ),
        .I2(\xr[1][29]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_29 ),
        .O(\d_reg[143]_0 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[144]_i_4 
       (.I0(\d_reg[1]_11 ),
        .I1(\d[30]_i_3_n_0 ),
        .I2(\xr[1][30]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_30 ),
        .O(\d_reg[144]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \d[145]_i_11 
       (.I0(s2_rd[0]),
        .I1(\s1_reg[49] ),
        .I2(s2_rd[2]),
        .I3(\s1_reg[51]_1 ),
        .O(\d[145]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[145]_i_3 
       (.I0(\d_reg[1]_12 ),
        .I1(\d[31]_i_3_n_0 ),
        .I2(\xr[1][31]_i_6_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_31 ),
        .O(\d_reg[145]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \d[145]_i_6 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(Q[6]),
        .O(\d_reg[145]_1 ));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \d[145]_i_9 
       (.I0(regfile_wreq),
        .I1(\d[145]_i_11_n_0 ),
        .I2(s2_rd[3]),
        .I3(\s1_reg[52]_1 ),
        .I4(s2_rd[1]),
        .I5(\s1_reg[50] ),
        .O(\d_reg[129]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[14]_i_1__1 
       (.I0(\d[14]_i_2_n_0 ),
        .O(\d_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'h202F2020202F2F2F)) 
    \d[14]_i_2 
       (.I0(\d[14]_i_3_n_0 ),
        .I1(\d[14]_i_4_n_0 ),
        .I2(\d_reg[15]_1 ),
        .I3(\s1_reg[56] ),
        .I4(\s1_reg[57]_0 ),
        .I5(\s1_reg[56]_0 ),
        .O(\d[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h777F7773777F777F)) 
    \d[14]_i_3 
       (.I0(dbus_rdata[14]),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d_reg[1]_18 ),
        .I3(\d_reg[2]_3 ),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(dbus_rdata[7]),
        .O(\d[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \d[14]_i_4 
       (.I0(D[13]),
        .I1(\xr[1][31]_i_4_n_0 ),
        .I2(\d_reg_n_0_[14] ),
        .I3(\xr[1][31]_i_5_n_0 ),
        .I4(data1[14]),
        .I5(\xr[1][27]_i_2_n_0 ),
        .O(\d[14]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[15]_i_1__1 
       (.I0(\d_reg[15]_0 ),
        .O(\d_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \d[15]_i_2 
       (.I0(\s1_reg[57] ),
        .I1(\d_reg[66]_1 ),
        .I2(\xr[1][27]_i_2_n_0 ),
        .I3(\d[15]_i_4_n_0 ),
        .I4(\d_reg[15]_1 ),
        .O(\d_reg[15]_0 ));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \d[15]_i_4 
       (.I0(\d_reg_n_0_[15] ),
        .I1(\xr[1][31]_i_4_n_0 ),
        .I2(D[14]),
        .I3(\xr[1][31]_i_5_n_0 ),
        .I4(data1[15]),
        .O(\d[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \d[16]_i_10 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[16]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[17]_INST_0_i_4_n_0 ),
        .O(\d[16]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[16]_i_1__1 
       (.I0(\d[16]_i_2_n_0 ),
        .O(\d_reg[31]_0 [16]));
  LUT5 #(
    .INIT(32'h3033AAAA)) 
    \d[16]_i_2 
       (.I0(\s1_reg[57]_14 ),
        .I1(\d_reg[1]_1 ),
        .I2(\d[16]_i_4_n_0 ),
        .I3(\xr[1][16]_i_3_n_0 ),
        .I4(\d_reg[15]_1 ),
        .O(\d[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \d[16]_i_4 
       (.I0(\dbus_addr[16]_INST_0_i_2_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\d[16]_i_9_n_0 ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(\d_reg_n_0_[16] ),
        .I5(\xr[1][31]_i_5_n_0 ),
        .O(\d[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[16]_i_9 
       (.I0(\STAGE2.alu/data10 [16]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[16]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[16]_i_10_n_0 ),
        .O(\d[16]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \d[17]_i_10 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[17]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[18]_INST_0_i_4_n_0 ),
        .O(\d[17]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[17]_i_1__1 
       (.I0(\d[17]_i_2_n_0 ),
        .O(\d_reg[31]_0 [17]));
  LUT5 #(
    .INIT(32'h3033AAAA)) 
    \d[17]_i_2 
       (.I0(\s1_reg[57]_15 ),
        .I1(\d_reg[1]_2 ),
        .I2(\d[17]_i_4_n_0 ),
        .I3(\xr[1][17]_i_3_n_0 ),
        .I4(\d_reg[15]_1 ),
        .O(\d[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \d[17]_i_4 
       (.I0(\dbus_addr[17]_INST_0_i_2_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\d[17]_i_9_n_0 ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(\d_reg_n_0_[17] ),
        .I5(\xr[1][31]_i_5_n_0 ),
        .O(\d[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[17]_i_9 
       (.I0(\STAGE2.alu/data10 [17]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[17]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[17]_i_10_n_0 ),
        .O(\d[17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \d[18]_i_10 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[18]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[19]_INST_0_i_9_n_0 ),
        .O(\d[18]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[18]_i_1__1 
       (.I0(\d[18]_i_2_n_0 ),
        .O(\d_reg[31]_0 [18]));
  LUT5 #(
    .INIT(32'h3033AAAA)) 
    \d[18]_i_2 
       (.I0(\s1_reg[57]_16 ),
        .I1(\d_reg[1]_3 ),
        .I2(\d[18]_i_4_n_0 ),
        .I3(\xr[1][18]_i_3_n_0 ),
        .I4(\d_reg[15]_1 ),
        .O(\d[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \d[18]_i_4 
       (.I0(\dbus_addr[18]_INST_0_i_2_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\d[18]_i_9_n_0 ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(\d_reg_n_0_[18] ),
        .I5(\xr[1][31]_i_5_n_0 ),
        .O(\d[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[18]_i_9 
       (.I0(\STAGE2.alu/data10 [18]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[18]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[18]_i_10_n_0 ),
        .O(\d[18]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \d[19]_i_10 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[19]_INST_0_i_9_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[20]_INST_0_i_4_n_0 ),
        .O(\d[19]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[19]_i_1__1 
       (.I0(\d[19]_i_2_n_0 ),
        .O(\d_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[19]_i_2 
       (.I0(\d_reg[1]_4 ),
        .I1(\d[19]_i_3_n_0 ),
        .I2(\xr[1][19]_i_3_n_0 ),
        .I3(\d_reg[15]_1 ),
        .I4(\s1_reg[57]_17 ),
        .O(\d[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \d[19]_i_3 
       (.I0(\dbus_addr[19]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\d[19]_i_5_n_0 ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(\d_reg_n_0_[19] ),
        .I5(\xr[1][31]_i_5_n_0 ),
        .O(\d[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[19]_i_5 
       (.I0(\STAGE2.alu/data10 [19]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[19]_INST_0_i_8_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[19]_i_10_n_0 ),
        .O(\d[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[1]_i_1__1 
       (.I0(\d_reg[1]_0 ),
        .O(\d_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d[1]_i_2 
       (.I0(\xr[1][1]_i_2_n_0 ),
        .I1(\s1_reg[57]_12 ),
        .I2(\d_reg[15]_1 ),
        .O(\d_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \d[20]_i_10 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[20]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[21]_INST_0_i_4_n_0 ),
        .O(\d[20]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[20]_i_1__1 
       (.I0(\d[20]_i_2_n_0 ),
        .O(\d_reg[31]_0 [20]));
  LUT5 #(
    .INIT(32'h3033AAAA)) 
    \d[20]_i_2 
       (.I0(\s1_reg[57]_18 ),
        .I1(\d_reg[1]_5 ),
        .I2(\d[20]_i_4_n_0 ),
        .I3(\xr[1][20]_i_3_n_0 ),
        .I4(\d_reg[15]_1 ),
        .O(\d[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \d[20]_i_4 
       (.I0(\dbus_addr[20]_INST_0_i_2_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\d[20]_i_9_n_0 ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(\d_reg_n_0_[20] ),
        .I5(\xr[1][31]_i_5_n_0 ),
        .O(\d[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[20]_i_9 
       (.I0(\STAGE2.alu/data10 [20]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[20]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[20]_i_10_n_0 ),
        .O(\d[20]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \d[21]_i_10 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[21]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[22]_INST_0_i_4_n_0 ),
        .O(\d[21]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[21]_i_1__1 
       (.I0(\d[21]_i_2_n_0 ),
        .O(\d_reg[31]_0 [21]));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[21]_i_2 
       (.I0(\d_reg[1]_6 ),
        .I1(\d[21]_i_3_n_0 ),
        .I2(\xr[1][21]_i_3_n_0 ),
        .I3(\d_reg[15]_1 ),
        .I4(\s1_reg[57]_19 ),
        .O(\d[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \d[21]_i_3 
       (.I0(\dbus_addr[21]_INST_0_i_2_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\d[21]_i_5_n_0 ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(\d_reg_n_0_[21] ),
        .I5(\xr[1][31]_i_5_n_0 ),
        .O(\d[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[21]_i_5 
       (.I0(\STAGE2.alu/data10 [21]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[21]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[21]_i_10_n_0 ),
        .O(\d[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \d[22]_i_10 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[22]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[23]_INST_0_i_9_n_0 ),
        .O(\d[22]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[22]_i_1__1 
       (.I0(\d[22]_i_2_n_0 ),
        .O(\d_reg[31]_0 [22]));
  LUT5 #(
    .INIT(32'h3033AAAA)) 
    \d[22]_i_2 
       (.I0(\s1_reg[57]_20 ),
        .I1(\d_reg[1]_7 ),
        .I2(\d[22]_i_4_n_0 ),
        .I3(\xr[1][22]_i_3_n_0 ),
        .I4(\d_reg[15]_1 ),
        .O(\d[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \d[22]_i_4 
       (.I0(\dbus_addr[22]_INST_0_i_2_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\d[22]_i_9_n_0 ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(\d_reg_n_0_[22] ),
        .I5(\xr[1][31]_i_5_n_0 ),
        .O(\d[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[22]_i_9 
       (.I0(\STAGE2.alu/data10 [22]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[22]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[22]_i_10_n_0 ),
        .O(\d[22]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[23]_i_1__1 
       (.I0(\d[23]_i_2_n_0 ),
        .O(\d_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'h101F1010101F1F1F)) 
    \d[23]_i_2 
       (.I0(\d_reg[1]_13 ),
        .I1(\xr_reg[14][23] ),
        .I2(\d_reg[15]_1 ),
        .I3(\s1_reg[56]_7 ),
        .I4(\s1_reg[57]_0 ),
        .I5(\s1_reg[56]_8 ),
        .O(\d[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[24]_i_1__1 
       (.I0(\d[24]_i_2_n_0 ),
        .O(\d_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'h0000CFFFAAAAAAAA)) 
    \d[24]_i_2 
       (.I0(\s1_reg[57]_21 ),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(\xr[1][27]_i_2_n_0 ),
        .I3(\d_reg[2]_5 ),
        .I4(\xr_reg[14][24] ),
        .I5(\d_reg[15]_1 ),
        .O(\d[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[25]_i_1__1 
       (.I0(\d[25]_i_2_n_0 ),
        .O(\d_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'h00BF00BFFFFF0000)) 
    \d[25]_i_2 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d_reg[2]_6 ),
        .I3(\xr_reg[14][25] ),
        .I4(\s1_reg[57]_22 ),
        .I5(\d_reg[15]_1 ),
        .O(\d[25]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[26]_i_1__1 
       (.I0(\d[26]_i_2_n_0 ),
        .O(\d_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'h0000CFFFAAAAAAAA)) 
    \d[26]_i_2 
       (.I0(\s1_reg[57]_23 ),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(\xr[1][27]_i_2_n_0 ),
        .I3(\d_reg[2]_7 ),
        .I4(\xr_reg[14][26] ),
        .I5(\d_reg[15]_1 ),
        .O(\d[26]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[27]_i_1__1 
       (.I0(\d[27]_i_2_n_0 ),
        .O(\d_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'h101F1010101F1F1F)) 
    \d[27]_i_2 
       (.I0(\d_reg[1]_17 ),
        .I1(\xr_reg[14][27] ),
        .I2(\d_reg[15]_1 ),
        .I3(\s1_reg[56]_9 ),
        .I4(\s1_reg[57]_0 ),
        .I5(\s1_reg[56]_10 ),
        .O(\d[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \d[28]_i_10 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[28]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[29]_INST_0_i_4_n_0 ),
        .O(\d[28]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[28]_i_1__1 
       (.I0(\d[28]_i_2_n_0 ),
        .O(\d_reg[31]_0 [28]));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[28]_i_2 
       (.I0(\d_reg[1]_9 ),
        .I1(\d[28]_i_3_n_0 ),
        .I2(\xr[1][28]_i_3_n_0 ),
        .I3(\d_reg[15]_1 ),
        .I4(\s1_reg[57]_24 ),
        .O(\d[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \d[28]_i_3 
       (.I0(\dbus_addr[28]_INST_0_i_2_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\d[28]_i_5_n_0 ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(\d_reg_n_0_[28] ),
        .I5(\xr[1][31]_i_5_n_0 ),
        .O(\d[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[28]_i_5 
       (.I0(\STAGE2.alu/data10 [28]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[28]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[28]_i_10_n_0 ),
        .O(\d[28]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \d[29]_i_10 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[29]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[30]_INST_0_i_9_n_0 ),
        .O(\d[29]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[29]_i_1__1 
       (.I0(\d[29]_i_2_n_0 ),
        .O(\d_reg[31]_0 [29]));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[29]_i_2 
       (.I0(\d_reg[1]_10 ),
        .I1(\d[29]_i_3_n_0 ),
        .I2(\xr[1][29]_i_3_n_0 ),
        .I3(\d_reg[15]_1 ),
        .I4(\s1_reg[57]_25 ),
        .O(\d[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \d[29]_i_3 
       (.I0(\dbus_addr[29]_INST_0_i_2_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\d[29]_i_5_n_0 ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(\d_reg_n_0_[29] ),
        .I5(\xr[1][31]_i_5_n_0 ),
        .O(\d[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[29]_i_5 
       (.I0(\STAGE2.alu/data10 [29]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[29]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[29]_i_10_n_0 ),
        .O(\d[29]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[2]_i_1__1 
       (.I0(\d_reg[2]_0 ),
        .O(\d_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'h7474FF00)) 
    \d[2]_i_2 
       (.I0(dbus_rdata[2]),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d[2]_i_3_n_0 ),
        .I3(\s1_reg[57]_11 ),
        .I4(\d_reg[15]_1 ),
        .O(\d_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h47444777)) 
    \d[2]_i_3 
       (.I0(data1[2]),
        .I1(\xr[1][31]_i_5_n_0 ),
        .I2(\d_reg_n_0_[2] ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(D[2]),
        .O(\d[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \d[30]_i_10 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[30]_INST_0_i_9_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[30]_INST_0_i_10_n_0 ),
        .O(\d[30]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[30]_i_1__1 
       (.I0(\d[30]_i_2_n_0 ),
        .O(\d_reg[31]_0 [30]));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[30]_i_2 
       (.I0(\d_reg[1]_11 ),
        .I1(\d[30]_i_3_n_0 ),
        .I2(\xr[1][30]_i_3_n_0 ),
        .I3(\d_reg[15]_1 ),
        .I4(\s1_reg[57]_26 ),
        .O(\d[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \d[30]_i_3 
       (.I0(\dbus_addr[30]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\d[30]_i_5_n_0 ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(\d_reg_n_0_[30] ),
        .I5(\xr[1][31]_i_5_n_0 ),
        .O(\d[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[30]_i_5 
       (.I0(\STAGE2.alu/data10 [30]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[30]_INST_0_i_8_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[30]_i_10_n_0 ),
        .O(\d[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[31]_i_1 
       (.I0(\d[31]_i_2__1_n_0 ),
        .O(\d_reg[31]_0 [31]));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \d[31]_i_2__1 
       (.I0(\d_reg[1]_12 ),
        .I1(\d[31]_i_3_n_0 ),
        .I2(\xr[1][31]_i_6_n_0 ),
        .I3(\d_reg[15]_1 ),
        .I4(\s1_reg[57]_27 ),
        .O(\d[31]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \d[31]_i_3 
       (.I0(\dbus_addr[31]_INST_0_i_1_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\dbus_addr[31]_INST_0_i_2_n_0 ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(\d_reg_n_0_[31] ),
        .I5(\xr[1][31]_i_5_n_0 ),
        .O(\d[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \d[31]_i_4 
       (.I0(regfile_wreq),
        .I1(\d[31]_i_7_n_0 ),
        .I2(s2_rd[3]),
        .I3(\s1_reg[57]_0 ),
        .I4(s2_rd[0]),
        .I5(\s1_reg[54]_rep ),
        .O(\d_reg[15]_1 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \d[31]_i_6 
       (.I0(\d_reg[2]_1 ),
        .I1(\s2_reg[0] ),
        .I2(s2_rd[3]),
        .I3(s2_rd[0]),
        .I4(s2_rd[2]),
        .I5(s2_rd[1]),
        .O(regfile_wreq));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \d[31]_i_7 
       (.I0(s2_rd[2]),
        .I1(\s1_reg[33] [33]),
        .I2(s2_rd[1]),
        .I3(\s1_reg[55] ),
        .O(\d[31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[3]_i_1__1 
       (.I0(\d[3]_i_2_n_0 ),
        .O(\d_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d[3]_i_2 
       (.I0(\xr_reg[14][3] ),
        .I1(\s1_reg[57]_10 ),
        .I2(\d_reg[15]_1 ),
        .O(\d[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[4]_i_1__1 
       (.I0(\d_reg[4]_0 ),
        .O(\d_reg[31]_0 [4]));
  LUT5 #(
    .INIT(32'h7474FF00)) 
    \d[4]_i_2 
       (.I0(dbus_rdata[4]),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d[4]_i_3_n_0 ),
        .I3(\s1_reg[57]_9 ),
        .I4(\d_reg[15]_1 ),
        .O(\d_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h47444777)) 
    \d[4]_i_3 
       (.I0(data1[4]),
        .I1(\xr[1][31]_i_5_n_0 ),
        .I2(\d_reg_n_0_[4] ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(D[4]),
        .O(\d[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[5]_i_1__1 
       (.I0(\d[5]_i_2_n_0 ),
        .O(\d_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d[5]_i_2 
       (.I0(\xr_reg[14][5] ),
        .I1(\s1_reg[57]_8 ),
        .I2(\d_reg[15]_1 ),
        .O(\d[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hFACACACA)) 
    \d[66]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(\s1_reg[48]_0 ),
        .I2(\s1_reg[0] ),
        .I3(ext_int_trigger),
        .I4(p_1_in9_in),
        .O(\d[66]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[6]_i_1__1 
       (.I0(\d[6]_i_2_n_0 ),
        .O(\d_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \d[6]_i_2 
       (.I0(\xr_reg[14][6] ),
        .I1(\s1_reg[57]_7 ),
        .I2(\d_reg[15]_1 ),
        .O(\d[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[7]_i_1__1 
       (.I0(\d[7]_i_2_n_0 ),
        .O(\d_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \d[7]_i_2 
       (.I0(\s1_reg[57]_6 ),
        .I1(\xr_reg[14][7] ),
        .I2(\d_reg[15]_1 ),
        .O(\d[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4744474447774744)) 
    \d[84]_i_7 
       (.I0(dbus_rdata[2]),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(data1[2]),
        .I3(\xr[1][31]_i_5_n_0 ),
        .I4(\d[84]_i_8_n_0 ),
        .I5(\d[84]_i_9_n_0 ),
        .O(\d_reg[84]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \d[84]_i_8 
       (.I0(\d_reg_n_0_[2] ),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .I4(s2_op[1]),
        .O(\d[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \d[84]_i_9 
       (.I0(\dbus_addr[2]_INST_0_i_1_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\d_reg[84]_i_10_n_0 ),
        .I3(\STAGE2.alu_op [2]),
        .I4(\STAGE2.alu/data10 [2]),
        .I5(\xr[1][31]_i_4_n_0 ),
        .O(\d[84]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \d[86]_i_10 
       (.I0(\dbus_addr[4]_INST_0_i_1_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\d_reg[86]_i_11_n_0 ),
        .I3(\STAGE2.alu_op [2]),
        .I4(\STAGE2.alu/data10 [4]),
        .I5(\xr[1][31]_i_4_n_0 ),
        .O(\d[86]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4744474447774744)) 
    \d[86]_i_8 
       (.I0(dbus_rdata[4]),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(data1[4]),
        .I3(\xr[1][31]_i_5_n_0 ),
        .I4(\d[86]_i_9_n_0 ),
        .I5(\d[86]_i_10_n_0 ),
        .O(\d_reg[86]_0 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \d[86]_i_9 
       (.I0(\d_reg_n_0_[4] ),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .I4(s2_op[1]),
        .O(\d[86]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[8]_i_1__1 
       (.I0(\d[8]_i_2_n_0 ),
        .O(\d_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'h0000FF03AAAAAAAA)) 
    \d[8]_i_2 
       (.I0(\s1_reg[57]_5 ),
        .I1(dbus_rdata[8]),
        .I2(\d_reg[2]_2 ),
        .I3(\d[12]_i_4_n_0 ),
        .I4(\d[8]_i_4_n_0 ),
        .I5(\d_reg[15]_1 ),
        .O(\d[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \d[8]_i_4 
       (.I0(D[8]),
        .I1(\xr[1][31]_i_4_n_0 ),
        .I2(\d_reg_n_0_[8] ),
        .I3(\xr[1][31]_i_5_n_0 ),
        .I4(data1[8]),
        .I5(\xr[1][27]_i_2_n_0 ),
        .O(\d[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[90]_i_10 
       (.I0(\STAGE2.alu/data10 [8]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[8]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[90]_i_11_n_0 ),
        .O(\d[90]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \d[90]_i_11 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[8]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[9]_INST_0_i_4_n_0 ),
        .O(\d[90]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF3550000)) 
    \d[90]_i_2 
       (.I0(\s1_reg[57]_5 ),
        .I1(\d[90]_i_5_n_0 ),
        .I2(\d[8]_i_4_n_0 ),
        .I3(\d_reg[15]_1 ),
        .I4(\s1_reg[38]_1 ),
        .I5(\s1_reg[62] ),
        .O(\d_reg[90]_0 ));
  LUT6 #(
    .INIT(64'h555555DFFFFFFFDF)) 
    \d[90]_i_5 
       (.I0(\xr[1][27]_i_2_n_0 ),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(dbus_rdata[7]),
        .I3(\d_reg[2]_3 ),
        .I4(\d_reg[1]_18 ),
        .I5(dbus_rdata[8]),
        .O(\d[90]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00200220A8AAAAAA)) 
    \d[90]_i_7 
       (.I0(\d[90]_i_5_n_0 ),
        .I1(s2_op[3]),
        .I2(s2_op[2]),
        .I3(s2_op[1]),
        .I4(data1[8]),
        .I5(\d[90]_i_9_n_0 ),
        .O(\d_reg[90]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[90]_i_9 
       (.I0(\d_reg_n_0_[8] ),
        .I1(\xr[1][31]_i_4_n_0 ),
        .I2(\d[90]_i_10_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[8]_INST_0_i_2_n_0 ),
        .O(\d[90]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[91]_i_10 
       (.I0(\STAGE2.alu/data10 [9]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[9]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[91]_i_11_n_0 ),
        .O(\d[91]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \d[91]_i_11 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[9]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[10]_INST_0_i_4_n_0 ),
        .O(\d[91]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0DF0000)) 
    \d[91]_i_2 
       (.I0(\d[9]_i_3_n_0 ),
        .I1(\d[9]_i_4_n_0 ),
        .I2(\d_reg[15]_1 ),
        .I3(\s1_reg[57]_4 ),
        .I4(\s1_reg[38]_1 ),
        .I5(\s1_reg[63] ),
        .O(\d_reg[91]_0 ));
  LUT6 #(
    .INIT(64'h00200220A8AAAAAA)) 
    \d[91]_i_7 
       (.I0(\d[9]_i_3_n_0 ),
        .I1(s2_op[3]),
        .I2(s2_op[2]),
        .I3(s2_op[1]),
        .I4(data1[9]),
        .I5(\d[91]_i_9_n_0 ),
        .O(\d_reg[91]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[91]_i_9 
       (.I0(\d_reg_n_0_[9] ),
        .I1(\xr[1][31]_i_4_n_0 ),
        .I2(\d[91]_i_10_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[9]_INST_0_i_2_n_0 ),
        .O(\d[91]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[92]_i_10 
       (.I0(\d_reg_n_0_[10] ),
        .I1(\xr[1][31]_i_4_n_0 ),
        .I2(\d[92]_i_11_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[10]_INST_0_i_2_n_0 ),
        .O(\d[92]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[92]_i_11 
       (.I0(\STAGE2.alu/data10 [10]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[10]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[92]_i_12_n_0 ),
        .O(\d[92]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \d[92]_i_12 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[10]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[11]_INST_0_i_9_n_0 ),
        .O(\d[92]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0DF0000)) 
    \d[92]_i_2 
       (.I0(\d[10]_i_3_n_0 ),
        .I1(\d[10]_i_4_n_0 ),
        .I2(\d_reg[15]_1 ),
        .I3(\s1_reg[57]_3 ),
        .I4(\s1_reg[38]_1 ),
        .I5(\s1_reg[64] ),
        .O(\d_reg[92]_0 ));
  LUT6 #(
    .INIT(64'h00200220A8AAAAAA)) 
    \d[92]_i_7 
       (.I0(\d[10]_i_3_n_0 ),
        .I1(s2_op[3]),
        .I2(s2_op[2]),
        .I3(s2_op[1]),
        .I4(data1[10]),
        .I5(\d[92]_i_10_n_0 ),
        .O(\d_reg[92]_1 ));
  LUT6 #(
    .INIT(64'h08AA0800AAAAAAAA)) 
    \d[93]_i_2 
       (.I0(\s1_reg[38]_0 ),
        .I1(\d[93]_i_5_n_0 ),
        .I2(\d[11]_i_3_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_4 ),
        .I5(\s1_reg[48] ),
        .O(\d_reg[93]_0 ));
  LUT6 #(
    .INIT(64'h555555DFFFFFFFDF)) 
    \d[93]_i_5 
       (.I0(\xr[1][27]_i_2_n_0 ),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(dbus_rdata[7]),
        .I3(\d_reg[2]_3 ),
        .I4(\d_reg[1]_18 ),
        .I5(dbus_rdata[11]),
        .O(\d[93]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h08AA0800AAAAAAAA)) 
    \d[94]_i_2 
       (.I0(\s1_reg[38] ),
        .I1(\d[94]_i_4_n_0 ),
        .I2(\d[12]_i_5_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_3 ),
        .I5(\s1_reg[48] ),
        .O(\d_reg[94]_0 ));
  LUT6 #(
    .INIT(64'h555555DFFFFFFFDF)) 
    \d[94]_i_4 
       (.I0(\xr[1][27]_i_2_n_0 ),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(dbus_rdata[7]),
        .I3(\d_reg[2]_3 ),
        .I4(\d_reg[1]_18 ),
        .I5(dbus_rdata[12]),
        .O(\d[94]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h08AA0800AAAAAAAA)) 
    \d[95]_i_2 
       (.I0(\s1_reg[38] ),
        .I1(\d[13]_i_3_n_0 ),
        .I2(\d[13]_i_4_n_0 ),
        .I3(\d_reg[129]_1 ),
        .I4(\s1_reg[52]_2 ),
        .I5(\s1_reg[48] ),
        .O(\d_reg[95]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[96]_i_14 
       (.I0(\d_reg_n_0_[14] ),
        .I1(\xr[1][31]_i_4_n_0 ),
        .I2(\d[96]_i_16_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[14]_INST_0_i_2_n_0 ),
        .O(\d[96]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \d[96]_i_16 
       (.I0(\STAGE2.alu/data10 [14]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[14]_INST_0_i_3_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\d[96]_i_18_n_0 ),
        .O(\d[96]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \d[96]_i_18 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[14]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[15]_INST_0_i_9_n_0 ),
        .O(\d[96]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAABABBBBAABAAAAA)) 
    \d[96]_i_4 
       (.I0(\s1_reg[47] ),
        .I1(p_0_in0_in),
        .I2(\d[14]_i_3_n_0 ),
        .I3(\d[14]_i_4_n_0 ),
        .I4(\d_reg[129]_1 ),
        .I5(\s1_reg[52]_0 ),
        .O(\d_reg[96]_0 ));
  LUT6 #(
    .INIT(64'h00200220A8AAAAAA)) 
    \d[96]_i_8 
       (.I0(\d[14]_i_3_n_0 ),
        .I1(s2_op[3]),
        .I2(s2_op[2]),
        .I3(s2_op[1]),
        .I4(data1[14]),
        .I5(\d[96]_i_14_n_0 ),
        .O(\d_reg[96]_1 ));
  LUT6 #(
    .INIT(64'h888888B8BBBB88B8)) 
    \d[97]_i_4 
       (.I0(\d_reg[66]_1 ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\d[97]_i_5_n_0 ),
        .I3(\d[97]_i_6_n_0 ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(data1[15]),
        .O(\d_reg[97]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \d[97]_i_5 
       (.I0(\d_reg_n_0_[15] ),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .I4(s2_op[1]),
        .O(\d[97]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \d[97]_i_6 
       (.I0(\dbus_addr[15]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [3]),
        .I2(\dbus_addr[15]_INST_0_i_2_n_0 ),
        .I3(\STAGE2.alu_op [2]),
        .I4(\STAGE2.alu/data10 [15]),
        .I5(\xr[1][31]_i_4_n_0 ),
        .O(\d[97]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[98]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_16 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr[1][16]_i_3_n_0 ),
        .I4(\d[16]_i_4_n_0 ),
        .I5(\d_reg[1]_1 ),
        .O(\d_reg[98]_0 ));
  LUT6 #(
    .INIT(64'h88880080AAAA22A2)) 
    \d[98]_i_3 
       (.I0(\s1_reg[38]_1 ),
        .I1(\d_reg[15]_1 ),
        .I2(\xr[1][16]_i_3_n_0 ),
        .I3(\d[16]_i_4_n_0 ),
        .I4(\d_reg[1]_1 ),
        .I5(\s1_reg[57]_14 ),
        .O(\d_reg[98]_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2A20202A202)) 
    \d[99]_i_2 
       (.I0(\s1_reg[48] ),
        .I1(\s1_reg[52]_17 ),
        .I2(\d_reg[129]_1 ),
        .I3(\xr[1][17]_i_3_n_0 ),
        .I4(\d[17]_i_4_n_0 ),
        .I5(\d_reg[1]_2 ),
        .O(\d_reg[99]_0 ));
  LUT6 #(
    .INIT(64'h88880080AAAA22A2)) 
    \d[99]_i_3 
       (.I0(\s1_reg[38]_1 ),
        .I1(\d_reg[15]_1 ),
        .I2(\xr[1][17]_i_3_n_0 ),
        .I3(\d[17]_i_4_n_0 ),
        .I4(\d_reg[1]_2 ),
        .I5(\s1_reg[57]_15 ),
        .O(\d_reg[99]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[9]_i_1__1 
       (.I0(\d[9]_i_2_n_0 ),
        .O(\d_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h202F2020202F2F2F)) 
    \d[9]_i_2 
       (.I0(\d[9]_i_3_n_0 ),
        .I1(\d[9]_i_4_n_0 ),
        .I2(\d_reg[15]_1 ),
        .I3(\s1_reg[56]_5 ),
        .I4(\s1_reg[57]_0 ),
        .I5(\s1_reg[56]_6 ),
        .O(\d[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555555DFFFFFFFDF)) 
    \d[9]_i_3 
       (.I0(\xr[1][27]_i_2_n_0 ),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(dbus_rdata[7]),
        .I3(\d_reg[2]_3 ),
        .I4(\d_reg[1]_18 ),
        .I5(dbus_rdata[9]),
        .O(\d[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \d[9]_i_4 
       (.I0(D[9]),
        .I1(\xr[1][31]_i_4_n_0 ),
        .I2(\d_reg_n_0_[9] ),
        .I3(\xr[1][31]_i_5_n_0 ),
        .I4(data1[9]),
        .I5(\xr[1][27]_i_2_n_0 ),
        .O(\d[9]_i_4_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [0]),
        .Q(\d_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \d_reg[0]_i_10 
       (.CI(\d_reg[0]_i_29_n_0 ),
        .CO({\NLW_d_reg[0]_i_10_CO_UNCONNECTED [3],s1_j_req7,\d_reg[0]_i_10_n_2 ,\d_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_d_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,\d[0]_i_30_n_0 ,\d[0]_i_31_n_0 ,\d[0]_i_32_n_0 }));
  CARRY4 \d_reg[0]_i_11 
       (.CI(\d_reg[0]_i_33_n_0 ),
        .CO({\d_reg[0]_i_11_n_0 ,\d_reg[0]_i_11_n_1 ,\d_reg[0]_i_11_n_2 ,\d_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\d[0]_i_34_n_0 ,\d[0]_i_35_n_0 ,\d[0]_i_36_n_0 ,\d[0]_i_37_n_0 }),
        .O(\NLW_d_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\d[0]_i_38_n_0 ,\d[0]_i_39_n_0 ,\d[0]_i_40_n_0 ,\d[0]_i_41_n_0 }));
  CARRY4 \d_reg[0]_i_20 
       (.CI(\d_reg[0]_i_42_n_0 ),
        .CO({\d_reg[0]_i_20_n_0 ,\d_reg[0]_i_20_n_1 ,\d_reg[0]_i_20_n_2 ,\d_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\d[0]_i_43_n_0 ,\d[0]_i_44_n_0 ,\d[0]_i_45_n_0 ,\d[0]_i_46_n_0 }),
        .O(\NLW_d_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\d[0]_i_47_n_0 ,\d[0]_i_48_n_0 ,\d[0]_i_49_n_0 ,\d[0]_i_50_n_0 }));
  CARRY4 \d_reg[0]_i_29 
       (.CI(\d_reg[0]_i_51_n_0 ),
        .CO({\d_reg[0]_i_29_n_0 ,\d_reg[0]_i_29_n_1 ,\d_reg[0]_i_29_n_2 ,\d_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_d_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S({\d[0]_i_52_n_0 ,\d[0]_i_53_n_0 ,\d[0]_i_54_n_0 ,\d[0]_i_55_n_0 }));
  CARRY4 \d_reg[0]_i_33 
       (.CI(\d_reg[0]_i_56_n_0 ),
        .CO({\d_reg[0]_i_33_n_0 ,\d_reg[0]_i_33_n_1 ,\d_reg[0]_i_33_n_2 ,\d_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\d[0]_i_57_n_0 ,\d[0]_i_58_n_0 ,\d[0]_i_59_n_0 ,\d[0]_i_60_n_0 }),
        .O(\NLW_d_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\d[0]_i_61_n_0 ,\d[0]_i_62_n_0 ,\d[0]_i_63_n_0 ,\d[0]_i_64_n_0 }));
  CARRY4 \d_reg[0]_i_42 
       (.CI(\d_reg[0]_i_65_n_0 ),
        .CO({\d_reg[0]_i_42_n_0 ,\d_reg[0]_i_42_n_1 ,\d_reg[0]_i_42_n_2 ,\d_reg[0]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\d[0]_i_66_n_0 ,\d[0]_i_67_n_0 ,\d[0]_i_68_n_0 ,\d[0]_i_69_n_0 }),
        .O(\NLW_d_reg[0]_i_42_O_UNCONNECTED [3:0]),
        .S({\d[0]_i_70_n_0 ,\d[0]_i_71_n_0 ,\d[0]_i_72_n_0 ,\d[0]_i_73_n_0 }));
  CARRY4 \d_reg[0]_i_51 
       (.CI(1'b0),
        .CO({\d_reg[0]_i_51_n_0 ,\d_reg[0]_i_51_n_1 ,\d_reg[0]_i_51_n_2 ,\d_reg[0]_i_51_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_d_reg[0]_i_51_O_UNCONNECTED [3:0]),
        .S({\d[0]_i_74_n_0 ,\d[0]_i_75_n_0 ,\d[0]_i_76_n_0 ,\d[0]_i_77_n_0 }));
  CARRY4 \d_reg[0]_i_56 
       (.CI(1'b0),
        .CO({\d_reg[0]_i_56_n_0 ,\d_reg[0]_i_56_n_1 ,\d_reg[0]_i_56_n_2 ,\d_reg[0]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({\d[0]_i_78_n_0 ,\d[0]_i_79_n_0 ,\d[0]_i_80_n_0 ,\d[0]_i_81_n_0 }),
        .O(\NLW_d_reg[0]_i_56_O_UNCONNECTED [3:0]),
        .S({\d[0]_i_82_n_0 ,\d[0]_i_83_n_0 ,\d[0]_i_84_n_0 ,\d[0]_i_85_n_0 }));
  CARRY4 \d_reg[0]_i_65 
       (.CI(1'b0),
        .CO({\d_reg[0]_i_65_n_0 ,\d_reg[0]_i_65_n_1 ,\d_reg[0]_i_65_n_2 ,\d_reg[0]_i_65_n_3 }),
        .CYINIT(1'b0),
        .DI({\d[0]_i_86_n_0 ,\d[0]_i_87_n_0 ,\d[0]_i_88_n_0 ,\d[0]_i_89_n_0 }),
        .O(\NLW_d_reg[0]_i_65_O_UNCONNECTED [3:0]),
        .S({\d[0]_i_90_n_0 ,\d[0]_i_91_n_0 ,\d[0]_i_92_n_0 ,\d[0]_i_93_n_0 }));
  CARRY4 \d_reg[0]_i_8 
       (.CI(\d_reg[0]_i_11_n_0 ),
        .CO({s1_j_req71_in,\d_reg[0]_i_8_n_1 ,\d_reg[0]_i_8_n_2 ,\d_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\d[0]_i_12_n_0 ,\d[0]_i_13__0_n_0 ,\d[0]_i_14_n_0 ,\d[0]_i_15__0_n_0 }),
        .O(\NLW_d_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\d[0]_i_16__0_n_0 ,\d[0]_i_17__0_n_0 ,\d[0]_i_18__0_n_0 ,\d[0]_i_19__0_n_0 }));
  CARRY4 \d_reg[0]_i_9 
       (.CI(\d_reg[0]_i_20_n_0 ),
        .CO({s1_j_req63_in,\d_reg[0]_i_9_n_1 ,\d_reg[0]_i_9_n_2 ,\d_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\d[0]_i_21_n_0 ,\d[0]_i_22_n_0 ,\d[0]_i_23_n_0 ,\d[0]_i_24_n_0 }),
        .O(\NLW_d_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\d[0]_i_25__0_n_0 ,\d[0]_i_26_n_0 ,\d[0]_i_27_n_0 ,\d[0]_i_28_n_0 }));
  FDRE \d_reg[100] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_13 ),
        .Q(\STAGE2.alu_b [18]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[101] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_12 ),
        .Q(\STAGE2.alu_b [19]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[102] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_11 ),
        .Q(\STAGE2.alu_b [20]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[103] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_10 ),
        .Q(\STAGE2.alu_b [21]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[104] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_9 ),
        .Q(\STAGE2.alu_b [22]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[105] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_8 ),
        .Q(\STAGE2.alu_b [23]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[106] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_7 ),
        .Q(\STAGE2.alu_b [24]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[107] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_6 ),
        .Q(\STAGE2.alu_b [25]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[108] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_5 ),
        .Q(\STAGE2.alu_b [26]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[109] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_4 ),
        .Q(\STAGE2.alu_b [27]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [10]),
        .Q(\d_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \d_reg[110] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_3 ),
        .Q(\STAGE2.alu_b [28]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[111] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_2 ),
        .Q(\STAGE2.alu_b [29]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[112] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_1 ),
        .Q(\STAGE2.alu_b [30]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[113] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_0 ),
        .Q(\STAGE2.alu_b [31]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[114] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [80]),
        .Q(\STAGE2.alu_a [0]),
        .R(1'b0));
  FDRE \d_reg[115] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [81]),
        .Q(\STAGE2.alu_a [1]),
        .R(1'b0));
  FDRE \d_reg[116] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [82]),
        .Q(\STAGE2.alu_a [2]),
        .R(1'b0));
  FDRE \d_reg[117] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [83]),
        .Q(\STAGE2.alu_a [3]),
        .R(1'b0));
  FDRE \d_reg[118] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [84]),
        .Q(\STAGE2.alu_a [4]),
        .R(1'b0));
  FDRE \d_reg[119] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [85]),
        .Q(\STAGE2.alu_a [5]),
        .R(1'b0));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [11]),
        .Q(\d_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \d_reg[120] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [86]),
        .Q(\STAGE2.alu_a [6]),
        .R(1'b0));
  FDRE \d_reg[121] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [87]),
        .Q(\STAGE2.alu_a [7]),
        .R(1'b0));
  FDRE \d_reg[122] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [88]),
        .Q(\STAGE2.alu_a [8]),
        .R(1'b0));
  FDRE \d_reg[123] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [89]),
        .Q(\STAGE2.alu_a [9]),
        .R(1'b0));
  FDRE \d_reg[124] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [90]),
        .Q(\STAGE2.alu_a [10]),
        .R(1'b0));
  FDRE \d_reg[125] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [91]),
        .Q(\STAGE2.alu_a [11]),
        .R(1'b0));
  FDRE \d_reg[126] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [92]),
        .Q(\STAGE2.alu_a [12]),
        .R(1'b0));
  FDRE \d_reg[127] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [93]),
        .Q(\STAGE2.alu_a [13]),
        .R(1'b0));
  FDRE \d_reg[128] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [94]),
        .Q(\STAGE2.alu_a [14]),
        .R(1'b0));
  FDRE \d_reg[129] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [95]),
        .Q(\STAGE2.alu_a [15]),
        .R(1'b0));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [12]),
        .Q(\d_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \d_reg[130] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [96]),
        .Q(\STAGE2.alu_a [16]),
        .R(1'b0));
  FDRE \d_reg[131] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [97]),
        .Q(\STAGE2.alu_a [17]),
        .R(1'b0));
  FDRE \d_reg[132] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [98]),
        .Q(\STAGE2.alu_a [18]),
        .R(1'b0));
  FDRE \d_reg[133] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [99]),
        .Q(\STAGE2.alu_a [19]),
        .R(1'b0));
  FDRE \d_reg[134] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [100]),
        .Q(\STAGE2.alu_a [20]),
        .R(1'b0));
  FDRE \d_reg[135] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [101]),
        .Q(\STAGE2.alu_a [21]),
        .R(1'b0));
  FDRE \d_reg[136] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [102]),
        .Q(\STAGE2.alu_a [22]),
        .R(1'b0));
  FDRE \d_reg[137] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [103]),
        .Q(\STAGE2.alu_a [23]),
        .R(1'b0));
  FDRE \d_reg[138] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [104]),
        .Q(\STAGE2.alu_a [24]),
        .R(1'b0));
  FDRE \d_reg[139] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [105]),
        .Q(\STAGE2.alu_a [25]),
        .R(1'b0));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [13]),
        .Q(\d_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \d_reg[140] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [106]),
        .Q(\STAGE2.alu_a [26]),
        .R(1'b0));
  FDRE \d_reg[141] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [107]),
        .Q(\STAGE2.alu_a [27]),
        .R(1'b0));
  FDRE \d_reg[142] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [108]),
        .Q(\STAGE2.alu_a [28]),
        .R(1'b0));
  FDRE \d_reg[143] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [109]),
        .Q(\STAGE2.alu_a [29]),
        .R(1'b0));
  FDRE \d_reg[144] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [110]),
        .Q(\STAGE2.alu_a [30]),
        .R(1'b0));
  FDRE \d_reg[145] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [111]),
        .Q(\STAGE2.alu_a [31]),
        .R(1'b0));
  FDRE \d_reg[146] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[41] ),
        .Q(s2_rd[0]),
        .R(\s1_reg[40] ));
  FDRE \d_reg[147] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[42] ),
        .Q(s2_rd[1]),
        .R(\s1_reg[40] ));
  FDRE \d_reg[148] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[43] ),
        .Q(s2_rd[2]),
        .R(\s1_reg[40] ));
  FDRE \d_reg[149] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[44] ),
        .Q(s2_rd[3]),
        .R(\s1_reg[40] ));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [14]),
        .Q(\d_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [15]),
        .Q(\d_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \d_reg[16] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [16]),
        .Q(\d_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \d_reg[17] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [17]),
        .Q(\d_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \d_reg[18] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [18]),
        .Q(\d_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \d_reg[19] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [19]),
        .Q(\d_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [1]),
        .Q(\d_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \d_reg[20] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [20]),
        .Q(\d_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \d_reg[21] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [21]),
        .Q(\d_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \d_reg[22] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [22]),
        .Q(\d_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \d_reg[23] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [23]),
        .Q(\d_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \d_reg[24] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [24]),
        .Q(\d_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \d_reg[25] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [25]),
        .Q(\d_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \d_reg[26] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [26]),
        .Q(\d_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \d_reg[27] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [27]),
        .Q(\d_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \d_reg[28] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [28]),
        .Q(\d_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \d_reg[29] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [29]),
        .Q(\d_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [2]),
        .Q(\d_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \d_reg[30] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [30]),
        .Q(\d_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \d_reg[31] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [31]),
        .Q(\d_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \d_reg[32] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [32]),
        .Q(csr_windex[0]),
        .R(1'b0));
  FDRE \d_reg[33] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [33]),
        .Q(csr_windex[1]),
        .R(1'b0));
  FDRE \d_reg[34] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [34]),
        .Q(data1[0]),
        .R(1'b0));
  FDRE \d_reg[35] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [35]),
        .Q(data1[1]),
        .R(1'b0));
  FDRE \d_reg[36] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [36]),
        .Q(data1[2]),
        .R(1'b0));
  FDRE \d_reg[37] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [37]),
        .Q(data1[3]),
        .R(1'b0));
  FDRE \d_reg[38] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [38]),
        .Q(data1[4]),
        .R(1'b0));
  FDRE \d_reg[39] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [39]),
        .Q(data1[5]),
        .R(1'b0));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [3]),
        .Q(\d_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \d_reg[40] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [40]),
        .Q(data1[6]),
        .R(1'b0));
  FDRE \d_reg[41] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [41]),
        .Q(data1[7]),
        .R(1'b0));
  FDRE \d_reg[42] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [42]),
        .Q(data1[8]),
        .R(1'b0));
  FDRE \d_reg[43] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [43]),
        .Q(data1[9]),
        .R(1'b0));
  FDRE \d_reg[44] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [44]),
        .Q(data1[10]),
        .R(1'b0));
  FDRE \d_reg[45] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [45]),
        .Q(data1[11]),
        .R(1'b0));
  FDRE \d_reg[46] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [46]),
        .Q(data1[12]),
        .R(1'b0));
  FDRE \d_reg[47] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [47]),
        .Q(data1[13]),
        .R(1'b0));
  FDRE \d_reg[48] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [48]),
        .Q(data1[14]),
        .R(1'b0));
  FDRE \d_reg[49] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [49]),
        .Q(data1[15]),
        .R(1'b0));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [4]),
        .Q(\d_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \d_reg[50] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [50]),
        .Q(data1[16]),
        .R(1'b0));
  FDRE \d_reg[51] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [51]),
        .Q(data1[17]),
        .R(1'b0));
  FDRE \d_reg[52] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [52]),
        .Q(data1[18]),
        .R(1'b0));
  FDRE \d_reg[53] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [53]),
        .Q(data1[19]),
        .R(1'b0));
  FDRE \d_reg[54] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [54]),
        .Q(data1[20]),
        .R(1'b0));
  FDRE \d_reg[55] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [55]),
        .Q(data1[21]),
        .R(1'b0));
  FDRE \d_reg[56] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [56]),
        .Q(data1[22]),
        .R(1'b0));
  FDRE \d_reg[57] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [57]),
        .Q(data1[23]),
        .R(1'b0));
  FDRE \d_reg[58] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [58]),
        .Q(data1[24]),
        .R(1'b0));
  FDRE \d_reg[59] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [59]),
        .Q(data1[25]),
        .R(1'b0));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [5]),
        .Q(\d_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \d_reg[60] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [60]),
        .Q(data1[26]),
        .R(1'b0));
  FDRE \d_reg[61] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [61]),
        .Q(data1[27]),
        .R(1'b0));
  FDRE \d_reg[62] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [62]),
        .Q(data1[28]),
        .R(1'b0));
  FDRE \d_reg[63] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [63]),
        .Q(data1[29]),
        .R(1'b0));
  FDRE \d_reg[64] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [64]),
        .Q(data1[30]),
        .R(1'b0));
  FDRE \d_reg[65] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [65]),
        .Q(data1[31]),
        .R(1'b0));
  FDRE \d_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[66]_i_1_n_0 ),
        .Q(\STAGE2.TRAP.csr_reg[1][15] ),
        .R(1'b0));
  FDRE \d_reg[67] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [66]),
        .Q(s2_op[1]),
        .R(1'b0));
  FDRE \d_reg[68] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [67]),
        .Q(s2_op[2]),
        .R(1'b0));
  FDRE \d_reg[69] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[47]_0 ),
        .Q(s2_op[3]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [6]),
        .Q(\d_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \d_reg[74] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [68]),
        .Q(\STAGE2.alu_op [0]),
        .R(1'b0));
  FDRE \d_reg[75] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [69]),
        .Q(\STAGE2.alu_op [1]),
        .R(1'b0));
  FDRE \d_reg[76] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [70]),
        .Q(\STAGE2.alu_op [2]),
        .R(1'b0));
  FDRE \d_reg[77] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [71]),
        .Q(\STAGE2.alu_op [3]),
        .R(1'b0));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [7]),
        .Q(\d_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \d_reg[82] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[49]_0 ),
        .Q(\STAGE2.alu_b [0]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[83] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[38]_8 ),
        .Q(\STAGE2.alu_b [1]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[84] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[38]_7 ),
        .Q(\STAGE2.alu_b [2]),
        .R(\d[113]_i_1_n_0 ));
  MUXF7 \d_reg[84]_i_10 
       (.I0(\dbus_addr[2]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[2]_INST_0_i_5_n_0 ),
        .O(\d_reg[84]_i_10_n_0 ),
        .S(\STAGE2.alu_op [1]));
  FDRE \d_reg[85] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [72]),
        .Q(\STAGE2.alu_b [3]),
        .R(1'b0));
  FDRE \d_reg[86] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[38]_6 ),
        .Q(\STAGE2.alu_b [4]),
        .R(\d[113]_i_1_n_0 ));
  MUXF7 \d_reg[86]_i_11 
       (.I0(\dbus_addr[4]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[4]_INST_0_i_5_n_0 ),
        .O(\d_reg[86]_i_11_n_0 ),
        .S(\STAGE2.alu_op [1]));
  FDRE \d_reg[87] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [73]),
        .Q(\STAGE2.alu_b [5]),
        .R(1'b0));
  FDRE \d_reg[88] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [74]),
        .Q(\STAGE2.alu_b [6]),
        .R(1'b0));
  FDRE \d_reg[89] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [75]),
        .Q(\STAGE2.alu_b [7]),
        .R(1'b0));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [8]),
        .Q(\d_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \d_reg[90] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [76]),
        .Q(\STAGE2.alu_b [8]),
        .R(1'b0));
  FDRE \d_reg[91] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [77]),
        .Q(\STAGE2.alu_b [9]),
        .R(1'b0));
  FDRE \d_reg[92] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [78]),
        .Q(\STAGE2.alu_b [10]),
        .R(1'b0));
  FDRE \d_reg[93] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[38]_5 ),
        .Q(\STAGE2.alu_b [11]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[94] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[38]_4 ),
        .Q(\STAGE2.alu_b [12]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[95] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[38]_3 ),
        .Q(\STAGE2.alu_b [13]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[96] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [79]),
        .Q(\STAGE2.alu_b [14]),
        .R(1'b0));
  FDRE \d_reg[97] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[38]_2 ),
        .Q(\STAGE2.alu_b [15]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[98] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_15 ),
        .Q(\STAGE2.alu_b [16]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[99] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[40]_14 ),
        .Q(\STAGE2.alu_b [17]),
        .R(\d[113]_i_1_n_0 ));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(\s1_reg[0] ),
        .D(\s1_reg[33] [9]),
        .Q(\d_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[0]_INST_0 
       (.I0(\STAGE2.alu/data10 [0]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[0]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[0]_INST_0_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2F20FF0F2F20F000)) 
    \dbus_addr[0]_INST_0_i_1 
       (.I0(\dbus_addr[0]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_b [0]),
        .I2(\STAGE2.alu_op [1]),
        .I3(\STAGE2.alu/data7 ),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data5 ),
        .O(\dbus_addr[0]_INST_0_i_1_n_0 ));
  CARRY4 \dbus_addr[0]_INST_0_i_10 
       (.CI(\dbus_addr[0]_INST_0_i_21_n_0 ),
        .CO({\dbus_addr[0]_INST_0_i_10_n_0 ,\dbus_addr[0]_INST_0_i_10_n_1 ,\dbus_addr[0]_INST_0_i_10_n_2 ,\dbus_addr[0]_INST_0_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\dbus_addr[0]_INST_0_i_22_n_0 ,\dbus_addr[0]_INST_0_i_23_n_0 ,\dbus_addr[0]_INST_0_i_24_n_0 ,\dbus_addr[0]_INST_0_i_25_n_0 }),
        .O(\NLW_dbus_addr[0]_INST_0_i_10_O_UNCONNECTED [3:0]),
        .S({\dbus_addr[0]_INST_0_i_26_n_0 ,\dbus_addr[0]_INST_0_i_27_n_0 ,\dbus_addr[0]_INST_0_i_28_n_0 ,\dbus_addr[0]_INST_0_i_29_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_11 
       (.I0(\STAGE2.alu_b [30]),
        .I1(\STAGE2.alu_a [30]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [31]),
        .O(\dbus_addr[0]_INST_0_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_12 
       (.I0(\STAGE2.alu_b [28]),
        .I1(\STAGE2.alu_a [28]),
        .I2(\STAGE2.alu_a [29]),
        .I3(\STAGE2.alu_b [29]),
        .O(\dbus_addr[0]_INST_0_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_13 
       (.I0(\STAGE2.alu_b [26]),
        .I1(\STAGE2.alu_a [26]),
        .I2(\STAGE2.alu_a [27]),
        .I3(\STAGE2.alu_b [27]),
        .O(\dbus_addr[0]_INST_0_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_14 
       (.I0(\STAGE2.alu_b [24]),
        .I1(\STAGE2.alu_a [24]),
        .I2(\STAGE2.alu_a [25]),
        .I3(\STAGE2.alu_b [25]),
        .O(\dbus_addr[0]_INST_0_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_15 
       (.I0(\STAGE2.alu_b [30]),
        .I1(\STAGE2.alu_a [30]),
        .I2(\STAGE2.alu_b [31]),
        .I3(\STAGE2.alu_a [31]),
        .O(\dbus_addr[0]_INST_0_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_16 
       (.I0(\STAGE2.alu_b [28]),
        .I1(\STAGE2.alu_a [28]),
        .I2(\STAGE2.alu_b [29]),
        .I3(\STAGE2.alu_a [29]),
        .O(\dbus_addr[0]_INST_0_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_17 
       (.I0(\STAGE2.alu_b [26]),
        .I1(\STAGE2.alu_a [26]),
        .I2(\STAGE2.alu_b [27]),
        .I3(\STAGE2.alu_a [27]),
        .O(\dbus_addr[0]_INST_0_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_18 
       (.I0(\STAGE2.alu_b [24]),
        .I1(\STAGE2.alu_a [24]),
        .I2(\STAGE2.alu_b [25]),
        .I3(\STAGE2.alu_a [25]),
        .O(\dbus_addr[0]_INST_0_i_18_n_0 ));
  CARRY4 \dbus_addr[0]_INST_0_i_19 
       (.CI(\dbus_addr[0]_INST_0_i_30_n_0 ),
        .CO({\STAGE2.alu/data6 ,\dbus_addr[0]_INST_0_i_19_n_1 ,\dbus_addr[0]_INST_0_i_19_n_2 ,\dbus_addr[0]_INST_0_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\dbus_addr[0]_INST_0_i_31_n_0 ,\dbus_addr[0]_INST_0_i_32_n_0 ,\dbus_addr[0]_INST_0_i_33_n_0 ,\dbus_addr[0]_INST_0_i_34_n_0 }),
        .O(\NLW_dbus_addr[0]_INST_0_i_19_O_UNCONNECTED [3:0]),
        .S({\dbus_addr[0]_INST_0_i_35_n_0 ,\dbus_addr[0]_INST_0_i_36_n_0 ,\dbus_addr[0]_INST_0_i_37_n_0 ,\dbus_addr[0]_INST_0_i_38_n_0 }));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \dbus_addr[0]_INST_0_i_2 
       (.I0(\dbus_addr[0]_INST_0_i_6_n_0 ),
        .I1(\STAGE2.alu/data10 [0]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\dbus_addr[0]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[0]_INST_0_i_20 
       (.I0(\STAGE2.alu_a [24]),
        .I1(\STAGE2.alu_a [8]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [16]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [0]),
        .O(\dbus_addr[0]_INST_0_i_20_n_0 ));
  CARRY4 \dbus_addr[0]_INST_0_i_21 
       (.CI(\dbus_addr[0]_INST_0_i_39_n_0 ),
        .CO({\dbus_addr[0]_INST_0_i_21_n_0 ,\dbus_addr[0]_INST_0_i_21_n_1 ,\dbus_addr[0]_INST_0_i_21_n_2 ,\dbus_addr[0]_INST_0_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\dbus_addr[0]_INST_0_i_40_n_0 ,\dbus_addr[0]_INST_0_i_41_n_0 ,\dbus_addr[0]_INST_0_i_42_n_0 ,\dbus_addr[0]_INST_0_i_43_n_0 }),
        .O(\NLW_dbus_addr[0]_INST_0_i_21_O_UNCONNECTED [3:0]),
        .S({\dbus_addr[0]_INST_0_i_44_n_0 ,\dbus_addr[0]_INST_0_i_45_n_0 ,\dbus_addr[0]_INST_0_i_46_n_0 ,\dbus_addr[0]_INST_0_i_47_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_22 
       (.I0(\STAGE2.alu_b [22]),
        .I1(\STAGE2.alu_a [22]),
        .I2(\STAGE2.alu_a [23]),
        .I3(\STAGE2.alu_b [23]),
        .O(\dbus_addr[0]_INST_0_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_23 
       (.I0(\STAGE2.alu_b [20]),
        .I1(\STAGE2.alu_a [20]),
        .I2(\STAGE2.alu_a [21]),
        .I3(\STAGE2.alu_b [21]),
        .O(\dbus_addr[0]_INST_0_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_24 
       (.I0(\STAGE2.alu_b [18]),
        .I1(\STAGE2.alu_a [18]),
        .I2(\STAGE2.alu_a [19]),
        .I3(\STAGE2.alu_b [19]),
        .O(\dbus_addr[0]_INST_0_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_25 
       (.I0(\STAGE2.alu_b [16]),
        .I1(\STAGE2.alu_a [16]),
        .I2(\STAGE2.alu_a [17]),
        .I3(\STAGE2.alu_b [17]),
        .O(\dbus_addr[0]_INST_0_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_26 
       (.I0(\STAGE2.alu_b [22]),
        .I1(\STAGE2.alu_a [22]),
        .I2(\STAGE2.alu_b [23]),
        .I3(\STAGE2.alu_a [23]),
        .O(\dbus_addr[0]_INST_0_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_27 
       (.I0(\STAGE2.alu_b [20]),
        .I1(\STAGE2.alu_a [20]),
        .I2(\STAGE2.alu_b [21]),
        .I3(\STAGE2.alu_a [21]),
        .O(\dbus_addr[0]_INST_0_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_28 
       (.I0(\STAGE2.alu_b [18]),
        .I1(\STAGE2.alu_a [18]),
        .I2(\STAGE2.alu_b [19]),
        .I3(\STAGE2.alu_a [19]),
        .O(\dbus_addr[0]_INST_0_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_29 
       (.I0(\STAGE2.alu_b [16]),
        .I1(\STAGE2.alu_a [16]),
        .I2(\STAGE2.alu_b [17]),
        .I3(\STAGE2.alu_a [17]),
        .O(\dbus_addr[0]_INST_0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \dbus_addr[0]_INST_0_i_3 
       (.I0(\STAGE2.alu_b [2]),
        .I1(\STAGE2.alu_b [4]),
        .I2(\STAGE2.alu_a [0]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\STAGE2.alu_b [1]),
        .O(\dbus_addr[0]_INST_0_i_3_n_0 ));
  CARRY4 \dbus_addr[0]_INST_0_i_30 
       (.CI(\dbus_addr[0]_INST_0_i_48_n_0 ),
        .CO({\dbus_addr[0]_INST_0_i_30_n_0 ,\dbus_addr[0]_INST_0_i_30_n_1 ,\dbus_addr[0]_INST_0_i_30_n_2 ,\dbus_addr[0]_INST_0_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\dbus_addr[0]_INST_0_i_49_n_0 ,\dbus_addr[0]_INST_0_i_50_n_0 ,\dbus_addr[0]_INST_0_i_51_n_0 ,\dbus_addr[0]_INST_0_i_52_n_0 }),
        .O(\NLW_dbus_addr[0]_INST_0_i_30_O_UNCONNECTED [3:0]),
        .S({\dbus_addr[0]_INST_0_i_53_n_0 ,\dbus_addr[0]_INST_0_i_54_n_0 ,\dbus_addr[0]_INST_0_i_55_n_0 ,\dbus_addr[0]_INST_0_i_56_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_31 
       (.I0(\STAGE2.alu_b [30]),
        .I1(\STAGE2.alu_a [30]),
        .I2(\STAGE2.alu_b [31]),
        .I3(\STAGE2.alu_a [31]),
        .O(\dbus_addr[0]_INST_0_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_32 
       (.I0(\STAGE2.alu_b [28]),
        .I1(\STAGE2.alu_a [28]),
        .I2(\STAGE2.alu_a [29]),
        .I3(\STAGE2.alu_b [29]),
        .O(\dbus_addr[0]_INST_0_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_33 
       (.I0(\STAGE2.alu_b [26]),
        .I1(\STAGE2.alu_a [26]),
        .I2(\STAGE2.alu_a [27]),
        .I3(\STAGE2.alu_b [27]),
        .O(\dbus_addr[0]_INST_0_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_34 
       (.I0(\STAGE2.alu_b [24]),
        .I1(\STAGE2.alu_a [24]),
        .I2(\STAGE2.alu_a [25]),
        .I3(\STAGE2.alu_b [25]),
        .O(\dbus_addr[0]_INST_0_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_35 
       (.I0(\STAGE2.alu_b [30]),
        .I1(\STAGE2.alu_a [30]),
        .I2(\STAGE2.alu_b [31]),
        .I3(\STAGE2.alu_a [31]),
        .O(\dbus_addr[0]_INST_0_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_36 
       (.I0(\STAGE2.alu_b [28]),
        .I1(\STAGE2.alu_a [28]),
        .I2(\STAGE2.alu_b [29]),
        .I3(\STAGE2.alu_a [29]),
        .O(\dbus_addr[0]_INST_0_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_37 
       (.I0(\STAGE2.alu_b [26]),
        .I1(\STAGE2.alu_a [26]),
        .I2(\STAGE2.alu_b [27]),
        .I3(\STAGE2.alu_a [27]),
        .O(\dbus_addr[0]_INST_0_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_38 
       (.I0(\STAGE2.alu_b [24]),
        .I1(\STAGE2.alu_a [24]),
        .I2(\STAGE2.alu_b [25]),
        .I3(\STAGE2.alu_a [25]),
        .O(\dbus_addr[0]_INST_0_i_38_n_0 ));
  CARRY4 \dbus_addr[0]_INST_0_i_39 
       (.CI(1'b0),
        .CO({\dbus_addr[0]_INST_0_i_39_n_0 ,\dbus_addr[0]_INST_0_i_39_n_1 ,\dbus_addr[0]_INST_0_i_39_n_2 ,\dbus_addr[0]_INST_0_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\dbus_addr[0]_INST_0_i_57_n_0 ,\dbus_addr[0]_INST_0_i_58_n_0 ,\dbus_addr[0]_INST_0_i_59_n_0 ,\dbus_addr[0]_INST_0_i_60_n_0 }),
        .O(\NLW_dbus_addr[0]_INST_0_i_39_O_UNCONNECTED [3:0]),
        .S({\dbus_addr[0]_INST_0_i_61_n_0 ,\dbus_addr[0]_INST_0_i_62_n_0 ,\dbus_addr[0]_INST_0_i_63_n_0 ,\dbus_addr[0]_INST_0_i_64_n_0 }));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dbus_addr[0]_INST_0_i_4 
       (.I0(\dbus_addr[1]_INST_0_i_4_n_0 ),
        .I1(\STAGE2.alu_b [0]),
        .I2(\dbus_addr[0]_INST_0_i_8_n_0 ),
        .I3(\STAGE2.alu_b [1]),
        .I4(\dbus_addr[0]_INST_0_i_9_n_0 ),
        .O(\STAGE2.alu/data7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_40 
       (.I0(\STAGE2.alu_b [14]),
        .I1(\STAGE2.alu_a [14]),
        .I2(\STAGE2.alu_a [15]),
        .I3(\STAGE2.alu_b [15]),
        .O(\dbus_addr[0]_INST_0_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_41 
       (.I0(\STAGE2.alu_b [12]),
        .I1(\STAGE2.alu_a [12]),
        .I2(\STAGE2.alu_a [13]),
        .I3(\STAGE2.alu_b [13]),
        .O(\dbus_addr[0]_INST_0_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_42 
       (.I0(\STAGE2.alu_b [10]),
        .I1(\STAGE2.alu_a [10]),
        .I2(\STAGE2.alu_a [11]),
        .I3(\STAGE2.alu_b [11]),
        .O(\dbus_addr[0]_INST_0_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_43 
       (.I0(\STAGE2.alu_b [8]),
        .I1(\STAGE2.alu_a [8]),
        .I2(\STAGE2.alu_a [9]),
        .I3(\STAGE2.alu_b [9]),
        .O(\dbus_addr[0]_INST_0_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_44 
       (.I0(\STAGE2.alu_b [14]),
        .I1(\STAGE2.alu_a [14]),
        .I2(\STAGE2.alu_b [15]),
        .I3(\STAGE2.alu_a [15]),
        .O(\dbus_addr[0]_INST_0_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_45 
       (.I0(\STAGE2.alu_b [12]),
        .I1(\STAGE2.alu_a [12]),
        .I2(\STAGE2.alu_b [13]),
        .I3(\STAGE2.alu_a [13]),
        .O(\dbus_addr[0]_INST_0_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_46 
       (.I0(\STAGE2.alu_b [10]),
        .I1(\STAGE2.alu_a [10]),
        .I2(\STAGE2.alu_b [11]),
        .I3(\STAGE2.alu_a [11]),
        .O(\dbus_addr[0]_INST_0_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_47 
       (.I0(\STAGE2.alu_b [8]),
        .I1(\STAGE2.alu_a [8]),
        .I2(\STAGE2.alu_b [9]),
        .I3(\STAGE2.alu_a [9]),
        .O(\dbus_addr[0]_INST_0_i_47_n_0 ));
  CARRY4 \dbus_addr[0]_INST_0_i_48 
       (.CI(\dbus_addr[0]_INST_0_i_65_n_0 ),
        .CO({\dbus_addr[0]_INST_0_i_48_n_0 ,\dbus_addr[0]_INST_0_i_48_n_1 ,\dbus_addr[0]_INST_0_i_48_n_2 ,\dbus_addr[0]_INST_0_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\dbus_addr[0]_INST_0_i_66_n_0 ,\dbus_addr[0]_INST_0_i_67_n_0 ,\dbus_addr[0]_INST_0_i_68_n_0 ,\dbus_addr[0]_INST_0_i_69_n_0 }),
        .O(\NLW_dbus_addr[0]_INST_0_i_48_O_UNCONNECTED [3:0]),
        .S({\dbus_addr[0]_INST_0_i_70_n_0 ,\dbus_addr[0]_INST_0_i_71_n_0 ,\dbus_addr[0]_INST_0_i_72_n_0 ,\dbus_addr[0]_INST_0_i_73_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_49 
       (.I0(\STAGE2.alu_b [22]),
        .I1(\STAGE2.alu_a [22]),
        .I2(\STAGE2.alu_a [23]),
        .I3(\STAGE2.alu_b [23]),
        .O(\dbus_addr[0]_INST_0_i_49_n_0 ));
  CARRY4 \dbus_addr[0]_INST_0_i_5 
       (.CI(\dbus_addr[0]_INST_0_i_10_n_0 ),
        .CO({\STAGE2.alu/data5 ,\dbus_addr[0]_INST_0_i_5_n_1 ,\dbus_addr[0]_INST_0_i_5_n_2 ,\dbus_addr[0]_INST_0_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\dbus_addr[0]_INST_0_i_11_n_0 ,\dbus_addr[0]_INST_0_i_12_n_0 ,\dbus_addr[0]_INST_0_i_13_n_0 ,\dbus_addr[0]_INST_0_i_14_n_0 }),
        .O(\NLW_dbus_addr[0]_INST_0_i_5_O_UNCONNECTED [3:0]),
        .S({\dbus_addr[0]_INST_0_i_15_n_0 ,\dbus_addr[0]_INST_0_i_16_n_0 ,\dbus_addr[0]_INST_0_i_17_n_0 ,\dbus_addr[0]_INST_0_i_18_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_50 
       (.I0(\STAGE2.alu_b [20]),
        .I1(\STAGE2.alu_a [20]),
        .I2(\STAGE2.alu_a [21]),
        .I3(\STAGE2.alu_b [21]),
        .O(\dbus_addr[0]_INST_0_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_51 
       (.I0(\STAGE2.alu_b [18]),
        .I1(\STAGE2.alu_a [18]),
        .I2(\STAGE2.alu_a [19]),
        .I3(\STAGE2.alu_b [19]),
        .O(\dbus_addr[0]_INST_0_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_52 
       (.I0(\STAGE2.alu_b [16]),
        .I1(\STAGE2.alu_a [16]),
        .I2(\STAGE2.alu_a [17]),
        .I3(\STAGE2.alu_b [17]),
        .O(\dbus_addr[0]_INST_0_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_53 
       (.I0(\STAGE2.alu_b [22]),
        .I1(\STAGE2.alu_a [22]),
        .I2(\STAGE2.alu_b [23]),
        .I3(\STAGE2.alu_a [23]),
        .O(\dbus_addr[0]_INST_0_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_54 
       (.I0(\STAGE2.alu_b [20]),
        .I1(\STAGE2.alu_a [20]),
        .I2(\STAGE2.alu_b [21]),
        .I3(\STAGE2.alu_a [21]),
        .O(\dbus_addr[0]_INST_0_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_55 
       (.I0(\STAGE2.alu_b [18]),
        .I1(\STAGE2.alu_a [18]),
        .I2(\STAGE2.alu_b [19]),
        .I3(\STAGE2.alu_a [19]),
        .O(\dbus_addr[0]_INST_0_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_56 
       (.I0(\STAGE2.alu_b [16]),
        .I1(\STAGE2.alu_a [16]),
        .I2(\STAGE2.alu_b [17]),
        .I3(\STAGE2.alu_a [17]),
        .O(\dbus_addr[0]_INST_0_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_57 
       (.I0(\STAGE2.alu_b [6]),
        .I1(\STAGE2.alu_a [6]),
        .I2(\STAGE2.alu_a [7]),
        .I3(\STAGE2.alu_b [7]),
        .O(\dbus_addr[0]_INST_0_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_58 
       (.I0(\STAGE2.alu_b [4]),
        .I1(\STAGE2.alu_a [4]),
        .I2(\STAGE2.alu_a [5]),
        .I3(\STAGE2.alu_b [5]),
        .O(\dbus_addr[0]_INST_0_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_59 
       (.I0(\STAGE2.alu_b [2]),
        .I1(\STAGE2.alu_a [2]),
        .I2(\STAGE2.alu_a [3]),
        .I3(\STAGE2.alu_b [3]),
        .O(\dbus_addr[0]_INST_0_i_59_n_0 ));
  LUT5 #(
    .INIT(32'h838FBF80)) 
    \dbus_addr[0]_INST_0_i_6 
       (.I0(\STAGE2.alu/data6 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\STAGE2.alu_a [0]),
        .I4(\STAGE2.alu_b [0]),
        .O(\dbus_addr[0]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_60 
       (.I0(\STAGE2.alu_b [0]),
        .I1(\STAGE2.alu_a [0]),
        .I2(\STAGE2.alu_a [1]),
        .I3(\STAGE2.alu_b [1]),
        .O(\dbus_addr[0]_INST_0_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_61 
       (.I0(\STAGE2.alu_b [6]),
        .I1(\STAGE2.alu_a [6]),
        .I2(\STAGE2.alu_b [7]),
        .I3(\STAGE2.alu_a [7]),
        .O(\dbus_addr[0]_INST_0_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_62 
       (.I0(\STAGE2.alu_b [4]),
        .I1(\STAGE2.alu_a [4]),
        .I2(\STAGE2.alu_b [5]),
        .I3(\STAGE2.alu_a [5]),
        .O(\dbus_addr[0]_INST_0_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_63 
       (.I0(\STAGE2.alu_b [2]),
        .I1(\STAGE2.alu_a [2]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [3]),
        .O(\dbus_addr[0]_INST_0_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_64 
       (.I0(\STAGE2.alu_b [0]),
        .I1(\STAGE2.alu_a [0]),
        .I2(\STAGE2.alu_b [1]),
        .I3(\STAGE2.alu_a [1]),
        .O(\dbus_addr[0]_INST_0_i_64_n_0 ));
  CARRY4 \dbus_addr[0]_INST_0_i_65 
       (.CI(1'b0),
        .CO({\dbus_addr[0]_INST_0_i_65_n_0 ,\dbus_addr[0]_INST_0_i_65_n_1 ,\dbus_addr[0]_INST_0_i_65_n_2 ,\dbus_addr[0]_INST_0_i_65_n_3 }),
        .CYINIT(1'b0),
        .DI({\dbus_addr[0]_INST_0_i_74_n_0 ,\dbus_addr[0]_INST_0_i_75_n_0 ,\dbus_addr[0]_INST_0_i_76_n_0 ,\dbus_addr[0]_INST_0_i_77_n_0 }),
        .O(\NLW_dbus_addr[0]_INST_0_i_65_O_UNCONNECTED [3:0]),
        .S({\dbus_addr[0]_INST_0_i_78_n_0 ,\dbus_addr[0]_INST_0_i_79_n_0 ,\dbus_addr[0]_INST_0_i_80_n_0 ,\dbus_addr[0]_INST_0_i_81_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_66 
       (.I0(\STAGE2.alu_b [14]),
        .I1(\STAGE2.alu_a [14]),
        .I2(\STAGE2.alu_a [15]),
        .I3(\STAGE2.alu_b [15]),
        .O(\dbus_addr[0]_INST_0_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_67 
       (.I0(\STAGE2.alu_b [12]),
        .I1(\STAGE2.alu_a [12]),
        .I2(\STAGE2.alu_a [13]),
        .I3(\STAGE2.alu_b [13]),
        .O(\dbus_addr[0]_INST_0_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_68 
       (.I0(\STAGE2.alu_b [10]),
        .I1(\STAGE2.alu_a [10]),
        .I2(\STAGE2.alu_a [11]),
        .I3(\STAGE2.alu_b [11]),
        .O(\dbus_addr[0]_INST_0_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_69 
       (.I0(\STAGE2.alu_b [8]),
        .I1(\STAGE2.alu_a [8]),
        .I2(\STAGE2.alu_a [9]),
        .I3(\STAGE2.alu_b [9]),
        .O(\dbus_addr[0]_INST_0_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h888F8F8F88808080)) 
    \dbus_addr[0]_INST_0_i_7 
       (.I0(\STAGE2.alu_a [0]),
        .I1(\STAGE2.alu_b [0]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data0 [0]),
        .O(\dbus_addr[0]_INST_0_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_70 
       (.I0(\STAGE2.alu_b [14]),
        .I1(\STAGE2.alu_a [14]),
        .I2(\STAGE2.alu_b [15]),
        .I3(\STAGE2.alu_a [15]),
        .O(\dbus_addr[0]_INST_0_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_71 
       (.I0(\STAGE2.alu_b [12]),
        .I1(\STAGE2.alu_a [12]),
        .I2(\STAGE2.alu_b [13]),
        .I3(\STAGE2.alu_a [13]),
        .O(\dbus_addr[0]_INST_0_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_72 
       (.I0(\STAGE2.alu_b [10]),
        .I1(\STAGE2.alu_a [10]),
        .I2(\STAGE2.alu_b [11]),
        .I3(\STAGE2.alu_a [11]),
        .O(\dbus_addr[0]_INST_0_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_73 
       (.I0(\STAGE2.alu_b [8]),
        .I1(\STAGE2.alu_a [8]),
        .I2(\STAGE2.alu_b [9]),
        .I3(\STAGE2.alu_a [9]),
        .O(\dbus_addr[0]_INST_0_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_74 
       (.I0(\STAGE2.alu_b [6]),
        .I1(\STAGE2.alu_a [6]),
        .I2(\STAGE2.alu_a [7]),
        .I3(\STAGE2.alu_b [7]),
        .O(\dbus_addr[0]_INST_0_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_75 
       (.I0(\STAGE2.alu_b [4]),
        .I1(\STAGE2.alu_a [4]),
        .I2(\STAGE2.alu_a [5]),
        .I3(\STAGE2.alu_b [5]),
        .O(\dbus_addr[0]_INST_0_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_76 
       (.I0(\STAGE2.alu_b [2]),
        .I1(\STAGE2.alu_a [2]),
        .I2(\STAGE2.alu_a [3]),
        .I3(\STAGE2.alu_b [3]),
        .O(\dbus_addr[0]_INST_0_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dbus_addr[0]_INST_0_i_77 
       (.I0(\STAGE2.alu_b [0]),
        .I1(\STAGE2.alu_a [0]),
        .I2(\STAGE2.alu_a [1]),
        .I3(\STAGE2.alu_b [1]),
        .O(\dbus_addr[0]_INST_0_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_78 
       (.I0(\STAGE2.alu_b [6]),
        .I1(\STAGE2.alu_a [6]),
        .I2(\STAGE2.alu_b [7]),
        .I3(\STAGE2.alu_a [7]),
        .O(\dbus_addr[0]_INST_0_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_79 
       (.I0(\STAGE2.alu_b [4]),
        .I1(\STAGE2.alu_a [4]),
        .I2(\STAGE2.alu_b [5]),
        .I3(\STAGE2.alu_a [5]),
        .O(\dbus_addr[0]_INST_0_i_79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[0]_INST_0_i_8 
       (.I0(\dbus_addr[6]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_b [2]),
        .I2(\dbus_addr[1]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[0]_INST_0_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_80 
       (.I0(\STAGE2.alu_b [2]),
        .I1(\STAGE2.alu_a [2]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [3]),
        .O(\dbus_addr[0]_INST_0_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dbus_addr[0]_INST_0_i_81 
       (.I0(\STAGE2.alu_b [0]),
        .I1(\STAGE2.alu_a [0]),
        .I2(\STAGE2.alu_b [1]),
        .I3(\STAGE2.alu_a [1]),
        .O(\dbus_addr[0]_INST_0_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[0]_INST_0_i_9 
       (.I0(\dbus_addr[3]_INST_0_i_16_n_0 ),
        .I1(\STAGE2.alu_b [2]),
        .I2(\dbus_addr[0]_INST_0_i_20_n_0 ),
        .O(\dbus_addr[0]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[10]_INST_0 
       (.I0(\STAGE2.alu/data10 [10]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[10]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[10]_INST_0_i_2_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[10]_INST_0_i_1 
       (.I0(\dbus_addr[10]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[10]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[11]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[10]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_a [18]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [26]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [10]),
        .O(\dbus_addr[10]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[10]_INST_0_i_2 
       (.I0(\dbus_addr[10]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [10]),
        .I3(\STAGE2.alu_b [10]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [10]),
        .O(\dbus_addr[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[10]_INST_0_i_3 
       (.I0(\dbus_addr[10]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[11]_INST_0_i_12_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[11]_INST_0_i_13_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[10]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[10]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[10]_INST_0_i_4 
       (.I0(\dbus_addr[16]_INST_0_i_11_n_0 ),
        .I1(\dbus_addr[12]_INST_0_i_8_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[14]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[10]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[10]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[10]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [10]),
        .I1(\STAGE2.alu_b [10]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [10]),
        .O(\dbus_addr[10]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[10]_INST_0_i_6 
       (.I0(\dbus_addr[10]_INST_0_i_9_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[12]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[10]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[10]_INST_0_i_7 
       (.I0(\dbus_addr[16]_INST_0_i_17_n_0 ),
        .I1(\dbus_addr[12]_INST_0_i_10_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[14]_INST_0_i_10_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[10]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[10]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[10]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [18]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [26]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [10]),
        .O(\dbus_addr[10]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \dbus_addr[10]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [3]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_a [7]),
        .I4(\STAGE2.alu_b [3]),
        .O(\dbus_addr[10]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[11]_INST_0 
       (.I0(\STAGE2.alu/data10 [11]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[11]_INST_0_i_2_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[11]_INST_0_i_3_n_0 ),
        .O(\STAGE2.TRAP.csr_reg[0][11] ));
  CARRY4 \dbus_addr[11]_INST_0_i_1 
       (.CI(\dbus_addr[7]_INST_0_i_1_n_0 ),
        .CO({\dbus_addr[11]_INST_0_i_1_n_0 ,\dbus_addr[11]_INST_0_i_1_n_1 ,\dbus_addr[11]_INST_0_i_1_n_2 ,\dbus_addr[11]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [11:8]),
        .O(\STAGE2.alu/data10 [11:8]),
        .S({\dbus_addr[11]_INST_0_i_4_n_0 ,\dbus_addr[11]_INST_0_i_5_n_0 ,\dbus_addr[11]_INST_0_i_6_n_0 ,\dbus_addr[11]_INST_0_i_7_n_0 }));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[11]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [11]),
        .I1(\STAGE2.alu_b [11]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [11]),
        .O(\dbus_addr[11]_INST_0_i_10_n_0 ));
  CARRY4 \dbus_addr[11]_INST_0_i_11 
       (.CI(\dbus_addr[7]_INST_0_i_11_n_0 ),
        .CO({\dbus_addr[11]_INST_0_i_11_n_0 ,\dbus_addr[11]_INST_0_i_11_n_1 ,\dbus_addr[11]_INST_0_i_11_n_2 ,\dbus_addr[11]_INST_0_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [11:8]),
        .O(\STAGE2.alu/data0 [11:8]),
        .S({\dbus_addr[11]_INST_0_i_15_n_0 ,\dbus_addr[11]_INST_0_i_16_n_0 ,\dbus_addr[11]_INST_0_i_17_n_0 ,\dbus_addr[11]_INST_0_i_18_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[11]_INST_0_i_12 
       (.I0(\dbus_addr[11]_INST_0_i_19_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[13]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[11]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[11]_INST_0_i_13 
       (.I0(\dbus_addr[17]_INST_0_i_11_n_0 ),
        .I1(\dbus_addr[13]_INST_0_i_10_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[15]_INST_0_i_27_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[11]_INST_0_i_20_n_0 ),
        .O(\dbus_addr[11]_INST_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[11]_INST_0_i_14 
       (.I0(\STAGE2.alu_a [19]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [27]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [11]),
        .O(\dbus_addr[11]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[11]_INST_0_i_15 
       (.I0(\STAGE2.alu_a [11]),
        .I1(\STAGE2.alu_b [11]),
        .O(\dbus_addr[11]_INST_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[11]_INST_0_i_16 
       (.I0(\STAGE2.alu_a [10]),
        .I1(\STAGE2.alu_b [10]),
        .O(\dbus_addr[11]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[11]_INST_0_i_17 
       (.I0(\STAGE2.alu_a [9]),
        .I1(\STAGE2.alu_b [9]),
        .O(\dbus_addr[11]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[11]_INST_0_i_18 
       (.I0(\STAGE2.alu_a [8]),
        .I1(\STAGE2.alu_b [8]),
        .O(\dbus_addr[11]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \dbus_addr[11]_INST_0_i_19 
       (.I0(\STAGE2.alu_a [4]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_a [0]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\STAGE2.alu_a [8]),
        .I5(\STAGE2.alu_b [4]),
        .O(\dbus_addr[11]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[11]_INST_0_i_2 
       (.I0(\dbus_addr[11]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[11]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[12]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[11]_INST_0_i_20 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_a [19]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [27]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [11]),
        .O(\dbus_addr[11]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[11]_INST_0_i_3 
       (.I0(\dbus_addr[11]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [11]),
        .I3(\STAGE2.alu_b [11]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [11]),
        .O(\dbus_addr[11]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[11]_INST_0_i_4 
       (.I0(\STAGE2.alu_a [11]),
        .I1(\STAGE2.alu_b [11]),
        .O(\dbus_addr[11]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[11]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [10]),
        .I1(\STAGE2.alu_b [10]),
        .O(\dbus_addr[11]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[11]_INST_0_i_6 
       (.I0(\STAGE2.alu_a [9]),
        .I1(\STAGE2.alu_b [9]),
        .O(\dbus_addr[11]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[11]_INST_0_i_7 
       (.I0(\STAGE2.alu_a [8]),
        .I1(\STAGE2.alu_b [8]),
        .O(\dbus_addr[11]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[11]_INST_0_i_8 
       (.I0(\dbus_addr[11]_INST_0_i_12_n_0 ),
        .I1(\dbus_addr[12]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[12]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[11]_INST_0_i_13_n_0 ),
        .O(\dbus_addr[11]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[11]_INST_0_i_9 
       (.I0(\dbus_addr[15]_INST_0_i_15_n_0 ),
        .I1(\dbus_addr[13]_INST_0_i_8_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[15]_INST_0_i_17_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[11]_INST_0_i_14_n_0 ),
        .O(\dbus_addr[11]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[12]_INST_0 
       (.I0(\STAGE2.alu/data10 [12]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[12]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[12]_INST_0_i_2_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[12]_INST_0_i_1 
       (.I0(\dbus_addr[12]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[12]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[13]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[12]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_a [20]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [28]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [12]),
        .O(\dbus_addr[12]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[12]_INST_0_i_2 
       (.I0(\dbus_addr[12]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [12]),
        .I3(\STAGE2.alu_b [12]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [12]),
        .O(\dbus_addr[12]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[12]_INST_0_i_3 
       (.I0(\dbus_addr[12]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[13]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[13]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[12]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[12]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[12]_INST_0_i_4 
       (.I0(\dbus_addr[16]_INST_0_i_9_n_0 ),
        .I1(\dbus_addr[14]_INST_0_i_8_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[16]_INST_0_i_11_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[12]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[12]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[12]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [12]),
        .I1(\STAGE2.alu_b [12]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [12]),
        .O(\dbus_addr[12]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[12]_INST_0_i_6 
       (.I0(\dbus_addr[12]_INST_0_i_9_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[14]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[12]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[12]_INST_0_i_7 
       (.I0(\dbus_addr[18]_INST_0_i_11_n_0 ),
        .I1(\dbus_addr[14]_INST_0_i_10_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[16]_INST_0_i_17_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[12]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[12]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[12]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [20]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [28]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [12]),
        .O(\dbus_addr[12]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \dbus_addr[12]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [5]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_a [1]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\STAGE2.alu_a [9]),
        .I5(\STAGE2.alu_b [4]),
        .O(\dbus_addr[12]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[13]_INST_0 
       (.I0(\STAGE2.alu/data10 [13]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[13]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[13]_INST_0_i_2_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[13]_INST_0_i_1 
       (.I0(\dbus_addr[13]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[13]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[14]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[13]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_a [21]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [29]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [13]),
        .O(\dbus_addr[13]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[13]_INST_0_i_2 
       (.I0(\dbus_addr[13]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [13]),
        .I3(\STAGE2.alu_b [13]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [13]),
        .O(\dbus_addr[13]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[13]_INST_0_i_3 
       (.I0(\dbus_addr[13]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[14]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[14]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[13]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[13]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[13]_INST_0_i_4 
       (.I0(\dbus_addr[15]_INST_0_i_16_n_0 ),
        .I1(\dbus_addr[15]_INST_0_i_17_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[15]_INST_0_i_15_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[13]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[13]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[13]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [13]),
        .I1(\STAGE2.alu_b [13]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [13]),
        .O(\dbus_addr[13]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dbus_addr[13]_INST_0_i_6 
       (.I0(\dbus_addr[13]_INST_0_i_9_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[15]_INST_0_i_22_n_0 ),
        .I3(\STAGE2.alu_b [2]),
        .I4(\dbus_addr[15]_INST_0_i_23_n_0 ),
        .O(\dbus_addr[13]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[13]_INST_0_i_7 
       (.I0(\dbus_addr[15]_INST_0_i_26_n_0 ),
        .I1(\dbus_addr[15]_INST_0_i_27_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[17]_INST_0_i_11_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[13]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[13]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[13]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [21]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [29]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [13]),
        .O(\dbus_addr[13]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \dbus_addr[13]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [6]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_a [2]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\STAGE2.alu_a [10]),
        .I5(\STAGE2.alu_b [4]),
        .O(\dbus_addr[13]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[14]_INST_0 
       (.I0(\STAGE2.alu/data10 [14]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[14]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[14]_INST_0_i_2_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[14]_INST_0_i_1 
       (.I0(\dbus_addr[14]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[14]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[15]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[14]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[14]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_a [22]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [30]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [14]),
        .O(\dbus_addr[14]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[14]_INST_0_i_2 
       (.I0(\dbus_addr[14]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [14]),
        .I3(\STAGE2.alu_b [14]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [14]),
        .O(\dbus_addr[14]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[14]_INST_0_i_3 
       (.I0(\dbus_addr[14]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[15]_INST_0_i_12_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[15]_INST_0_i_13_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[14]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[14]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[14]_INST_0_i_4 
       (.I0(\dbus_addr[16]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[16]_INST_0_i_11_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[16]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[14]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[14]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[14]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [14]),
        .I1(\STAGE2.alu_b [14]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [14]),
        .O(\dbus_addr[14]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dbus_addr[14]_INST_0_i_6 
       (.I0(\dbus_addr[14]_INST_0_i_9_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[16]_INST_0_i_12_n_0 ),
        .I3(\STAGE2.alu_b [2]),
        .I4(\dbus_addr[16]_INST_0_i_13_n_0 ),
        .O(\dbus_addr[14]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[14]_INST_0_i_7 
       (.I0(\dbus_addr[16]_INST_0_i_16_n_0 ),
        .I1(\dbus_addr[16]_INST_0_i_17_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[18]_INST_0_i_11_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[14]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[14]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[14]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [22]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [30]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [14]),
        .O(\dbus_addr[14]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \dbus_addr[14]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [7]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_a [3]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\STAGE2.alu_a [11]),
        .I5(\STAGE2.alu_b [4]),
        .O(\dbus_addr[14]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[15]_INST_0 
       (.I0(\STAGE2.alu/data10 [15]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[15]_INST_0_i_2_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[15]_INST_0_i_3_n_0 ),
        .O(D[14]));
  CARRY4 \dbus_addr[15]_INST_0_i_1 
       (.CI(\dbus_addr[11]_INST_0_i_1_n_0 ),
        .CO({\dbus_addr[15]_INST_0_i_1_n_0 ,\dbus_addr[15]_INST_0_i_1_n_1 ,\dbus_addr[15]_INST_0_i_1_n_2 ,\dbus_addr[15]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [15:12]),
        .O(\STAGE2.alu/data10 [15:12]),
        .S({\dbus_addr[15]_INST_0_i_4_n_0 ,\dbus_addr[15]_INST_0_i_5_n_0 ,\dbus_addr[15]_INST_0_i_6_n_0 ,\dbus_addr[15]_INST_0_i_7_n_0 }));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[15]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [15]),
        .I1(\STAGE2.alu_b [15]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [15]),
        .O(\dbus_addr[15]_INST_0_i_10_n_0 ));
  CARRY4 \dbus_addr[15]_INST_0_i_11 
       (.CI(\dbus_addr[11]_INST_0_i_11_n_0 ),
        .CO({\dbus_addr[15]_INST_0_i_11_n_0 ,\dbus_addr[15]_INST_0_i_11_n_1 ,\dbus_addr[15]_INST_0_i_11_n_2 ,\dbus_addr[15]_INST_0_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [15:12]),
        .O(\STAGE2.alu/data0 [15:12]),
        .S({\dbus_addr[15]_INST_0_i_18_n_0 ,\dbus_addr[15]_INST_0_i_19_n_0 ,\dbus_addr[15]_INST_0_i_20_n_0 ,\dbus_addr[15]_INST_0_i_21_n_0 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[15]_INST_0_i_12 
       (.I0(\dbus_addr[15]_INST_0_i_22_n_0 ),
        .I1(\dbus_addr[15]_INST_0_i_23_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[15]_INST_0_i_24_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[15]_INST_0_i_25_n_0 ),
        .O(\dbus_addr[15]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[15]_INST_0_i_13 
       (.I0(\dbus_addr[17]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[17]_INST_0_i_11_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[15]_INST_0_i_26_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[15]_INST_0_i_27_n_0 ),
        .O(\dbus_addr[15]_INST_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[15]_INST_0_i_14 
       (.I0(\STAGE2.alu_a [29]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [21]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[15]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[15]_INST_0_i_15 
       (.I0(\STAGE2.alu_a [25]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [17]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[15]_INST_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[15]_INST_0_i_16 
       (.I0(\STAGE2.alu_a [27]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [19]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[15]_INST_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[15]_INST_0_i_17 
       (.I0(\STAGE2.alu_a [23]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [15]),
        .O(\dbus_addr[15]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[15]_INST_0_i_18 
       (.I0(\STAGE2.alu_a [15]),
        .I1(\STAGE2.alu_b [15]),
        .O(\dbus_addr[15]_INST_0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[15]_INST_0_i_19 
       (.I0(\STAGE2.alu_a [14]),
        .I1(\STAGE2.alu_b [14]),
        .O(\dbus_addr[15]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[15]_INST_0_i_2 
       (.I0(\dbus_addr[15]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[15]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[16]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[15]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[15]_INST_0_i_20 
       (.I0(\STAGE2.alu_a [13]),
        .I1(\STAGE2.alu_b [13]),
        .O(\dbus_addr[15]_INST_0_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[15]_INST_0_i_21 
       (.I0(\STAGE2.alu_a [12]),
        .I1(\STAGE2.alu_b [12]),
        .O(\dbus_addr[15]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[15]_INST_0_i_22 
       (.I0(\STAGE2.alu_a [0]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [8]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[15]_INST_0_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[15]_INST_0_i_23 
       (.I0(\STAGE2.alu_a [4]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [12]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[15]_INST_0_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[15]_INST_0_i_24 
       (.I0(\STAGE2.alu_a [2]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [10]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[15]_INST_0_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[15]_INST_0_i_25 
       (.I0(\STAGE2.alu_a [6]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [14]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[15]_INST_0_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \dbus_addr[15]_INST_0_i_26 
       (.I0(\STAGE2.alu_a [27]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [19]),
        .O(\dbus_addr[15]_INST_0_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \dbus_addr[15]_INST_0_i_27 
       (.I0(\STAGE2.alu_a [23]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [15]),
        .O(\dbus_addr[15]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[15]_INST_0_i_3 
       (.I0(\dbus_addr[15]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [15]),
        .I3(\STAGE2.alu_b [15]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [15]),
        .O(\dbus_addr[15]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[15]_INST_0_i_4 
       (.I0(\STAGE2.alu_a [15]),
        .I1(\STAGE2.alu_b [15]),
        .O(\dbus_addr[15]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[15]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [14]),
        .I1(\STAGE2.alu_b [14]),
        .O(\dbus_addr[15]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[15]_INST_0_i_6 
       (.I0(\STAGE2.alu_a [13]),
        .I1(\STAGE2.alu_b [13]),
        .O(\dbus_addr[15]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[15]_INST_0_i_7 
       (.I0(\STAGE2.alu_a [12]),
        .I1(\STAGE2.alu_b [12]),
        .O(\dbus_addr[15]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[15]_INST_0_i_8 
       (.I0(\dbus_addr[15]_INST_0_i_12_n_0 ),
        .I1(\dbus_addr[16]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[16]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[15]_INST_0_i_13_n_0 ),
        .O(\dbus_addr[15]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[15]_INST_0_i_9 
       (.I0(\dbus_addr[15]_INST_0_i_14_n_0 ),
        .I1(\dbus_addr[15]_INST_0_i_15_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[15]_INST_0_i_16_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[15]_INST_0_i_17_n_0 ),
        .O(\dbus_addr[15]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[16]_INST_0 
       (.I0(\STAGE2.alu/data10 [16]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[16]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[16]_INST_0_i_2_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[16]_INST_0_i_1 
       (.I0(\dbus_addr[16]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[16]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[17]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[16]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[16]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [28]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [20]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[16]_INST_0_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[16]_INST_0_i_11 
       (.I0(\STAGE2.alu_a [24]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [16]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[16]_INST_0_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[16]_INST_0_i_12 
       (.I0(\STAGE2.alu_a [1]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [9]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[16]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[16]_INST_0_i_13 
       (.I0(\STAGE2.alu_a [5]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [13]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[16]_INST_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[16]_INST_0_i_14 
       (.I0(\STAGE2.alu_a [3]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [11]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[16]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[16]_INST_0_i_15 
       (.I0(\STAGE2.alu_a [7]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [15]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[16]_INST_0_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \dbus_addr[16]_INST_0_i_16 
       (.I0(\STAGE2.alu_a [28]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [20]),
        .O(\dbus_addr[16]_INST_0_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \dbus_addr[16]_INST_0_i_17 
       (.I0(\STAGE2.alu_a [24]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [16]),
        .O(\dbus_addr[16]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[16]_INST_0_i_2 
       (.I0(\dbus_addr[16]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [16]),
        .I3(\STAGE2.alu_b [16]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [16]),
        .O(\dbus_addr[16]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[16]_INST_0_i_3 
       (.I0(\dbus_addr[16]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[17]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[17]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[16]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[16]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[16]_INST_0_i_4 
       (.I0(\dbus_addr[16]_INST_0_i_8_n_0 ),
        .I1(\dbus_addr[16]_INST_0_i_9_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[16]_INST_0_i_10_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[16]_INST_0_i_11_n_0 ),
        .O(\dbus_addr[16]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[16]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [16]),
        .I1(\STAGE2.alu_b [16]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [16]),
        .O(\dbus_addr[16]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[16]_INST_0_i_6 
       (.I0(\dbus_addr[16]_INST_0_i_12_n_0 ),
        .I1(\dbus_addr[16]_INST_0_i_13_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[16]_INST_0_i_14_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[16]_INST_0_i_15_n_0 ),
        .O(\dbus_addr[16]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[16]_INST_0_i_7 
       (.I0(\dbus_addr[18]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[18]_INST_0_i_11_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[16]_INST_0_i_16_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[16]_INST_0_i_17_n_0 ),
        .O(\dbus_addr[16]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[16]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [30]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [22]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[16]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \dbus_addr[16]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [26]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [18]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[16]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[17]_INST_0 
       (.I0(\STAGE2.alu/data10 [17]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[17]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[17]_INST_0_i_2_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[17]_INST_0_i_1 
       (.I0(\dbus_addr[17]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[17]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[18]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[17]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \dbus_addr[17]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [29]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [21]),
        .O(\dbus_addr[17]_INST_0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \dbus_addr[17]_INST_0_i_11 
       (.I0(\STAGE2.alu_a [25]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [17]),
        .O(\dbus_addr[17]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[17]_INST_0_i_2 
       (.I0(\dbus_addr[17]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [17]),
        .I3(\STAGE2.alu_b [17]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [17]),
        .O(\dbus_addr[17]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[17]_INST_0_i_3 
       (.I0(\dbus_addr[17]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[18]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[18]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[17]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[17]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[17]_INST_0_i_4 
       (.I0(\dbus_addr[19]_INST_0_i_14_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[17]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[17]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[17]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [17]),
        .I1(\STAGE2.alu_b [17]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [17]),
        .O(\dbus_addr[17]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[17]_INST_0_i_6 
       (.I0(\dbus_addr[17]_INST_0_i_9_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[19]_INST_0_i_19_n_0 ),
        .O(\dbus_addr[17]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dbus_addr[17]_INST_0_i_7 
       (.I0(\dbus_addr[17]_INST_0_i_10_n_0 ),
        .I1(\STAGE2.alu_b [2]),
        .I2(\dbus_addr[17]_INST_0_i_11_n_0 ),
        .I3(\dbus_addr[19]_INST_0_i_20_n_0 ),
        .I4(\STAGE2.alu_b [1]),
        .O(\dbus_addr[17]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dbus_addr[17]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [29]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [21]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[15]_INST_0_i_15_n_0 ),
        .O(\dbus_addr[17]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dbus_addr[17]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [2]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [10]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[15]_INST_0_i_25_n_0 ),
        .O(\dbus_addr[17]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[18]_INST_0 
       (.I0(\STAGE2.alu/data10 [18]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[18]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[18]_INST_0_i_2_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[18]_INST_0_i_1 
       (.I0(\dbus_addr[18]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[18]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[19]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[18]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \dbus_addr[18]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [30]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [22]),
        .O(\dbus_addr[18]_INST_0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \dbus_addr[18]_INST_0_i_11 
       (.I0(\STAGE2.alu_a [26]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [18]),
        .O(\dbus_addr[18]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[18]_INST_0_i_2 
       (.I0(\dbus_addr[18]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [18]),
        .I3(\STAGE2.alu_b [18]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [18]),
        .O(\dbus_addr[18]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[18]_INST_0_i_3 
       (.I0(\dbus_addr[18]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[19]_INST_0_i_12_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[19]_INST_0_i_13_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[18]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[18]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[18]_INST_0_i_4 
       (.I0(\dbus_addr[20]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[18]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[18]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[18]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [18]),
        .I1(\STAGE2.alu_b [18]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [18]),
        .O(\dbus_addr[18]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[18]_INST_0_i_6 
       (.I0(\dbus_addr[18]_INST_0_i_9_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[20]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[18]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dbus_addr[18]_INST_0_i_7 
       (.I0(\dbus_addr[18]_INST_0_i_10_n_0 ),
        .I1(\STAGE2.alu_b [2]),
        .I2(\dbus_addr[18]_INST_0_i_11_n_0 ),
        .I3(\dbus_addr[20]_INST_0_i_10_n_0 ),
        .I4(\STAGE2.alu_b [1]),
        .O(\dbus_addr[18]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dbus_addr[18]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [30]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [22]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[16]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[18]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dbus_addr[18]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [3]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [11]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[16]_INST_0_i_15_n_0 ),
        .O(\dbus_addr[18]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[19]_INST_0 
       (.I0(\STAGE2.alu/data10 [19]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[19]_INST_0_i_2_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[19]_INST_0_i_3_n_0 ),
        .O(D[18]));
  CARRY4 \dbus_addr[19]_INST_0_i_1 
       (.CI(\dbus_addr[15]_INST_0_i_1_n_0 ),
        .CO({\dbus_addr[19]_INST_0_i_1_n_0 ,\dbus_addr[19]_INST_0_i_1_n_1 ,\dbus_addr[19]_INST_0_i_1_n_2 ,\dbus_addr[19]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [19:16]),
        .O(\STAGE2.alu/data10 [19:16]),
        .S({\dbus_addr[19]_INST_0_i_4_n_0 ,\dbus_addr[19]_INST_0_i_5_n_0 ,\dbus_addr[19]_INST_0_i_6_n_0 ,\dbus_addr[19]_INST_0_i_7_n_0 }));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[19]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [19]),
        .I1(\STAGE2.alu_b [19]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [19]),
        .O(\dbus_addr[19]_INST_0_i_10_n_0 ));
  CARRY4 \dbus_addr[19]_INST_0_i_11 
       (.CI(\dbus_addr[15]_INST_0_i_11_n_0 ),
        .CO({\dbus_addr[19]_INST_0_i_11_n_0 ,\dbus_addr[19]_INST_0_i_11_n_1 ,\dbus_addr[19]_INST_0_i_11_n_2 ,\dbus_addr[19]_INST_0_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [19:16]),
        .O(\STAGE2.alu/data0 [19:16]),
        .S({\dbus_addr[19]_INST_0_i_15_n_0 ,\dbus_addr[19]_INST_0_i_16_n_0 ,\dbus_addr[19]_INST_0_i_17_n_0 ,\dbus_addr[19]_INST_0_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[19]_INST_0_i_12 
       (.I0(\dbus_addr[19]_INST_0_i_19_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[21]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[19]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[19]_INST_0_i_13 
       (.I0(\dbus_addr[21]_INST_0_i_10_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[19]_INST_0_i_20_n_0 ),
        .O(\dbus_addr[19]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dbus_addr[19]_INST_0_i_14 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [23]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[15]_INST_0_i_16_n_0 ),
        .O(\dbus_addr[19]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[19]_INST_0_i_15 
       (.I0(\STAGE2.alu_a [19]),
        .I1(\STAGE2.alu_b [19]),
        .O(\dbus_addr[19]_INST_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[19]_INST_0_i_16 
       (.I0(\STAGE2.alu_a [18]),
        .I1(\STAGE2.alu_b [18]),
        .O(\dbus_addr[19]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[19]_INST_0_i_17 
       (.I0(\STAGE2.alu_a [17]),
        .I1(\STAGE2.alu_b [17]),
        .O(\dbus_addr[19]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[19]_INST_0_i_18 
       (.I0(\STAGE2.alu_a [16]),
        .I1(\STAGE2.alu_b [16]),
        .O(\dbus_addr[19]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dbus_addr[19]_INST_0_i_19 
       (.I0(\STAGE2.alu_a [4]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [12]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[23]_INST_0_i_19_n_0 ),
        .O(\dbus_addr[19]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[19]_INST_0_i_2 
       (.I0(\dbus_addr[19]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[19]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[20]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[19]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \dbus_addr[19]_INST_0_i_20 
       (.I0(\STAGE2.alu_b [3]),
        .I1(\STAGE2.alu_a [31]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_a [23]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[15]_INST_0_i_26_n_0 ),
        .O(\dbus_addr[19]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[19]_INST_0_i_3 
       (.I0(\dbus_addr[19]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [19]),
        .I3(\STAGE2.alu_b [19]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [19]),
        .O(\dbus_addr[19]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[19]_INST_0_i_4 
       (.I0(\STAGE2.alu_a [19]),
        .I1(\STAGE2.alu_b [19]),
        .O(\dbus_addr[19]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[19]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [18]),
        .I1(\STAGE2.alu_b [18]),
        .O(\dbus_addr[19]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[19]_INST_0_i_6 
       (.I0(\STAGE2.alu_a [17]),
        .I1(\STAGE2.alu_b [17]),
        .O(\dbus_addr[19]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[19]_INST_0_i_7 
       (.I0(\STAGE2.alu_a [16]),
        .I1(\STAGE2.alu_b [16]),
        .O(\dbus_addr[19]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[19]_INST_0_i_8 
       (.I0(\dbus_addr[19]_INST_0_i_12_n_0 ),
        .I1(\dbus_addr[20]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[20]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[19]_INST_0_i_13_n_0 ),
        .O(\dbus_addr[19]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[19]_INST_0_i_9 
       (.I0(\dbus_addr[21]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[19]_INST_0_i_14_n_0 ),
        .O(\dbus_addr[19]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[1]_INST_0 
       (.I0(\STAGE2.alu/data10 [1]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[1]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[1]_INST_0_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[1]_INST_0_i_1 
       (.I0(\dbus_addr[1]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[1]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[1]_INST_0_i_5_n_0 ),
        .O(\dbus_addr[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[1]_INST_0_i_2 
       (.I0(\dbus_addr[1]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [1]),
        .I3(\STAGE2.alu_b [1]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [1]),
        .O(\dbus_addr[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[1]_INST_0_i_3 
       (.I0(\dbus_addr[0]_INST_0_i_3_n_0 ),
        .I1(\dbus_addr[2]_INST_0_i_7_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[2]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[1]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[1]_INST_0_i_4 
       (.I0(\dbus_addr[7]_INST_0_i_14_n_0 ),
        .I1(\dbus_addr[3]_INST_0_i_15_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[5]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[1]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[1]_INST_0_i_5 
       (.I0(\dbus_addr[8]_INST_0_i_8_n_0 ),
        .I1(\dbus_addr[3]_INST_0_i_16_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[6]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[1]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[1]_INST_0_i_6 
       (.I0(\STAGE2.alu_a [1]),
        .I1(\STAGE2.alu_b [1]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [1]),
        .O(\dbus_addr[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[1]_INST_0_i_7 
       (.I0(\STAGE2.alu_a [25]),
        .I1(\STAGE2.alu_a [9]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [17]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [1]),
        .O(\dbus_addr[1]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[1]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [26]),
        .I1(\STAGE2.alu_a [10]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [18]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [2]),
        .O(\dbus_addr[1]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[20]_INST_0 
       (.I0(\STAGE2.alu/data10 [20]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[20]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[20]_INST_0_i_2_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[20]_INST_0_i_1 
       (.I0(\dbus_addr[20]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[20]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[21]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[20]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \dbus_addr[20]_INST_0_i_10 
       (.I0(\STAGE2.alu_b [3]),
        .I1(\STAGE2.alu_a [31]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_a [24]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[16]_INST_0_i_16_n_0 ),
        .O(\dbus_addr[20]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[20]_INST_0_i_2 
       (.I0(\dbus_addr[20]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [20]),
        .I3(\STAGE2.alu_b [20]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [20]),
        .O(\dbus_addr[20]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[20]_INST_0_i_3 
       (.I0(\dbus_addr[20]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[21]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[21]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[20]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[20]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[20]_INST_0_i_4 
       (.I0(\dbus_addr[22]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[20]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[20]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[20]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [20]),
        .I1(\STAGE2.alu_b [20]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [20]),
        .O(\dbus_addr[20]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[20]_INST_0_i_6 
       (.I0(\dbus_addr[20]_INST_0_i_9_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[22]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[20]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[20]_INST_0_i_7 
       (.I0(\dbus_addr[22]_INST_0_i_10_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[20]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[20]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \dbus_addr[20]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [24]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_a [28]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\STAGE2.alu_a [20]),
        .I5(\STAGE2.alu_b [4]),
        .O(\dbus_addr[20]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dbus_addr[20]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [5]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [13]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[24]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[20]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[21]_INST_0 
       (.I0(\STAGE2.alu/data10 [21]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[21]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[21]_INST_0_i_2_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[21]_INST_0_i_1 
       (.I0(\dbus_addr[21]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[21]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[22]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[21]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \dbus_addr[21]_INST_0_i_10 
       (.I0(\STAGE2.alu_b [3]),
        .I1(\STAGE2.alu_a [31]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_a [25]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[17]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[21]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[21]_INST_0_i_2 
       (.I0(\dbus_addr[21]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [21]),
        .I3(\STAGE2.alu_b [21]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [21]),
        .O(\dbus_addr[21]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[21]_INST_0_i_3 
       (.I0(\dbus_addr[21]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[22]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[22]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[21]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[21]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[21]_INST_0_i_4 
       (.I0(\dbus_addr[23]_INST_0_i_14_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[21]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[21]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[21]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [21]),
        .I1(\STAGE2.alu_b [21]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [21]),
        .O(\dbus_addr[21]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dbus_addr[21]_INST_0_i_6 
       (.I0(\dbus_addr[23]_INST_0_i_19_n_0 ),
        .I1(\STAGE2.alu_b [2]),
        .I2(\dbus_addr[27]_INST_0_i_19_n_0 ),
        .I3(\dbus_addr[21]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [1]),
        .O(\dbus_addr[21]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[21]_INST_0_i_7 
       (.I0(\dbus_addr[23]_INST_0_i_20_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[21]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[21]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \dbus_addr[21]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [25]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_a [29]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\STAGE2.alu_a [21]),
        .I5(\STAGE2.alu_b [4]),
        .O(\dbus_addr[21]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dbus_addr[21]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [6]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [14]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[25]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[21]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[22]_INST_0 
       (.I0(\STAGE2.alu/data10 [22]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[22]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[22]_INST_0_i_2_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[22]_INST_0_i_1 
       (.I0(\dbus_addr[22]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[22]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[23]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[22]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \dbus_addr[22]_INST_0_i_10 
       (.I0(\STAGE2.alu_b [3]),
        .I1(\STAGE2.alu_a [31]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_a [26]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[18]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[22]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[22]_INST_0_i_2 
       (.I0(\dbus_addr[22]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [22]),
        .I3(\STAGE2.alu_b [22]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [22]),
        .O(\dbus_addr[22]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[22]_INST_0_i_3 
       (.I0(\dbus_addr[22]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[23]_INST_0_i_12_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[23]_INST_0_i_13_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[22]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[22]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[22]_INST_0_i_4 
       (.I0(\dbus_addr[24]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[22]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[22]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[22]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [22]),
        .I1(\STAGE2.alu_b [22]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [22]),
        .O(\dbus_addr[22]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \dbus_addr[22]_INST_0_i_6 
       (.I0(\dbus_addr[24]_INST_0_i_9_n_0 ),
        .I1(\STAGE2.alu_b [2]),
        .I2(\dbus_addr[28]_INST_0_i_8_n_0 ),
        .I3(\dbus_addr[22]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [1]),
        .O(\dbus_addr[22]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[22]_INST_0_i_7 
       (.I0(\dbus_addr[24]_INST_0_i_10_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[22]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[22]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \dbus_addr[22]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [26]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_a [30]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\STAGE2.alu_a [22]),
        .I5(\STAGE2.alu_b [4]),
        .O(\dbus_addr[22]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \dbus_addr[22]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [7]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [15]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[26]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[22]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[23]_INST_0 
       (.I0(\STAGE2.alu/data10 [23]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[23]_INST_0_i_2_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[23]_INST_0_i_3_n_0 ),
        .O(D[22]));
  CARRY4 \dbus_addr[23]_INST_0_i_1 
       (.CI(\dbus_addr[19]_INST_0_i_1_n_0 ),
        .CO({\dbus_addr[23]_INST_0_i_1_n_0 ,\dbus_addr[23]_INST_0_i_1_n_1 ,\dbus_addr[23]_INST_0_i_1_n_2 ,\dbus_addr[23]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [23:20]),
        .O(\STAGE2.alu/data10 [23:20]),
        .S({\dbus_addr[23]_INST_0_i_4_n_0 ,\dbus_addr[23]_INST_0_i_5_n_0 ,\dbus_addr[23]_INST_0_i_6_n_0 ,\dbus_addr[23]_INST_0_i_7_n_0 }));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[23]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [23]),
        .I1(\STAGE2.alu_b [23]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [23]),
        .O(\dbus_addr[23]_INST_0_i_10_n_0 ));
  CARRY4 \dbus_addr[23]_INST_0_i_11 
       (.CI(\dbus_addr[19]_INST_0_i_11_n_0 ),
        .CO({\dbus_addr[23]_INST_0_i_11_n_0 ,\dbus_addr[23]_INST_0_i_11_n_1 ,\dbus_addr[23]_INST_0_i_11_n_2 ,\dbus_addr[23]_INST_0_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [23:20]),
        .O(\STAGE2.alu/data0 [23:20]),
        .S({\dbus_addr[23]_INST_0_i_15_n_0 ,\dbus_addr[23]_INST_0_i_16_n_0 ,\dbus_addr[23]_INST_0_i_17_n_0 ,\dbus_addr[23]_INST_0_i_18_n_0 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[23]_INST_0_i_12 
       (.I0(\dbus_addr[23]_INST_0_i_19_n_0 ),
        .I1(\dbus_addr[27]_INST_0_i_19_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[25]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[29]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[23]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[23]_INST_0_i_13 
       (.I0(\dbus_addr[25]_INST_0_i_10_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[23]_INST_0_i_20_n_0 ),
        .O(\dbus_addr[23]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \dbus_addr[23]_INST_0_i_14 
       (.I0(\STAGE2.alu_a [27]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\STAGE2.alu_a [23]),
        .I5(\STAGE2.alu_b [4]),
        .O(\dbus_addr[23]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[23]_INST_0_i_15 
       (.I0(\STAGE2.alu_a [23]),
        .I1(\STAGE2.alu_b [23]),
        .O(\dbus_addr[23]_INST_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[23]_INST_0_i_16 
       (.I0(\STAGE2.alu_a [22]),
        .I1(\STAGE2.alu_b [22]),
        .O(\dbus_addr[23]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[23]_INST_0_i_17 
       (.I0(\STAGE2.alu_a [21]),
        .I1(\STAGE2.alu_b [21]),
        .O(\dbus_addr[23]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[23]_INST_0_i_18 
       (.I0(\STAGE2.alu_a [20]),
        .I1(\STAGE2.alu_b [20]),
        .O(\dbus_addr[23]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[23]_INST_0_i_19 
       (.I0(\STAGE2.alu_a [8]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [0]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [16]),
        .O(\dbus_addr[23]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[23]_INST_0_i_2 
       (.I0(\dbus_addr[23]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[23]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[24]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[23]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \dbus_addr[23]_INST_0_i_20 
       (.I0(\STAGE2.alu_a [27]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [31]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [23]),
        .O(\dbus_addr[23]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[23]_INST_0_i_3 
       (.I0(\dbus_addr[23]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [23]),
        .I3(\STAGE2.alu_b [23]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [23]),
        .O(\dbus_addr[23]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[23]_INST_0_i_4 
       (.I0(\STAGE2.alu_a [23]),
        .I1(\STAGE2.alu_b [23]),
        .O(\dbus_addr[23]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[23]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [22]),
        .I1(\STAGE2.alu_b [22]),
        .O(\dbus_addr[23]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[23]_INST_0_i_6 
       (.I0(\STAGE2.alu_a [21]),
        .I1(\STAGE2.alu_b [21]),
        .O(\dbus_addr[23]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[23]_INST_0_i_7 
       (.I0(\STAGE2.alu_a [20]),
        .I1(\STAGE2.alu_b [20]),
        .O(\dbus_addr[23]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[23]_INST_0_i_8 
       (.I0(\dbus_addr[23]_INST_0_i_12_n_0 ),
        .I1(\dbus_addr[24]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[24]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[23]_INST_0_i_13_n_0 ),
        .O(\dbus_addr[23]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[23]_INST_0_i_9 
       (.I0(\dbus_addr[25]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[23]_INST_0_i_14_n_0 ),
        .O(\dbus_addr[23]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[24]_INST_0 
       (.I0(\STAGE2.alu/data10 [24]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[24]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[24]_INST_0_i_2_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[24]_INST_0_i_1 
       (.I0(\dbus_addr[24]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[24]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[25]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[24]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \dbus_addr[24]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [28]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [31]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [24]),
        .O(\dbus_addr[24]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[24]_INST_0_i_2 
       (.I0(\dbus_addr[24]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [24]),
        .I3(\STAGE2.alu_b [24]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [24]),
        .O(\dbus_addr[24]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[24]_INST_0_i_3 
       (.I0(\dbus_addr[24]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[25]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[25]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[24]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[24]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[24]_INST_0_i_4 
       (.I0(\dbus_addr[26]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[24]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[24]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[24]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [24]),
        .I1(\STAGE2.alu_b [24]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [24]),
        .O(\dbus_addr[24]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[24]_INST_0_i_6 
       (.I0(\dbus_addr[24]_INST_0_i_9_n_0 ),
        .I1(\dbus_addr[28]_INST_0_i_8_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[26]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[30]_INST_0_i_14_n_0 ),
        .O(\dbus_addr[24]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[24]_INST_0_i_7 
       (.I0(\dbus_addr[26]_INST_0_i_10_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[24]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[24]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \dbus_addr[24]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [28]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_a [24]),
        .I4(\STAGE2.alu_b [3]),
        .O(\dbus_addr[24]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[24]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [9]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [1]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [17]),
        .O(\dbus_addr[24]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[25]_INST_0 
       (.I0(\STAGE2.alu/data10 [25]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[25]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[25]_INST_0_i_2_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[25]_INST_0_i_1 
       (.I0(\dbus_addr[25]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[25]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[26]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[25]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \dbus_addr[25]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [29]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [31]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [25]),
        .O(\dbus_addr[25]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[25]_INST_0_i_2 
       (.I0(\dbus_addr[25]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [25]),
        .I3(\STAGE2.alu_b [25]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [25]),
        .O(\dbus_addr[25]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[25]_INST_0_i_3 
       (.I0(\dbus_addr[25]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[26]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[26]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[25]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[25]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[25]_INST_0_i_4 
       (.I0(\dbus_addr[27]_INST_0_i_14_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[25]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[25]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[25]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [25]),
        .I1(\STAGE2.alu_b [25]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [25]),
        .O(\dbus_addr[25]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[25]_INST_0_i_6 
       (.I0(\dbus_addr[25]_INST_0_i_9_n_0 ),
        .I1(\dbus_addr[29]_INST_0_i_8_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[27]_INST_0_i_19_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[31]_INST_0_i_15_n_0 ),
        .O(\dbus_addr[25]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[25]_INST_0_i_7 
       (.I0(\dbus_addr[27]_INST_0_i_21_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[25]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[25]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \dbus_addr[25]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [29]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_a [25]),
        .I4(\STAGE2.alu_b [3]),
        .O(\dbus_addr[25]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[25]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [10]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [2]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [18]),
        .O(\dbus_addr[25]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[26]_INST_0 
       (.I0(\STAGE2.alu/data10 [26]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[26]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[26]_INST_0_i_2_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[26]_INST_0_i_1 
       (.I0(\dbus_addr[26]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[26]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[27]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[26]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \dbus_addr[26]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [30]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [31]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [26]),
        .O(\dbus_addr[26]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[26]_INST_0_i_2 
       (.I0(\dbus_addr[26]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [26]),
        .I3(\STAGE2.alu_b [26]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [26]),
        .O(\dbus_addr[26]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[26]_INST_0_i_3 
       (.I0(\dbus_addr[26]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[27]_INST_0_i_12_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[27]_INST_0_i_13_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[26]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[26]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \dbus_addr[26]_INST_0_i_4 
       (.I0(\STAGE2.alu_b [3]),
        .I1(\STAGE2.alu_a [28]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_b [2]),
        .I4(\STAGE2.alu_b [1]),
        .I5(\dbus_addr[26]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[26]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[26]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [26]),
        .I1(\STAGE2.alu_b [26]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [26]),
        .O(\dbus_addr[26]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[26]_INST_0_i_6 
       (.I0(\dbus_addr[26]_INST_0_i_9_n_0 ),
        .I1(\dbus_addr[30]_INST_0_i_14_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[28]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[31]_INST_0_i_19_n_0 ),
        .O(\dbus_addr[26]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[26]_INST_0_i_7 
       (.I0(\dbus_addr[28]_INST_0_i_10_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[26]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[26]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \dbus_addr[26]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [30]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_a [26]),
        .I4(\STAGE2.alu_b [3]),
        .O(\dbus_addr[26]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[26]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [11]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [3]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [19]),
        .O(\dbus_addr[26]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[27]_INST_0 
       (.I0(\STAGE2.alu/data10 [27]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[27]_INST_0_i_2_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[27]_INST_0_i_3_n_0 ),
        .O(D[26]));
  CARRY4 \dbus_addr[27]_INST_0_i_1 
       (.CI(\dbus_addr[23]_INST_0_i_1_n_0 ),
        .CO({\dbus_addr[27]_INST_0_i_1_n_0 ,\dbus_addr[27]_INST_0_i_1_n_1 ,\dbus_addr[27]_INST_0_i_1_n_2 ,\dbus_addr[27]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [27:24]),
        .O(\STAGE2.alu/data10 [27:24]),
        .S({\dbus_addr[27]_INST_0_i_4_n_0 ,\dbus_addr[27]_INST_0_i_5_n_0 ,\dbus_addr[27]_INST_0_i_6_n_0 ,\dbus_addr[27]_INST_0_i_7_n_0 }));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[27]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [27]),
        .I1(\STAGE2.alu_b [27]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [27]),
        .O(\dbus_addr[27]_INST_0_i_10_n_0 ));
  CARRY4 \dbus_addr[27]_INST_0_i_11 
       (.CI(\dbus_addr[23]_INST_0_i_11_n_0 ),
        .CO({\dbus_addr[27]_INST_0_i_11_n_0 ,\dbus_addr[27]_INST_0_i_11_n_1 ,\dbus_addr[27]_INST_0_i_11_n_2 ,\dbus_addr[27]_INST_0_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [27:24]),
        .O(\STAGE2.alu/data0 [27:24]),
        .S({\dbus_addr[27]_INST_0_i_15_n_0 ,\dbus_addr[27]_INST_0_i_16_n_0 ,\dbus_addr[27]_INST_0_i_17_n_0 ,\dbus_addr[27]_INST_0_i_18_n_0 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[27]_INST_0_i_12 
       (.I0(\dbus_addr[27]_INST_0_i_19_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_15_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[29]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[31]_INST_0_i_17_n_0 ),
        .O(\dbus_addr[27]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[27]_INST_0_i_13 
       (.I0(\dbus_addr[27]_INST_0_i_20_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[27]_INST_0_i_21_n_0 ),
        .O(\dbus_addr[27]_INST_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \dbus_addr[27]_INST_0_i_14 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_a [27]),
        .I4(\STAGE2.alu_b [3]),
        .O(\dbus_addr[27]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[27]_INST_0_i_15 
       (.I0(\STAGE2.alu_a [27]),
        .I1(\STAGE2.alu_b [27]),
        .O(\dbus_addr[27]_INST_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[27]_INST_0_i_16 
       (.I0(\STAGE2.alu_a [26]),
        .I1(\STAGE2.alu_b [26]),
        .O(\dbus_addr[27]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[27]_INST_0_i_17 
       (.I0(\STAGE2.alu_a [25]),
        .I1(\STAGE2.alu_b [25]),
        .O(\dbus_addr[27]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[27]_INST_0_i_18 
       (.I0(\STAGE2.alu_a [24]),
        .I1(\STAGE2.alu_b [24]),
        .O(\dbus_addr[27]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[27]_INST_0_i_19 
       (.I0(\STAGE2.alu_a [12]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [4]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [20]),
        .O(\dbus_addr[27]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[27]_INST_0_i_2 
       (.I0(\dbus_addr[27]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[27]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[28]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[27]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \dbus_addr[27]_INST_0_i_20 
       (.I0(\STAGE2.alu_b [2]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [29]),
        .O(\dbus_addr[27]_INST_0_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \dbus_addr[27]_INST_0_i_21 
       (.I0(\STAGE2.alu_b [2]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [27]),
        .O(\dbus_addr[27]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[27]_INST_0_i_3 
       (.I0(\dbus_addr[27]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [27]),
        .I3(\STAGE2.alu_b [27]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [27]),
        .O(\dbus_addr[27]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[27]_INST_0_i_4 
       (.I0(\STAGE2.alu_a [27]),
        .I1(\STAGE2.alu_b [27]),
        .O(\dbus_addr[27]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[27]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [26]),
        .I1(\STAGE2.alu_b [26]),
        .O(\dbus_addr[27]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[27]_INST_0_i_6 
       (.I0(\STAGE2.alu_a [25]),
        .I1(\STAGE2.alu_b [25]),
        .O(\dbus_addr[27]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[27]_INST_0_i_7 
       (.I0(\STAGE2.alu_a [24]),
        .I1(\STAGE2.alu_b [24]),
        .O(\dbus_addr[27]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[27]_INST_0_i_8 
       (.I0(\dbus_addr[27]_INST_0_i_12_n_0 ),
        .I1(\dbus_addr[28]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[28]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[27]_INST_0_i_13_n_0 ),
        .O(\dbus_addr[27]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \dbus_addr[27]_INST_0_i_9 
       (.I0(\STAGE2.alu_b [3]),
        .I1(\STAGE2.alu_a [29]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_b [2]),
        .I4(\STAGE2.alu_b [1]),
        .I5(\dbus_addr[27]_INST_0_i_14_n_0 ),
        .O(\dbus_addr[27]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[28]_INST_0 
       (.I0(\STAGE2.alu/data10 [28]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[28]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[28]_INST_0_i_2_n_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[28]_INST_0_i_1 
       (.I0(\dbus_addr[28]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[28]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[29]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[28]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \dbus_addr[28]_INST_0_i_10 
       (.I0(\STAGE2.alu_b [2]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [28]),
        .O(\dbus_addr[28]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[28]_INST_0_i_2 
       (.I0(\dbus_addr[28]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [28]),
        .I3(\STAGE2.alu_b [28]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [28]),
        .O(\dbus_addr[28]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[28]_INST_0_i_3 
       (.I0(\dbus_addr[28]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[29]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[29]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[28]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[28]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \dbus_addr[28]_INST_0_i_4 
       (.I0(\STAGE2.alu_a [30]),
        .I1(\STAGE2.alu_b [1]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [28]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_b [2]),
        .O(\dbus_addr[28]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[28]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [28]),
        .I1(\STAGE2.alu_b [28]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [28]),
        .O(\dbus_addr[28]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[28]_INST_0_i_6 
       (.I0(\dbus_addr[28]_INST_0_i_8_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_19_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[30]_INST_0_i_14_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[31]_INST_0_i_21_n_0 ),
        .O(\dbus_addr[28]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[28]_INST_0_i_7 
       (.I0(\dbus_addr[28]_INST_0_i_9_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[28]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[28]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[28]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [13]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [5]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [21]),
        .O(\dbus_addr[28]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \dbus_addr[28]_INST_0_i_9 
       (.I0(\STAGE2.alu_b [2]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [30]),
        .O(\dbus_addr[28]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[29]_INST_0 
       (.I0(\STAGE2.alu/data10 [29]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[29]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[29]_INST_0_i_2_n_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[29]_INST_0_i_1 
       (.I0(\dbus_addr[29]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[29]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[30]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[29]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[29]_INST_0_i_2 
       (.I0(\dbus_addr[29]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [29]),
        .I3(\STAGE2.alu_b [29]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [29]),
        .O(\dbus_addr[29]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[29]_INST_0_i_3 
       (.I0(\dbus_addr[29]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[30]_INST_0_i_12_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[30]_INST_0_i_13_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[29]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[29]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \dbus_addr[29]_INST_0_i_4 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_b [1]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [29]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_b [2]),
        .O(\dbus_addr[29]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[29]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [29]),
        .I1(\STAGE2.alu_b [29]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [29]),
        .O(\dbus_addr[29]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \dbus_addr[29]_INST_0_i_6 
       (.I0(\dbus_addr[29]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_b [2]),
        .I2(\dbus_addr[31]_INST_0_i_17_n_0 ),
        .I3(\dbus_addr[31]_INST_0_i_15_n_0 ),
        .I4(\dbus_addr[31]_INST_0_i_16_n_0 ),
        .I5(\STAGE2.alu_b [1]),
        .O(\dbus_addr[29]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \dbus_addr[29]_INST_0_i_7 
       (.I0(\STAGE2.alu_b [1]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [31]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [29]),
        .O(\dbus_addr[29]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[29]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [14]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [6]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [22]),
        .O(\dbus_addr[29]_INST_0_i_8_n_0 ));
  MUXF7 \dbus_addr[2]_INST_0 
       (.I0(\dbus_addr[2]_INST_0_i_1_n_0 ),
        .I1(\dbus_addr[2]_INST_0_i_2_n_0 ),
        .O(D[2]),
        .S(\STAGE2.alu_op [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[2]_INST_0_i_1 
       (.I0(\dbus_addr[2]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu/data10 [2]),
        .I2(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I3(\STAGE2.alu/r1 [2]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [2]),
        .O(\dbus_addr[2]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dbus_addr[2]_INST_0_i_2 
       (.I0(\STAGE2.alu/data10 [2]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[2]_INST_0_i_5_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\dbus_addr[2]_INST_0_i_6_n_0 ),
        .O(\dbus_addr[2]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1370)) 
    \dbus_addr[2]_INST_0_i_3 
       (.I0(\STAGE2.alu_op [1]),
        .I1(\STAGE2.alu_op [0]),
        .I2(\STAGE2.alu_a [2]),
        .I3(\STAGE2.alu_b [2]),
        .O(\dbus_addr[2]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dbus_addr[2]_INST_0_i_4 
       (.I0(\STAGE2.alu_a [2]),
        .I1(\STAGE2.alu_b [2]),
        .O(\STAGE2.alu/r1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[2]_INST_0_i_5 
       (.I0(\dbus_addr[2]_INST_0_i_7_n_0 ),
        .I1(\dbus_addr[3]_INST_0_i_13_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[3]_INST_0_i_14_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[2]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[2]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \dbus_addr[2]_INST_0_i_6 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[1]_INST_0_i_5_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[3]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[2]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \dbus_addr[2]_INST_0_i_7 
       (.I0(\STAGE2.alu_b [2]),
        .I1(\STAGE2.alu_b [4]),
        .I2(\STAGE2.alu_a [1]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\STAGE2.alu_b [1]),
        .O(\dbus_addr[2]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[2]_INST_0_i_8 
       (.I0(\dbus_addr[8]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[3]_INST_0_i_16_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[6]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[1]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[2]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[30]_INST_0 
       (.I0(\STAGE2.alu/data10 [30]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[30]_INST_0_i_2_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[30]_INST_0_i_3_n_0 ),
        .O(D[29]));
  CARRY4 \dbus_addr[30]_INST_0_i_1 
       (.CI(\dbus_addr[27]_INST_0_i_1_n_0 ),
        .CO({\NLW_dbus_addr[30]_INST_0_i_1_CO_UNCONNECTED [3],\dbus_addr[30]_INST_0_i_1_n_1 ,\dbus_addr[30]_INST_0_i_1_n_2 ,\dbus_addr[30]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\STAGE2.alu_a [30:28]}),
        .O(\STAGE2.alu/data10 [31:28]),
        .S({\dbus_addr[30]_INST_0_i_4_n_0 ,\dbus_addr[30]_INST_0_i_5_n_0 ,\dbus_addr[30]_INST_0_i_6_n_0 ,\dbus_addr[30]_INST_0_i_7_n_0 }));
  LUT5 #(
    .INIT(32'h00000010)) 
    \dbus_addr[30]_INST_0_i_10 
       (.I0(\STAGE2.alu_b [2]),
        .I1(\STAGE2.alu_b [4]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\STAGE2.alu_b [1]),
        .O(\dbus_addr[30]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[30]_INST_0_i_11 
       (.I0(\STAGE2.alu_a [30]),
        .I1(\STAGE2.alu_b [30]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [30]),
        .O(\dbus_addr[30]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \dbus_addr[30]_INST_0_i_12 
       (.I0(\dbus_addr[30]_INST_0_i_14_n_0 ),
        .I1(\STAGE2.alu_b [2]),
        .I2(\dbus_addr[31]_INST_0_i_21_n_0 ),
        .I3(\dbus_addr[31]_INST_0_i_19_n_0 ),
        .I4(\dbus_addr[31]_INST_0_i_20_n_0 ),
        .I5(\STAGE2.alu_b [1]),
        .O(\dbus_addr[30]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \dbus_addr[30]_INST_0_i_13 
       (.I0(\STAGE2.alu_b [1]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [31]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [30]),
        .O(\dbus_addr[30]_INST_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[30]_INST_0_i_14 
       (.I0(\STAGE2.alu_a [15]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [7]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [23]),
        .O(\dbus_addr[30]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[30]_INST_0_i_2 
       (.I0(\dbus_addr[30]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[30]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[30]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[30]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[30]_INST_0_i_3 
       (.I0(\dbus_addr[30]_INST_0_i_11_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [30]),
        .I3(\STAGE2.alu_b [30]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [30]),
        .O(\dbus_addr[30]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[30]_INST_0_i_4 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_b [31]),
        .O(\dbus_addr[30]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[30]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [30]),
        .I1(\STAGE2.alu_b [30]),
        .O(\dbus_addr[30]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[30]_INST_0_i_6 
       (.I0(\STAGE2.alu_a [29]),
        .I1(\STAGE2.alu_b [29]),
        .O(\dbus_addr[30]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[30]_INST_0_i_7 
       (.I0(\STAGE2.alu_a [28]),
        .I1(\STAGE2.alu_b [28]),
        .O(\dbus_addr[30]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[30]_INST_0_i_8 
       (.I0(\dbus_addr[30]_INST_0_i_12_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_13_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\STAGE2.alu_a [31]),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[30]_INST_0_i_13_n_0 ),
        .O(\dbus_addr[30]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \dbus_addr[30]_INST_0_i_9 
       (.I0(\STAGE2.alu_b [2]),
        .I1(\STAGE2.alu_b [4]),
        .I2(\STAGE2.alu_a [30]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\STAGE2.alu_b [1]),
        .O(\dbus_addr[30]_INST_0_i_9_n_0 ));
  MUXF7 \dbus_addr[31]_INST_0 
       (.I0(\dbus_addr[31]_INST_0_i_1_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_2_n_0 ),
        .O(D[30]),
        .S(\STAGE2.alu_op [3]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[31]_INST_0_i_1 
       (.I0(\dbus_addr[31]_INST_0_i_3_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [31]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [31]),
        .O(\dbus_addr[31]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[31]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [30]),
        .I1(\STAGE2.alu_b [30]),
        .O(\dbus_addr[31]_INST_0_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[31]_INST_0_i_11 
       (.I0(\STAGE2.alu_a [29]),
        .I1(\STAGE2.alu_b [29]),
        .O(\dbus_addr[31]_INST_0_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[31]_INST_0_i_12 
       (.I0(\STAGE2.alu_a [28]),
        .I1(\STAGE2.alu_b [28]),
        .O(\dbus_addr[31]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \dbus_addr[31]_INST_0_i_13 
       (.I0(\dbus_addr[31]_INST_0_i_15_n_0 ),
        .I1(\STAGE2.alu_b [2]),
        .I2(\dbus_addr[31]_INST_0_i_16_n_0 ),
        .I3(\STAGE2.alu_b [1]),
        .I4(\dbus_addr[31]_INST_0_i_17_n_0 ),
        .I5(\dbus_addr[31]_INST_0_i_18_n_0 ),
        .O(\dbus_addr[31]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \dbus_addr[31]_INST_0_i_14 
       (.I0(\dbus_addr[31]_INST_0_i_19_n_0 ),
        .I1(\STAGE2.alu_b [2]),
        .I2(\dbus_addr[31]_INST_0_i_20_n_0 ),
        .I3(\STAGE2.alu_b [1]),
        .I4(\dbus_addr[31]_INST_0_i_21_n_0 ),
        .I5(\dbus_addr[31]_INST_0_i_22_n_0 ),
        .O(\dbus_addr[31]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[31]_INST_0_i_15 
       (.I0(\STAGE2.alu_a [0]),
        .I1(\STAGE2.alu_a [16]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [8]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [24]),
        .O(\dbus_addr[31]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[31]_INST_0_i_16 
       (.I0(\STAGE2.alu_a [4]),
        .I1(\STAGE2.alu_a [20]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [12]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [28]),
        .O(\dbus_addr[31]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[31]_INST_0_i_17 
       (.I0(\STAGE2.alu_a [2]),
        .I1(\STAGE2.alu_a [18]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [10]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [26]),
        .O(\dbus_addr[31]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[31]_INST_0_i_18 
       (.I0(\STAGE2.alu_a [6]),
        .I1(\STAGE2.alu_a [22]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [14]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [30]),
        .O(\dbus_addr[31]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[31]_INST_0_i_19 
       (.I0(\STAGE2.alu_a [1]),
        .I1(\STAGE2.alu_a [17]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [9]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [25]),
        .O(\dbus_addr[31]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \dbus_addr[31]_INST_0_i_2 
       (.I0(\STAGE2.alu/data10 [31]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[31]_INST_0_i_7_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\dbus_addr[31]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[31]_INST_0_i_20 
       (.I0(\STAGE2.alu_a [5]),
        .I1(\STAGE2.alu_a [21]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [13]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [29]),
        .O(\dbus_addr[31]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[31]_INST_0_i_21 
       (.I0(\STAGE2.alu_a [3]),
        .I1(\STAGE2.alu_a [19]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [11]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [27]),
        .O(\dbus_addr[31]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[31]_INST_0_i_22 
       (.I0(\STAGE2.alu_a [7]),
        .I1(\STAGE2.alu_a [23]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [15]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [31]),
        .O(\dbus_addr[31]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[31]_INST_0_i_3 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_b [31]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [31]),
        .O(\dbus_addr[31]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \dbus_addr[31]_INST_0_i_4 
       (.I0(\STAGE2.alu_op [2]),
        .I1(\STAGE2.alu_op [1]),
        .O(\dbus_addr[31]_INST_0_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \dbus_addr[31]_INST_0_i_5 
       (.I0(\STAGE2.alu_op [2]),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .O(\dbus_addr[31]_INST_0_i_5_n_0 ));
  CARRY4 \dbus_addr[31]_INST_0_i_6 
       (.CI(\dbus_addr[27]_INST_0_i_11_n_0 ),
        .CO({\NLW_dbus_addr[31]_INST_0_i_6_CO_UNCONNECTED [3],\dbus_addr[31]_INST_0_i_6_n_1 ,\dbus_addr[31]_INST_0_i_6_n_2 ,\dbus_addr[31]_INST_0_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\STAGE2.alu_a [30:28]}),
        .O(\STAGE2.alu/data0 [31:28]),
        .S({\dbus_addr[31]_INST_0_i_9_n_0 ,\dbus_addr[31]_INST_0_i_10_n_0 ,\dbus_addr[31]_INST_0_i_11_n_0 ,\dbus_addr[31]_INST_0_i_12_n_0 }));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[31]_INST_0_i_7 
       (.I0(\dbus_addr[31]_INST_0_i_13_n_0 ),
        .I1(\STAGE2.alu_b [0]),
        .I2(\dbus_addr[31]_INST_0_i_14_n_0 ),
        .I3(\STAGE2.alu_op [0]),
        .I4(\STAGE2.alu_a [31]),
        .O(\dbus_addr[31]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \dbus_addr[31]_INST_0_i_8 
       (.I0(\STAGE2.alu_b [1]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [31]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_b [2]),
        .I5(\STAGE2.alu_b [0]),
        .O(\dbus_addr[31]_INST_0_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[31]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_b [31]),
        .O(\dbus_addr[31]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[3]_INST_0 
       (.I0(\STAGE2.alu/data10 [3]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[3]_INST_0_i_2_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[3]_INST_0_i_3_n_0 ),
        .O(D[3]));
  CARRY4 \dbus_addr[3]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\dbus_addr[3]_INST_0_i_1_n_0 ,\dbus_addr[3]_INST_0_i_1_n_1 ,\dbus_addr[3]_INST_0_i_1_n_2 ,\dbus_addr[3]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [3:0]),
        .O(\STAGE2.alu/data10 [3:0]),
        .S({\dbus_addr[3]_INST_0_i_4_n_0 ,\dbus_addr[3]_INST_0_i_5_n_0 ,\dbus_addr[3]_INST_0_i_6_n_0 ,\dbus_addr[3]_INST_0_i_7_n_0 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[3]_INST_0_i_10 
       (.I0(\dbus_addr[10]_INST_0_i_8_n_0 ),
        .I1(\dbus_addr[6]_INST_0_i_8_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[8]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[3]_INST_0_i_16_n_0 ),
        .O(\dbus_addr[3]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[3]_INST_0_i_11 
       (.I0(\STAGE2.alu_a [3]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [3]),
        .O(\dbus_addr[3]_INST_0_i_11_n_0 ));
  CARRY4 \dbus_addr[3]_INST_0_i_12 
       (.CI(1'b0),
        .CO({\dbus_addr[3]_INST_0_i_12_n_0 ,\dbus_addr[3]_INST_0_i_12_n_1 ,\dbus_addr[3]_INST_0_i_12_n_2 ,\dbus_addr[3]_INST_0_i_12_n_3 }),
        .CYINIT(1'b1),
        .DI(\STAGE2.alu_a [3:0]),
        .O(\STAGE2.alu/data0 [3:0]),
        .S({\dbus_addr[3]_INST_0_i_17_n_0 ,\dbus_addr[3]_INST_0_i_18_n_0 ,\dbus_addr[3]_INST_0_i_19_n_0 ,\dbus_addr[3]_INST_0_i_20_n_0 }));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \dbus_addr[3]_INST_0_i_13 
       (.I0(\STAGE2.alu_a [0]),
        .I1(\STAGE2.alu_b [1]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [2]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_b [2]),
        .O(\dbus_addr[3]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[3]_INST_0_i_14 
       (.I0(\dbus_addr[9]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[5]_INST_0_i_8_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[7]_INST_0_i_14_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[3]_INST_0_i_15_n_0 ),
        .O(\dbus_addr[3]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[3]_INST_0_i_15 
       (.I0(\STAGE2.alu_a [27]),
        .I1(\STAGE2.alu_a [11]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [19]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [3]),
        .O(\dbus_addr[3]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[3]_INST_0_i_16 
       (.I0(\STAGE2.alu_a [28]),
        .I1(\STAGE2.alu_a [12]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [20]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [4]),
        .O(\dbus_addr[3]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[3]_INST_0_i_17 
       (.I0(\STAGE2.alu_a [3]),
        .I1(\STAGE2.alu_b [3]),
        .O(\dbus_addr[3]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[3]_INST_0_i_18 
       (.I0(\STAGE2.alu_a [2]),
        .I1(\STAGE2.alu_b [2]),
        .O(\dbus_addr[3]_INST_0_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[3]_INST_0_i_19 
       (.I0(\STAGE2.alu_a [1]),
        .I1(\STAGE2.alu_b [1]),
        .O(\dbus_addr[3]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[3]_INST_0_i_2 
       (.I0(\dbus_addr[3]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[3]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[3]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[3]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[3]_INST_0_i_20 
       (.I0(\STAGE2.alu_a [0]),
        .I1(\STAGE2.alu_b [0]),
        .O(\dbus_addr[3]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[3]_INST_0_i_3 
       (.I0(\dbus_addr[3]_INST_0_i_11_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [3]),
        .I3(\STAGE2.alu_b [3]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [3]),
        .O(\dbus_addr[3]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[3]_INST_0_i_4 
       (.I0(\STAGE2.alu_a [3]),
        .I1(\STAGE2.alu_b [3]),
        .O(\dbus_addr[3]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[3]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [2]),
        .I1(\STAGE2.alu_b [2]),
        .O(\dbus_addr[3]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[3]_INST_0_i_6 
       (.I0(\STAGE2.alu_a [1]),
        .I1(\STAGE2.alu_b [1]),
        .O(\dbus_addr[3]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[3]_INST_0_i_7 
       (.I0(\STAGE2.alu_a [0]),
        .I1(\STAGE2.alu_b [0]),
        .O(\dbus_addr[3]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[3]_INST_0_i_8 
       (.I0(\dbus_addr[3]_INST_0_i_13_n_0 ),
        .I1(\dbus_addr[4]_INST_0_i_7_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[4]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[3]_INST_0_i_14_n_0 ),
        .O(\dbus_addr[3]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[3]_INST_0_i_9 
       (.I0(\dbus_addr[9]_INST_0_i_8_n_0 ),
        .I1(\dbus_addr[5]_INST_0_i_8_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[7]_INST_0_i_14_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[3]_INST_0_i_15_n_0 ),
        .O(\dbus_addr[3]_INST_0_i_9_n_0 ));
  MUXF7 \dbus_addr[4]_INST_0 
       (.I0(\dbus_addr[4]_INST_0_i_1_n_0 ),
        .I1(\dbus_addr[4]_INST_0_i_2_n_0 ),
        .O(D[4]),
        .S(\STAGE2.alu_op [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[4]_INST_0_i_1 
       (.I0(\dbus_addr[4]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu/data10 [4]),
        .I2(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I3(\STAGE2.alu/r1 [4]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [4]),
        .O(\dbus_addr[4]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dbus_addr[4]_INST_0_i_2 
       (.I0(\STAGE2.alu/data10 [4]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[4]_INST_0_i_5_n_0 ),
        .I3(\STAGE2.alu_op [1]),
        .I4(\dbus_addr[4]_INST_0_i_6_n_0 ),
        .O(\dbus_addr[4]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1370)) 
    \dbus_addr[4]_INST_0_i_3 
       (.I0(\STAGE2.alu_op [1]),
        .I1(\STAGE2.alu_op [0]),
        .I2(\STAGE2.alu_a [4]),
        .I3(\STAGE2.alu_b [4]),
        .O(\dbus_addr[4]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dbus_addr[4]_INST_0_i_4 
       (.I0(\STAGE2.alu_a [4]),
        .I1(\STAGE2.alu_b [4]),
        .O(\STAGE2.alu/r1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[4]_INST_0_i_5 
       (.I0(\dbus_addr[4]_INST_0_i_7_n_0 ),
        .I1(\dbus_addr[5]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[5]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[4]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[4]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \dbus_addr[4]_INST_0_i_6 
       (.I0(\STAGE2.alu_op [0]),
        .I1(\dbus_addr[3]_INST_0_i_10_n_0 ),
        .I2(\STAGE2.alu_b [0]),
        .I3(\dbus_addr[5]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[4]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \dbus_addr[4]_INST_0_i_7 
       (.I0(\STAGE2.alu_a [1]),
        .I1(\STAGE2.alu_b [1]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [3]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_b [2]),
        .O(\dbus_addr[4]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[4]_INST_0_i_8 
       (.I0(\dbus_addr[10]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[6]_INST_0_i_8_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[8]_INST_0_i_10_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[3]_INST_0_i_16_n_0 ),
        .O(\dbus_addr[4]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[5]_INST_0 
       (.I0(\STAGE2.alu/data10 [5]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[5]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[5]_INST_0_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[5]_INST_0_i_1 
       (.I0(\dbus_addr[5]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[5]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[6]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[5]_INST_0_i_2 
       (.I0(\dbus_addr[5]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [5]),
        .I3(\STAGE2.alu_b [5]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [5]),
        .O(\dbus_addr[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[5]_INST_0_i_3 
       (.I0(\dbus_addr[5]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[6]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[6]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[5]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[5]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[5]_INST_0_i_4 
       (.I0(\dbus_addr[11]_INST_0_i_14_n_0 ),
        .I1(\dbus_addr[7]_INST_0_i_14_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[9]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[5]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[5]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [5]),
        .I1(\STAGE2.alu_b [5]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [5]),
        .O(\dbus_addr[5]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \dbus_addr[5]_INST_0_i_6 
       (.I0(\STAGE2.alu_b [3]),
        .I1(\STAGE2.alu_a [2]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_b [2]),
        .I4(\STAGE2.alu_b [1]),
        .I5(\dbus_addr[7]_INST_0_i_19_n_0 ),
        .O(\dbus_addr[5]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[5]_INST_0_i_7 
       (.I0(\dbus_addr[11]_INST_0_i_20_n_0 ),
        .I1(\dbus_addr[7]_INST_0_i_14_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[9]_INST_0_i_10_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[5]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[5]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[5]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [29]),
        .I1(\STAGE2.alu_a [13]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [21]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [5]),
        .O(\dbus_addr[5]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[6]_INST_0 
       (.I0(\STAGE2.alu/data10 [6]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[6]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[6]_INST_0_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[6]_INST_0_i_1 
       (.I0(\dbus_addr[6]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[6]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[7]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[6]_INST_0_i_2 
       (.I0(\dbus_addr[6]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [6]),
        .I3(\STAGE2.alu_b [6]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [6]),
        .O(\dbus_addr[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[6]_INST_0_i_3 
       (.I0(\dbus_addr[6]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[7]_INST_0_i_12_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[7]_INST_0_i_13_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[6]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[6]_INST_0_i_4 
       (.I0(\dbus_addr[12]_INST_0_i_8_n_0 ),
        .I1(\dbus_addr[8]_INST_0_i_8_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[10]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[6]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[6]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [6]),
        .I1(\STAGE2.alu_b [6]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [6]),
        .O(\dbus_addr[6]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \dbus_addr[6]_INST_0_i_6 
       (.I0(\STAGE2.alu_b [3]),
        .I1(\STAGE2.alu_a [3]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_b [2]),
        .I4(\STAGE2.alu_b [1]),
        .I5(\dbus_addr[8]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[6]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[6]_INST_0_i_7 
       (.I0(\dbus_addr[12]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[8]_INST_0_i_10_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[10]_INST_0_i_10_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[6]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[6]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[6]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [30]),
        .I1(\STAGE2.alu_a [14]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [22]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [6]),
        .O(\dbus_addr[6]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[7]_INST_0 
       (.I0(\STAGE2.alu/data10 [7]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[7]_INST_0_i_2_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[7]_INST_0_i_3_n_0 ),
        .O(D[7]));
  CARRY4 \dbus_addr[7]_INST_0_i_1 
       (.CI(\dbus_addr[3]_INST_0_i_1_n_0 ),
        .CO({\dbus_addr[7]_INST_0_i_1_n_0 ,\dbus_addr[7]_INST_0_i_1_n_1 ,\dbus_addr[7]_INST_0_i_1_n_2 ,\dbus_addr[7]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [7:4]),
        .O(\STAGE2.alu/data10 [7:4]),
        .S({\dbus_addr[7]_INST_0_i_4_n_0 ,\dbus_addr[7]_INST_0_i_5_n_0 ,\dbus_addr[7]_INST_0_i_6_n_0 ,\dbus_addr[7]_INST_0_i_7_n_0 }));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[7]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [7]),
        .I1(\STAGE2.alu_b [7]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [7]),
        .O(\dbus_addr[7]_INST_0_i_10_n_0 ));
  CARRY4 \dbus_addr[7]_INST_0_i_11 
       (.CI(\dbus_addr[3]_INST_0_i_12_n_0 ),
        .CO({\dbus_addr[7]_INST_0_i_11_n_0 ,\dbus_addr[7]_INST_0_i_11_n_1 ,\dbus_addr[7]_INST_0_i_11_n_2 ,\dbus_addr[7]_INST_0_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(\STAGE2.alu_a [7:4]),
        .O(\STAGE2.alu/data0 [7:4]),
        .S({\dbus_addr[7]_INST_0_i_15_n_0 ,\dbus_addr[7]_INST_0_i_16_n_0 ,\dbus_addr[7]_INST_0_i_17_n_0 ,\dbus_addr[7]_INST_0_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[7]_INST_0_i_12 
       (.I0(\dbus_addr[7]_INST_0_i_19_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[9]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[7]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[7]_INST_0_i_13 
       (.I0(\dbus_addr[13]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[9]_INST_0_i_10_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[11]_INST_0_i_20_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[7]_INST_0_i_14_n_0 ),
        .O(\dbus_addr[7]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[7]_INST_0_i_14 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_a [15]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [23]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [7]),
        .O(\dbus_addr[7]_INST_0_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[7]_INST_0_i_15 
       (.I0(\STAGE2.alu_a [7]),
        .I1(\STAGE2.alu_b [7]),
        .O(\dbus_addr[7]_INST_0_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[7]_INST_0_i_16 
       (.I0(\STAGE2.alu_a [6]),
        .I1(\STAGE2.alu_b [6]),
        .O(\dbus_addr[7]_INST_0_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[7]_INST_0_i_17 
       (.I0(\STAGE2.alu_a [5]),
        .I1(\STAGE2.alu_b [5]),
        .O(\dbus_addr[7]_INST_0_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dbus_addr[7]_INST_0_i_18 
       (.I0(\STAGE2.alu_a [4]),
        .I1(\STAGE2.alu_b [4]),
        .O(\dbus_addr[7]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \dbus_addr[7]_INST_0_i_19 
       (.I0(\STAGE2.alu_a [0]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_a [4]),
        .I4(\STAGE2.alu_b [3]),
        .O(\dbus_addr[7]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[7]_INST_0_i_2 
       (.I0(\dbus_addr[7]_INST_0_i_8_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[7]_INST_0_i_9_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[8]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[7]_INST_0_i_3 
       (.I0(\dbus_addr[7]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [7]),
        .I3(\STAGE2.alu_b [7]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [7]),
        .O(\dbus_addr[7]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[7]_INST_0_i_4 
       (.I0(\STAGE2.alu_a [7]),
        .I1(\STAGE2.alu_b [7]),
        .O(\dbus_addr[7]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[7]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [6]),
        .I1(\STAGE2.alu_b [6]),
        .O(\dbus_addr[7]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[7]_INST_0_i_6 
       (.I0(\STAGE2.alu_a [5]),
        .I1(\STAGE2.alu_b [5]),
        .O(\dbus_addr[7]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbus_addr[7]_INST_0_i_7 
       (.I0(\STAGE2.alu_a [4]),
        .I1(\STAGE2.alu_b [4]),
        .O(\dbus_addr[7]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[7]_INST_0_i_8 
       (.I0(\dbus_addr[7]_INST_0_i_12_n_0 ),
        .I1(\dbus_addr[8]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[8]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[7]_INST_0_i_13_n_0 ),
        .O(\dbus_addr[7]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[7]_INST_0_i_9 
       (.I0(\dbus_addr[13]_INST_0_i_8_n_0 ),
        .I1(\dbus_addr[9]_INST_0_i_8_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[11]_INST_0_i_14_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[7]_INST_0_i_14_n_0 ),
        .O(\dbus_addr[7]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[8]_INST_0 
       (.I0(\STAGE2.alu/data10 [8]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[8]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[8]_INST_0_i_2_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[8]_INST_0_i_1 
       (.I0(\dbus_addr[8]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[8]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[9]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[8]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_a [16]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [24]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [8]),
        .O(\dbus_addr[8]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[8]_INST_0_i_2 
       (.I0(\dbus_addr[8]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [8]),
        .I3(\STAGE2.alu_b [8]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [8]),
        .O(\dbus_addr[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[8]_INST_0_i_3 
       (.I0(\dbus_addr[8]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[9]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[9]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[8]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[8]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[8]_INST_0_i_4 
       (.I0(\dbus_addr[14]_INST_0_i_8_n_0 ),
        .I1(\dbus_addr[10]_INST_0_i_8_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[12]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[8]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[8]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [8]),
        .I1(\STAGE2.alu_b [8]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [8]),
        .O(\dbus_addr[8]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[8]_INST_0_i_6 
       (.I0(\dbus_addr[8]_INST_0_i_9_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[10]_INST_0_i_9_n_0 ),
        .O(\dbus_addr[8]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[8]_INST_0_i_7 
       (.I0(\dbus_addr[14]_INST_0_i_10_n_0 ),
        .I1(\dbus_addr[10]_INST_0_i_10_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[12]_INST_0_i_10_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[8]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[8]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[8]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [16]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [24]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [8]),
        .O(\dbus_addr[8]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \dbus_addr[8]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [1]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_a [5]),
        .I4(\STAGE2.alu_b [3]),
        .O(\dbus_addr[8]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dbus_addr[9]_INST_0 
       (.I0(\STAGE2.alu/data10 [9]),
        .I1(\STAGE2.alu_op [2]),
        .I2(\dbus_addr[9]_INST_0_i_1_n_0 ),
        .I3(\STAGE2.alu_op [3]),
        .I4(\dbus_addr[9]_INST_0_i_2_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \dbus_addr[9]_INST_0_i_1 
       (.I0(\dbus_addr[9]_INST_0_i_3_n_0 ),
        .I1(\STAGE2.alu_op [1]),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[9]_INST_0_i_4_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[10]_INST_0_i_4_n_0 ),
        .O(\dbus_addr[9]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[9]_INST_0_i_10 
       (.I0(\STAGE2.alu_a [31]),
        .I1(\STAGE2.alu_a [17]),
        .I2(\STAGE2.alu_b [3]),
        .I3(\STAGE2.alu_a [25]),
        .I4(\STAGE2.alu_b [4]),
        .I5(\STAGE2.alu_a [9]),
        .O(\dbus_addr[9]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \dbus_addr[9]_INST_0_i_2 
       (.I0(\dbus_addr[9]_INST_0_i_5_n_0 ),
        .I1(\dbus_addr[31]_INST_0_i_4_n_0 ),
        .I2(\STAGE2.alu_a [9]),
        .I3(\STAGE2.alu_b [9]),
        .I4(\dbus_addr[31]_INST_0_i_5_n_0 ),
        .I5(\STAGE2.alu/data0 [9]),
        .O(\dbus_addr[9]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[9]_INST_0_i_3 
       (.I0(\dbus_addr[9]_INST_0_i_6_n_0 ),
        .I1(\dbus_addr[10]_INST_0_i_6_n_0 ),
        .I2(\STAGE2.alu_op [0]),
        .I3(\dbus_addr[10]_INST_0_i_7_n_0 ),
        .I4(\STAGE2.alu_b [0]),
        .I5(\dbus_addr[9]_INST_0_i_7_n_0 ),
        .O(\dbus_addr[9]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[9]_INST_0_i_4 
       (.I0(\dbus_addr[15]_INST_0_i_17_n_0 ),
        .I1(\dbus_addr[11]_INST_0_i_14_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[13]_INST_0_i_8_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[9]_INST_0_i_8_n_0 ),
        .O(\dbus_addr[9]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h002F6FEF002060E0)) 
    \dbus_addr[9]_INST_0_i_5 
       (.I0(\STAGE2.alu_a [9]),
        .I1(\STAGE2.alu_b [9]),
        .I2(\STAGE2.alu_op [2]),
        .I3(\STAGE2.alu_op [1]),
        .I4(\STAGE2.alu_op [0]),
        .I5(\STAGE2.alu/data10 [9]),
        .O(\dbus_addr[9]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dbus_addr[9]_INST_0_i_6 
       (.I0(\dbus_addr[9]_INST_0_i_9_n_0 ),
        .I1(\STAGE2.alu_b [1]),
        .I2(\dbus_addr[11]_INST_0_i_19_n_0 ),
        .O(\dbus_addr[9]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbus_addr[9]_INST_0_i_7 
       (.I0(\dbus_addr[15]_INST_0_i_27_n_0 ),
        .I1(\dbus_addr[11]_INST_0_i_20_n_0 ),
        .I2(\STAGE2.alu_b [1]),
        .I3(\dbus_addr[13]_INST_0_i_10_n_0 ),
        .I4(\STAGE2.alu_b [2]),
        .I5(\dbus_addr[9]_INST_0_i_10_n_0 ),
        .O(\dbus_addr[9]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dbus_addr[9]_INST_0_i_8 
       (.I0(\STAGE2.alu_a [17]),
        .I1(\STAGE2.alu_b [3]),
        .I2(\STAGE2.alu_a [25]),
        .I3(\STAGE2.alu_b [4]),
        .I4(\STAGE2.alu_a [9]),
        .O(\dbus_addr[9]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \dbus_addr[9]_INST_0_i_9 
       (.I0(\STAGE2.alu_a [2]),
        .I1(\STAGE2.alu_b [2]),
        .I2(\STAGE2.alu_b [4]),
        .I3(\STAGE2.alu_a [6]),
        .I4(\STAGE2.alu_b [3]),
        .O(\dbus_addr[9]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000800000)) 
    ext_int_handled_INST_0
       (.I0(\d_reg[2]_1 ),
        .I1(\s2_reg[0] ),
        .I2(\STAGE2.TRAP.csr_reg[1][15] ),
        .I3(s2_op[1]),
        .I4(s2_op[3]),
        .I5(s2_op[2]),
        .O(ext_int_handled));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \xr[10][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[10][31] ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \xr[11][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[11][31] ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \xr[12][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[12][31] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \xr[13][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[13][31] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \xr[14][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[14][31]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xr[15][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[15][31] ));
  LUT6 #(
    .INIT(64'hFFEFFCEF03200020)) 
    \xr[1][0]_i_1 
       (.I0(dbus_rdata[0]),
        .I1(s2_op[3]),
        .I2(s2_op[2]),
        .I3(s2_op[1]),
        .I4(data1[0]),
        .I5(\xr[1][0]_i_2_n_0 ),
        .O(\xr_reg[14][31]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \xr[1][0]_i_2 
       (.I0(\d_reg_n_0_[0] ),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(D[0]),
        .O(\xr[1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2E22EEEE2E222222)) 
    \xr[1][10]_i_1 
       (.I0(\xr[1][10]_i_2_n_0 ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\STAGE2.TRAP.csr_reg[1][15] ),
        .I3(dbus_rdata[7]),
        .I4(\d_reg[2]_2 ),
        .I5(dbus_rdata[10]),
        .O(\xr_reg[14][31]_1 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \xr[1][10]_i_2 
       (.I0(data1[10]),
        .I1(\xr[1][31]_i_5_n_0 ),
        .I2(\d_reg_n_0_[10] ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(D[10]),
        .O(\xr[1][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22E2FFFF22E20000)) 
    \xr[1][11]_i_1 
       (.I0(dbus_rdata[11]),
        .I1(\d_reg[2]_2 ),
        .I2(dbus_rdata[7]),
        .I3(\STAGE2.TRAP.csr_reg[1][15] ),
        .I4(\xr[1][27]_i_2_n_0 ),
        .I5(\xr[1][11]_i_2_n_0 ),
        .O(\xr_reg[14][31]_1 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \xr[1][11]_i_2 
       (.I0(data1[11]),
        .I1(\xr[1][31]_i_5_n_0 ),
        .I2(\d_reg_n_0_[11] ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(\STAGE2.TRAP.csr_reg[0][11] ),
        .O(\xr[1][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22E2FFFF22E20000)) 
    \xr[1][12]_i_1 
       (.I0(dbus_rdata[12]),
        .I1(\d_reg[2]_2 ),
        .I2(dbus_rdata[7]),
        .I3(\STAGE2.TRAP.csr_reg[1][15] ),
        .I4(\xr[1][27]_i_2_n_0 ),
        .I5(\xr[1][12]_i_2_n_0 ),
        .O(\xr_reg[14][31]_1 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \xr[1][12]_i_2 
       (.I0(data1[12]),
        .I1(\xr[1][31]_i_5_n_0 ),
        .I2(\d_reg_n_0_[12] ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(D[11]),
        .O(\xr[1][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22E2FFFF22E20000)) 
    \xr[1][13]_i_1 
       (.I0(dbus_rdata[13]),
        .I1(\d_reg[2]_2 ),
        .I2(dbus_rdata[7]),
        .I3(\STAGE2.TRAP.csr_reg[1][15] ),
        .I4(\xr[1][27]_i_2_n_0 ),
        .I5(\xr[1][13]_i_2_n_0 ),
        .O(\xr_reg[14][31]_1 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \xr[1][13]_i_2 
       (.I0(data1[13]),
        .I1(\xr[1][31]_i_5_n_0 ),
        .I2(\d_reg_n_0_[13] ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(D[12]),
        .O(\xr[1][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22E2EEE222E222E2)) 
    \xr[1][14]_i_1 
       (.I0(\xr[1][14]_i_2_n_0 ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(dbus_rdata[14]),
        .I3(\d_reg[2]_2 ),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(dbus_rdata[7]),
        .O(\xr_reg[14][31]_1 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \xr[1][14]_i_2 
       (.I0(data1[14]),
        .I1(\xr[1][31]_i_5_n_0 ),
        .I2(\d_reg_n_0_[14] ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(D[13]),
        .O(\xr[1][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCC0ECCCCCCFEC)) 
    \xr[1][15]_i_1 
       (.I0(data1[15]),
        .I1(\xr[1][15]_i_2_n_0 ),
        .I2(s2_op[1]),
        .I3(s2_op[2]),
        .I4(s2_op[3]),
        .I5(\d_reg[66]_1 ),
        .O(\xr_reg[14][31]_1 [15]));
  LUT6 #(
    .INIT(64'hAAB0AAAAAA80AAAA)) 
    \xr[1][15]_i_2 
       (.I0(D[14]),
        .I1(\STAGE2.TRAP.csr_reg[1][15] ),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .I4(s2_op[1]),
        .I5(\d_reg_n_0_[15] ),
        .O(\xr[1][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAAAAA)) 
    \xr[1][16]_i_1 
       (.I0(\d_reg[1]_1 ),
        .I1(D[15]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[16] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][16]_i_3_n_0 ),
        .O(\xr_reg[14][31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][16]_i_3 
       (.I0(data1[16]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAAAAA)) 
    \xr[1][17]_i_1 
       (.I0(\d_reg[1]_2 ),
        .I1(D[16]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[17] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][17]_i_3_n_0 ),
        .O(\xr_reg[14][31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][17]_i_3 
       (.I0(data1[17]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAAAAA)) 
    \xr[1][18]_i_1 
       (.I0(\d_reg[1]_3 ),
        .I1(D[17]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[18] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][18]_i_3_n_0 ),
        .O(\xr_reg[14][31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][18]_i_3 
       (.I0(data1[18]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAAAAA)) 
    \xr[1][19]_i_1 
       (.I0(\d_reg[1]_4 ),
        .I1(D[18]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[19] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][19]_i_3_n_0 ),
        .O(\xr_reg[14][31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][19]_i_3 
       (.I0(data1[19]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xr[1][1]_i_1 
       (.I0(\xr[1][1]_i_2_n_0 ),
        .O(\xr_reg[14][31]_1 [1]));
  LUT6 #(
    .INIT(64'hBABABABBBBBBBABB)) 
    \xr[1][1]_i_2 
       (.I0(\xr[1][1]_i_3_n_0 ),
        .I1(\xr[1][1]_i_4_n_0 ),
        .I2(\xr[1][31]_i_5_n_0 ),
        .I3(D[1]),
        .I4(\xr[1][31]_i_4_n_0 ),
        .I5(\d_reg_n_0_[1] ),
        .O(\xr[1][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \xr[1][1]_i_3 
       (.I0(s2_op[1]),
        .I1(s2_op[2]),
        .I2(s2_op[3]),
        .I3(dbus_rdata[1]),
        .O(\xr[1][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h0602)) 
    \xr[1][1]_i_4 
       (.I0(s2_op[2]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(data1[1]),
        .O(\xr[1][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAAAAA)) 
    \xr[1][20]_i_1 
       (.I0(\d_reg[1]_5 ),
        .I1(D[19]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[20] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][20]_i_3_n_0 ),
        .O(\xr_reg[14][31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][20]_i_3 
       (.I0(data1[20]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAAAAA)) 
    \xr[1][21]_i_1 
       (.I0(\d_reg[1]_6 ),
        .I1(D[20]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[21] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][21]_i_3_n_0 ),
        .O(\xr_reg[14][31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][21]_i_3 
       (.I0(data1[21]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAAAAA)) 
    \xr[1][22]_i_1 
       (.I0(\d_reg[1]_7 ),
        .I1(D[21]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[22] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][22]_i_3_n_0 ),
        .O(\xr_reg[14][31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][22]_i_3 
       (.I0(data1[22]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444000)) 
    \xr[1][23]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(dbus_rdata[15]),
        .I3(\d_reg[2]_3 ),
        .I4(\d_reg[1]_8 ),
        .I5(\xr_reg[14][23] ),
        .O(\xr_reg[14][31]_1 [23]));
  LUT6 #(
    .INIT(64'h4540454545404040)) 
    \xr[1][23]_i_2 
       (.I0(\xr[1][27]_i_2_n_0 ),
        .I1(data1[23]),
        .I2(\xr[1][31]_i_5_n_0 ),
        .I3(\d_reg_n_0_[23] ),
        .I4(\xr[1][31]_i_4_n_0 ),
        .I5(D[22]),
        .O(\xr_reg[14][23] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444000)) 
    \xr[1][24]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(dbus_rdata[16]),
        .I3(\d_reg[2]_3 ),
        .I4(\d_reg[1]_8 ),
        .I5(\xr_reg[14][24] ),
        .O(\xr_reg[14][31]_1 [24]));
  LUT6 #(
    .INIT(64'h4540454545404040)) 
    \xr[1][24]_i_2 
       (.I0(\xr[1][27]_i_2_n_0 ),
        .I1(data1[24]),
        .I2(\xr[1][31]_i_5_n_0 ),
        .I3(\d_reg_n_0_[24] ),
        .I4(\xr[1][31]_i_4_n_0 ),
        .I5(D[23]),
        .O(\xr_reg[14][24] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444000)) 
    \xr[1][25]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(dbus_rdata[17]),
        .I3(\d_reg[2]_3 ),
        .I4(\d_reg[1]_8 ),
        .I5(\xr_reg[14][25] ),
        .O(\xr_reg[14][31]_1 [25]));
  LUT6 #(
    .INIT(64'h4540454545404040)) 
    \xr[1][25]_i_2 
       (.I0(\xr[1][27]_i_2_n_0 ),
        .I1(data1[25]),
        .I2(\xr[1][31]_i_5_n_0 ),
        .I3(\d_reg_n_0_[25] ),
        .I4(\xr[1][31]_i_4_n_0 ),
        .I5(D[24]),
        .O(\xr_reg[14][25] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444000)) 
    \xr[1][26]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(dbus_rdata[18]),
        .I3(\d_reg[2]_3 ),
        .I4(\d_reg[1]_8 ),
        .I5(\xr_reg[14][26] ),
        .O(\xr_reg[14][31]_1 [26]));
  LUT6 #(
    .INIT(64'h4540454545404040)) 
    \xr[1][26]_i_2 
       (.I0(\xr[1][27]_i_2_n_0 ),
        .I1(data1[26]),
        .I2(\xr[1][31]_i_5_n_0 ),
        .I3(\d_reg_n_0_[26] ),
        .I4(\xr[1][31]_i_4_n_0 ),
        .I5(D[25]),
        .O(\xr_reg[14][26] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444000)) 
    \xr[1][27]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(dbus_rdata[19]),
        .I3(\d_reg[2]_3 ),
        .I4(\d_reg[1]_8 ),
        .I5(\xr_reg[14][27] ),
        .O(\xr_reg[14][31]_1 [27]));
  LUT3 #(
    .INIT(8'h04)) 
    \xr[1][27]_i_2 
       (.I0(s2_op[3]),
        .I1(s2_op[2]),
        .I2(s2_op[1]),
        .O(\xr[1][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540454545404040)) 
    \xr[1][27]_i_4 
       (.I0(\xr[1][27]_i_2_n_0 ),
        .I1(data1[27]),
        .I2(\xr[1][31]_i_5_n_0 ),
        .I3(\d_reg_n_0_[27] ),
        .I4(\xr[1][31]_i_4_n_0 ),
        .I5(D[26]),
        .O(\xr_reg[14][27] ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAAAAA)) 
    \xr[1][28]_i_1 
       (.I0(\d_reg[1]_9 ),
        .I1(D[27]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[28] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][28]_i_3_n_0 ),
        .O(\xr_reg[14][31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][28]_i_3 
       (.I0(data1[28]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAAAAA)) 
    \xr[1][29]_i_1 
       (.I0(\d_reg[1]_10 ),
        .I1(D[28]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[29] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][29]_i_3_n_0 ),
        .O(\xr_reg[14][31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][29]_i_3 
       (.I0(data1[29]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55555FC5555550C5)) 
    \xr[1][2]_i_1 
       (.I0(\xr[1][2]_i_2_n_0 ),
        .I1(data1[2]),
        .I2(s2_op[1]),
        .I3(s2_op[2]),
        .I4(s2_op[3]),
        .I5(dbus_rdata[2]),
        .O(\xr_reg[14][31]_1 [2]));
  LUT6 #(
    .INIT(64'h00000400FFFFF7FF)) 
    \xr[1][2]_i_2 
       (.I0(\d_reg_n_0_[2] ),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(D[2]),
        .O(\xr[1][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAAAAA)) 
    \xr[1][30]_i_1 
       (.I0(\d_reg[1]_11 ),
        .I1(D[29]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[30] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][30]_i_3_n_0 ),
        .O(\xr_reg[14][31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][30]_i_3 
       (.I0(data1[30]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \xr[1][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[1][31] ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAAAAA)) 
    \xr[1][31]_i_2 
       (.I0(\d_reg[1]_12 ),
        .I1(D[30]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[31] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][31]_i_6_n_0 ),
        .O(\xr_reg[14][31]_1 [31]));
  LUT4 #(
    .INIT(16'h0020)) 
    \xr[1][31]_i_4 
       (.I0(s2_op[1]),
        .I1(s2_op[3]),
        .I2(s2_op[2]),
        .I3(\STAGE2.TRAP.csr_reg[1][15] ),
        .O(\xr[1][31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \xr[1][31]_i_5 
       (.I0(s2_op[2]),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .O(\xr[1][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][31]_i_6 
       (.I0(data1[31]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \xr[1][31]_i_7 
       (.I0(\STAGE2.TRAP.csr_reg[1][15] ),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr_reg[14][31] ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \xr[1][3]_i_1 
       (.I0(\xr_reg[14][3] ),
        .O(\xr_reg[14][31]_1 [3]));
  LUT6 #(
    .INIT(64'h000002A2AAAAAAAA)) 
    \xr[1][3]_i_2 
       (.I0(\xr[1][3]_i_3_n_0 ),
        .I1(D[3]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[3] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][3]_i_4_n_0 ),
        .O(\xr_reg[14][3] ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \xr[1][3]_i_3 
       (.I0(dbus_rdata[3]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][3]_i_4 
       (.I0(data1[3]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55555FC5555550C5)) 
    \xr[1][4]_i_1 
       (.I0(\xr[1][4]_i_2_n_0 ),
        .I1(data1[4]),
        .I2(s2_op[1]),
        .I3(s2_op[2]),
        .I4(s2_op[3]),
        .I5(dbus_rdata[4]),
        .O(\xr_reg[14][31]_1 [4]));
  LUT6 #(
    .INIT(64'h00000400FFFFF7FF)) 
    \xr[1][4]_i_2 
       (.I0(\d_reg_n_0_[4] ),
        .I1(s2_op[1]),
        .I2(s2_op[3]),
        .I3(s2_op[2]),
        .I4(\STAGE2.TRAP.csr_reg[1][15] ),
        .I5(D[4]),
        .O(\xr[1][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \xr[1][5]_i_1 
       (.I0(\xr_reg[14][5] ),
        .O(\xr_reg[14][31]_1 [5]));
  LUT6 #(
    .INIT(64'h000002A2AAAAAAAA)) 
    \xr[1][5]_i_2 
       (.I0(\xr[1][5]_i_3_n_0 ),
        .I1(D[5]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[5] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][5]_i_4_n_0 ),
        .O(\xr_reg[14][5] ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \xr[1][5]_i_3 
       (.I0(dbus_rdata[5]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][5]_i_4 
       (.I0(data1[5]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \xr[1][6]_i_1 
       (.I0(\xr_reg[14][6] ),
        .O(\xr_reg[14][31]_1 [6]));
  LUT6 #(
    .INIT(64'h000002A2AAAAAAAA)) 
    \xr[1][6]_i_2 
       (.I0(\xr[1][6]_i_3_n_0 ),
        .I1(D[6]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[6] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][6]_i_4_n_0 ),
        .O(\xr_reg[14][6] ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \xr[1][6]_i_3 
       (.I0(dbus_rdata[6]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][6]_i_4 
       (.I0(data1[6]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \xr[1][7]_i_1 
       (.I0(\xr_reg[14][7] ),
        .O(\xr_reg[14][31]_1 [7]));
  LUT6 #(
    .INIT(64'h000002A2AAAAAAAA)) 
    \xr[1][7]_i_2 
       (.I0(\xr[1][7]_i_3_n_0 ),
        .I1(D[7]),
        .I2(\xr[1][31]_i_4_n_0 ),
        .I3(\d_reg_n_0_[7] ),
        .I4(\xr[1][31]_i_5_n_0 ),
        .I5(\xr[1][7]_i_4_n_0 ),
        .O(\xr_reg[14][7] ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \xr[1][7]_i_3 
       (.I0(dbus_rdata[7]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFFCB)) 
    \xr[1][7]_i_4 
       (.I0(data1[7]),
        .I1(s2_op[1]),
        .I2(s2_op[2]),
        .I3(s2_op[3]),
        .O(\xr[1][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E22EEEE2E222222)) 
    \xr[1][8]_i_1 
       (.I0(\xr[1][8]_i_2_n_0 ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\STAGE2.TRAP.csr_reg[1][15] ),
        .I3(dbus_rdata[7]),
        .I4(\d_reg[2]_2 ),
        .I5(dbus_rdata[8]),
        .O(\xr_reg[14][31]_1 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \xr[1][8]_i_2 
       (.I0(data1[8]),
        .I1(\xr[1][31]_i_5_n_0 ),
        .I2(\d_reg_n_0_[8] ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(D[8]),
        .O(\xr[1][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2E22EEEE2E222222)) 
    \xr[1][9]_i_1 
       (.I0(\xr[1][9]_i_2_n_0 ),
        .I1(\xr[1][27]_i_2_n_0 ),
        .I2(\STAGE2.TRAP.csr_reg[1][15] ),
        .I3(dbus_rdata[7]),
        .I4(\d_reg[2]_2 ),
        .I5(dbus_rdata[9]),
        .O(\xr_reg[14][31]_1 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \xr[1][9]_i_2 
       (.I0(data1[9]),
        .I1(\xr[1][31]_i_5_n_0 ),
        .I2(\d_reg_n_0_[9] ),
        .I3(\xr[1][31]_i_4_n_0 ),
        .I4(D[9]),
        .O(\xr[1][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \xr[2][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[2][31] ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \xr[3][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[3][31] ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \xr[4][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[4][31] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \xr[5][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[5][31] ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \xr[6][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[6][31] ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \xr[7][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[7][31] ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \xr[8][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[8][31] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \xr[9][31]_i_1 
       (.I0(\s2_reg[0] ),
        .I1(\d_reg[2]_1 ),
        .I2(s2_rd[2]),
        .I3(s2_rd[3]),
        .I4(s2_rd[0]),
        .I5(s2_rd[1]),
        .O(\xr_reg[9][31] ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized7
   (core_fault,
    \rst_r_reg[9] ,
    E,
    clk);
  output core_fault;
  input \rst_r_reg[9] ;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire clk;
  wire core_fault;
  wire \rst_r_reg[9] ;

  FDRE \d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(E),
        .Q(core_fault),
        .R(\rst_r_reg[9] ));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized8
   (core_fault_pc,
    E,
    D,
    clk);
  output [31:0]core_fault_pc;
  input [0:0]E;
  input [31:0]D;
  input clk;

  wire [31:0]D;
  wire [0:0]E;
  wire clk;
  wire [31:0]core_fault_pc;

  FDRE \d_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(core_fault_pc[0]),
        .R(1'b0));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(E),
        .D(D[10]),
        .Q(core_fault_pc[10]),
        .R(1'b0));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(E),
        .D(D[11]),
        .Q(core_fault_pc[11]),
        .R(1'b0));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D[12]),
        .Q(core_fault_pc[12]),
        .R(1'b0));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(E),
        .D(D[13]),
        .Q(core_fault_pc[13]),
        .R(1'b0));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(E),
        .D(D[14]),
        .Q(core_fault_pc[14]),
        .R(1'b0));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(E),
        .D(D[15]),
        .Q(core_fault_pc[15]),
        .R(1'b0));
  FDRE \d_reg[16] 
       (.C(clk),
        .CE(E),
        .D(D[16]),
        .Q(core_fault_pc[16]),
        .R(1'b0));
  FDRE \d_reg[17] 
       (.C(clk),
        .CE(E),
        .D(D[17]),
        .Q(core_fault_pc[17]),
        .R(1'b0));
  FDRE \d_reg[18] 
       (.C(clk),
        .CE(E),
        .D(D[18]),
        .Q(core_fault_pc[18]),
        .R(1'b0));
  FDRE \d_reg[19] 
       (.C(clk),
        .CE(E),
        .D(D[19]),
        .Q(core_fault_pc[19]),
        .R(1'b0));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(core_fault_pc[1]),
        .R(1'b0));
  FDRE \d_reg[20] 
       (.C(clk),
        .CE(E),
        .D(D[20]),
        .Q(core_fault_pc[20]),
        .R(1'b0));
  FDRE \d_reg[21] 
       (.C(clk),
        .CE(E),
        .D(D[21]),
        .Q(core_fault_pc[21]),
        .R(1'b0));
  FDRE \d_reg[22] 
       (.C(clk),
        .CE(E),
        .D(D[22]),
        .Q(core_fault_pc[22]),
        .R(1'b0));
  FDRE \d_reg[23] 
       (.C(clk),
        .CE(E),
        .D(D[23]),
        .Q(core_fault_pc[23]),
        .R(1'b0));
  FDRE \d_reg[24] 
       (.C(clk),
        .CE(E),
        .D(D[24]),
        .Q(core_fault_pc[24]),
        .R(1'b0));
  FDRE \d_reg[25] 
       (.C(clk),
        .CE(E),
        .D(D[25]),
        .Q(core_fault_pc[25]),
        .R(1'b0));
  FDRE \d_reg[26] 
       (.C(clk),
        .CE(E),
        .D(D[26]),
        .Q(core_fault_pc[26]),
        .R(1'b0));
  FDRE \d_reg[27] 
       (.C(clk),
        .CE(E),
        .D(D[27]),
        .Q(core_fault_pc[27]),
        .R(1'b0));
  FDRE \d_reg[28] 
       (.C(clk),
        .CE(E),
        .D(D[28]),
        .Q(core_fault_pc[28]),
        .R(1'b0));
  FDRE \d_reg[29] 
       (.C(clk),
        .CE(E),
        .D(D[29]),
        .Q(core_fault_pc[29]),
        .R(1'b0));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(core_fault_pc[2]),
        .R(1'b0));
  FDRE \d_reg[30] 
       (.C(clk),
        .CE(E),
        .D(D[30]),
        .Q(core_fault_pc[30]),
        .R(1'b0));
  FDRE \d_reg[31] 
       (.C(clk),
        .CE(E),
        .D(D[31]),
        .Q(core_fault_pc[31]),
        .R(1'b0));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(core_fault_pc[3]),
        .R(1'b0));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(core_fault_pc[4]),
        .R(1'b0));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(core_fault_pc[5]),
        .R(1'b0));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(core_fault_pc[6]),
        .R(1'b0));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(core_fault_pc[7]),
        .R(1'b0));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(E),
        .D(D[8]),
        .Q(core_fault_pc[8]),
        .R(1'b0));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(E),
        .D(D[9]),
        .Q(core_fault_pc[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dff" *) 
module femto_bd_dff__parameterized9
   (fault_cause,
    fault_addr,
    fault,
    ibus_addr,
    dbus_addr,
    pbus_addr,
    ibus_fault,
    pbus_fault,
    dbus_fault,
    rstn,
    rst_fault,
    clk,
    core_fault,
    core_fault_pc,
    sram_i_fault,
    nor_i_fault,
    rom_i_fault,
    tcm_i_fault,
    uart_fault,
    eic_fault,
    tmr_fault,
    gpio_fault);
  output [2:0]fault_cause;
  output [31:0]fault_addr;
  output fault;
  input [31:0]ibus_addr;
  input [31:0]dbus_addr;
  input [31:0]pbus_addr;
  input ibus_fault;
  input pbus_fault;
  input dbus_fault;
  input rstn;
  input rst_fault;
  input clk;
  input core_fault;
  input [31:0]core_fault_pc;
  input sram_i_fault;
  input nor_i_fault;
  input rom_i_fault;
  input tcm_i_fault;
  input uart_fault;
  input eic_fault;
  input tmr_fault;
  input gpio_fault;

  wire clk;
  wire core_fault;
  wire [31:0]core_fault_pc;
  wire \d[0]_i_1_n_0 ;
  wire \d[0]_i_2_n_0 ;
  wire \d[0]_i_3_n_0 ;
  wire \d[10]_i_1_n_0 ;
  wire \d[10]_i_2_n_0 ;
  wire \d[10]_i_3_n_0 ;
  wire \d[11]_i_1_n_0 ;
  wire \d[11]_i_2_n_0 ;
  wire \d[11]_i_3_n_0 ;
  wire \d[12]_i_1_n_0 ;
  wire \d[12]_i_2_n_0 ;
  wire \d[12]_i_3_n_0 ;
  wire \d[13]_i_1_n_0 ;
  wire \d[13]_i_2_n_0 ;
  wire \d[13]_i_3_n_0 ;
  wire \d[14]_i_1_n_0 ;
  wire \d[14]_i_2_n_0 ;
  wire \d[14]_i_3_n_0 ;
  wire \d[15]_i_1_n_0 ;
  wire \d[15]_i_2_n_0 ;
  wire \d[15]_i_3_n_0 ;
  wire \d[16]_i_1_n_0 ;
  wire \d[16]_i_2_n_0 ;
  wire \d[16]_i_3_n_0 ;
  wire \d[17]_i_1_n_0 ;
  wire \d[17]_i_2_n_0 ;
  wire \d[17]_i_3_n_0 ;
  wire \d[18]_i_1_n_0 ;
  wire \d[18]_i_2_n_0 ;
  wire \d[18]_i_3_n_0 ;
  wire \d[19]_i_1_n_0 ;
  wire \d[19]_i_2_n_0 ;
  wire \d[19]_i_3_n_0 ;
  wire \d[1]_i_1_n_0 ;
  wire \d[1]_i_2_n_0 ;
  wire \d[1]_i_3_n_0 ;
  wire \d[20]_i_1_n_0 ;
  wire \d[20]_i_2_n_0 ;
  wire \d[20]_i_3_n_0 ;
  wire \d[21]_i_1_n_0 ;
  wire \d[21]_i_2_n_0 ;
  wire \d[21]_i_3_n_0 ;
  wire \d[22]_i_1_n_0 ;
  wire \d[22]_i_2_n_0 ;
  wire \d[22]_i_3_n_0 ;
  wire \d[23]_i_1_n_0 ;
  wire \d[23]_i_2_n_0 ;
  wire \d[23]_i_3_n_0 ;
  wire \d[24]_i_1_n_0 ;
  wire \d[24]_i_2_n_0 ;
  wire \d[24]_i_3_n_0 ;
  wire \d[25]_i_1_n_0 ;
  wire \d[25]_i_2_n_0 ;
  wire \d[25]_i_3_n_0 ;
  wire \d[26]_i_1_n_0 ;
  wire \d[26]_i_2_n_0 ;
  wire \d[26]_i_3_n_0 ;
  wire \d[27]_i_1_n_0 ;
  wire \d[27]_i_2_n_0 ;
  wire \d[27]_i_3_n_0 ;
  wire \d[28]_i_1_n_0 ;
  wire \d[28]_i_2_n_0 ;
  wire \d[28]_i_3_n_0 ;
  wire \d[29]_i_1_n_0 ;
  wire \d[29]_i_2_n_0 ;
  wire \d[29]_i_3_n_0 ;
  wire \d[2]_i_1_n_0 ;
  wire \d[2]_i_2_n_0 ;
  wire \d[2]_i_3_n_0 ;
  wire \d[30]_i_1_n_0 ;
  wire \d[30]_i_2_n_0 ;
  wire \d[30]_i_3_n_0 ;
  wire \d[31]_i_1_n_0 ;
  wire \d[31]_i_2_n_0 ;
  wire \d[31]_i_3_n_0 ;
  wire \d[31]_i_5_n_0 ;
  wire \d[34]_i_1_n_0 ;
  wire \d[34]_i_2_n_0 ;
  wire \d[3]_i_1_n_0 ;
  wire \d[3]_i_2_n_0 ;
  wire \d[3]_i_3_n_0 ;
  wire \d[40]_i_1_n_0 ;
  wire \d[4]_i_1_n_0 ;
  wire \d[4]_i_2_n_0 ;
  wire \d[4]_i_3_n_0 ;
  wire \d[5]_i_1_n_0 ;
  wire \d[5]_i_2_n_0 ;
  wire \d[5]_i_3_n_0 ;
  wire \d[6]_i_1_n_0 ;
  wire \d[6]_i_2_n_0 ;
  wire \d[6]_i_3_n_0 ;
  wire \d[7]_i_1_n_0 ;
  wire \d[7]_i_2_n_0 ;
  wire \d[7]_i_3_n_0 ;
  wire \d[8]_i_1_n_0 ;
  wire \d[8]_i_2_n_0 ;
  wire \d[8]_i_3_n_0 ;
  wire \d[9]_i_1_n_0 ;
  wire \d[9]_i_2_n_0 ;
  wire \d[9]_i_3_n_0 ;
  wire [31:0]dbus_addr;
  wire dbus_fault;
  wire eic_fault;
  wire fault;
  wire [31:0]fault_addr;
  wire fault_addr_comb6;
  wire [2:0]fault_cause;
  wire [1:0]fault_cause_comb;
  wire fault_cause_comb4;
  wire gpio_fault;
  wire [31:0]ibus_addr;
  wire ibus_fault;
  wire nor_i_fault;
  wire [31:0]pbus_addr;
  wire pbus_fault;
  wire rom_i_fault;
  wire rst_fault;
  wire rstn;
  wire sram_i_fault;
  wire tcm_i_fault;
  wire tmr_fault;
  wire uart_fault;

  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[0]_i_1 
       (.I0(\d[0]_i_2_n_0 ),
        .I1(\d[0]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[0]),
        .O(\d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[0]_i_2 
       (.I0(ibus_addr[0]),
        .I1(pbus_addr[0]),
        .I2(dbus_addr[0]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[0]_i_3 
       (.I0(ibus_addr[0]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[0]),
        .I3(pbus_addr[0]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[10]_i_1 
       (.I0(\d[10]_i_2_n_0 ),
        .I1(\d[10]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[10]),
        .O(\d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[10]_i_2 
       (.I0(ibus_addr[10]),
        .I1(pbus_addr[10]),
        .I2(dbus_addr[10]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[10]_i_3 
       (.I0(ibus_addr[10]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[10]),
        .I3(pbus_addr[10]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[11]_i_1 
       (.I0(\d[11]_i_2_n_0 ),
        .I1(\d[11]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[11]),
        .O(\d[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[11]_i_2 
       (.I0(ibus_addr[11]),
        .I1(pbus_addr[11]),
        .I2(dbus_addr[11]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[11]_i_3 
       (.I0(ibus_addr[11]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[11]),
        .I3(pbus_addr[11]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[12]_i_1 
       (.I0(\d[12]_i_2_n_0 ),
        .I1(\d[12]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[12]),
        .O(\d[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[12]_i_2 
       (.I0(ibus_addr[12]),
        .I1(pbus_addr[12]),
        .I2(dbus_addr[12]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[12]_i_3 
       (.I0(ibus_addr[12]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[12]),
        .I3(pbus_addr[12]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[13]_i_1 
       (.I0(\d[13]_i_2_n_0 ),
        .I1(\d[13]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[13]),
        .O(\d[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[13]_i_2 
       (.I0(ibus_addr[13]),
        .I1(pbus_addr[13]),
        .I2(dbus_addr[13]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[13]_i_3 
       (.I0(ibus_addr[13]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[13]),
        .I3(pbus_addr[13]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[14]_i_1 
       (.I0(\d[14]_i_2_n_0 ),
        .I1(\d[14]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[14]),
        .O(\d[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[14]_i_2 
       (.I0(ibus_addr[14]),
        .I1(pbus_addr[14]),
        .I2(dbus_addr[14]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[14]_i_3 
       (.I0(ibus_addr[14]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[14]),
        .I3(pbus_addr[14]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[15]_i_1 
       (.I0(\d[15]_i_2_n_0 ),
        .I1(\d[15]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[15]),
        .O(\d[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[15]_i_2 
       (.I0(ibus_addr[15]),
        .I1(pbus_addr[15]),
        .I2(dbus_addr[15]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[15]_i_3 
       (.I0(ibus_addr[15]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[15]),
        .I3(pbus_addr[15]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[16]_i_1 
       (.I0(\d[16]_i_2_n_0 ),
        .I1(\d[16]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[16]),
        .O(\d[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[16]_i_2 
       (.I0(ibus_addr[16]),
        .I1(pbus_addr[16]),
        .I2(dbus_addr[16]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[16]_i_3 
       (.I0(ibus_addr[16]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[16]),
        .I3(pbus_addr[16]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[17]_i_1 
       (.I0(\d[17]_i_2_n_0 ),
        .I1(\d[17]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[17]),
        .O(\d[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[17]_i_2 
       (.I0(ibus_addr[17]),
        .I1(pbus_addr[17]),
        .I2(dbus_addr[17]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[17]_i_3 
       (.I0(ibus_addr[17]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[17]),
        .I3(pbus_addr[17]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[18]_i_1 
       (.I0(\d[18]_i_2_n_0 ),
        .I1(\d[18]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[18]),
        .O(\d[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[18]_i_2 
       (.I0(ibus_addr[18]),
        .I1(pbus_addr[18]),
        .I2(dbus_addr[18]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[18]_i_3 
       (.I0(ibus_addr[18]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[18]),
        .I3(pbus_addr[18]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[19]_i_1 
       (.I0(\d[19]_i_2_n_0 ),
        .I1(\d[19]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[19]),
        .O(\d[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[19]_i_2 
       (.I0(ibus_addr[19]),
        .I1(pbus_addr[19]),
        .I2(dbus_addr[19]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[19]_i_3 
       (.I0(ibus_addr[19]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[19]),
        .I3(pbus_addr[19]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[1]_i_1 
       (.I0(\d[1]_i_2_n_0 ),
        .I1(\d[1]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[1]),
        .O(\d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[1]_i_2 
       (.I0(ibus_addr[1]),
        .I1(pbus_addr[1]),
        .I2(dbus_addr[1]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[1]_i_3 
       (.I0(ibus_addr[1]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[1]),
        .I3(pbus_addr[1]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[20]_i_1 
       (.I0(\d[20]_i_2_n_0 ),
        .I1(\d[20]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[20]),
        .O(\d[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[20]_i_2 
       (.I0(ibus_addr[20]),
        .I1(pbus_addr[20]),
        .I2(dbus_addr[20]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[20]_i_3 
       (.I0(ibus_addr[20]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[20]),
        .I3(pbus_addr[20]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[21]_i_1 
       (.I0(\d[21]_i_2_n_0 ),
        .I1(\d[21]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[21]),
        .O(\d[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[21]_i_2 
       (.I0(ibus_addr[21]),
        .I1(pbus_addr[21]),
        .I2(dbus_addr[21]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[21]_i_3 
       (.I0(ibus_addr[21]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[21]),
        .I3(pbus_addr[21]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[22]_i_1 
       (.I0(\d[22]_i_2_n_0 ),
        .I1(\d[22]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[22]),
        .O(\d[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[22]_i_2 
       (.I0(ibus_addr[22]),
        .I1(pbus_addr[22]),
        .I2(dbus_addr[22]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[22]_i_3 
       (.I0(ibus_addr[22]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[22]),
        .I3(pbus_addr[22]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[23]_i_1 
       (.I0(\d[23]_i_2_n_0 ),
        .I1(\d[23]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[23]),
        .O(\d[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[23]_i_2 
       (.I0(ibus_addr[23]),
        .I1(pbus_addr[23]),
        .I2(dbus_addr[23]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[23]_i_3 
       (.I0(ibus_addr[23]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[23]),
        .I3(pbus_addr[23]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[24]_i_1 
       (.I0(\d[24]_i_2_n_0 ),
        .I1(\d[24]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[24]),
        .O(\d[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[24]_i_2 
       (.I0(ibus_addr[24]),
        .I1(pbus_addr[24]),
        .I2(dbus_addr[24]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[24]_i_3 
       (.I0(ibus_addr[24]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[24]),
        .I3(pbus_addr[24]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[25]_i_1 
       (.I0(\d[25]_i_2_n_0 ),
        .I1(\d[25]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[25]),
        .O(\d[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[25]_i_2 
       (.I0(ibus_addr[25]),
        .I1(pbus_addr[25]),
        .I2(dbus_addr[25]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[25]_i_3 
       (.I0(ibus_addr[25]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[25]),
        .I3(pbus_addr[25]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[26]_i_1 
       (.I0(\d[26]_i_2_n_0 ),
        .I1(\d[26]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[26]),
        .O(\d[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[26]_i_2 
       (.I0(ibus_addr[26]),
        .I1(pbus_addr[26]),
        .I2(dbus_addr[26]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[26]_i_3 
       (.I0(ibus_addr[26]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[26]),
        .I3(pbus_addr[26]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[27]_i_1 
       (.I0(\d[27]_i_2_n_0 ),
        .I1(\d[27]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[27]),
        .O(\d[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[27]_i_2 
       (.I0(ibus_addr[27]),
        .I1(pbus_addr[27]),
        .I2(dbus_addr[27]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[27]_i_3 
       (.I0(ibus_addr[27]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[27]),
        .I3(pbus_addr[27]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[28]_i_1 
       (.I0(\d[28]_i_2_n_0 ),
        .I1(\d[28]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[28]),
        .O(\d[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[28]_i_2 
       (.I0(ibus_addr[28]),
        .I1(pbus_addr[28]),
        .I2(dbus_addr[28]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[28]_i_3 
       (.I0(ibus_addr[28]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[28]),
        .I3(pbus_addr[28]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[29]_i_1 
       (.I0(\d[29]_i_2_n_0 ),
        .I1(\d[29]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[29]),
        .O(\d[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[29]_i_2 
       (.I0(ibus_addr[29]),
        .I1(pbus_addr[29]),
        .I2(dbus_addr[29]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[29]_i_3 
       (.I0(ibus_addr[29]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[29]),
        .I3(pbus_addr[29]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[2]_i_1 
       (.I0(\d[2]_i_2_n_0 ),
        .I1(\d[2]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[2]),
        .O(\d[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[2]_i_2 
       (.I0(ibus_addr[2]),
        .I1(pbus_addr[2]),
        .I2(dbus_addr[2]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[2]_i_3 
       (.I0(ibus_addr[2]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[2]),
        .I3(pbus_addr[2]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[30]_i_1 
       (.I0(\d[30]_i_2_n_0 ),
        .I1(\d[30]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[30]),
        .O(\d[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[30]_i_2 
       (.I0(ibus_addr[30]),
        .I1(pbus_addr[30]),
        .I2(dbus_addr[30]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[30]_i_3 
       (.I0(ibus_addr[30]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[30]),
        .I3(pbus_addr[30]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[31]_i_1 
       (.I0(\d[31]_i_2_n_0 ),
        .I1(\d[31]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[31]),
        .O(\d[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[31]_i_2 
       (.I0(ibus_addr[31]),
        .I1(pbus_addr[31]),
        .I2(dbus_addr[31]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[31]_i_3 
       (.I0(ibus_addr[31]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[31]),
        .I3(pbus_addr[31]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \d[31]_i_4 
       (.I0(rst_fault),
        .I1(uart_fault),
        .I2(eic_fault),
        .I3(tmr_fault),
        .I4(gpio_fault),
        .O(fault_addr_comb6));
  LUT3 #(
    .INIT(8'h01)) 
    \d[31]_i_5 
       (.I0(dbus_fault),
        .I1(pbus_fault),
        .I2(ibus_fault),
        .O(\d[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFF54FF55)) 
    \d[32]_i_1 
       (.I0(ibus_fault),
        .I1(dbus_fault),
        .I2(pbus_fault),
        .I3(core_fault),
        .I4(fault_cause_comb4),
        .O(fault_cause_comb[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \d[32]_i_2 
       (.I0(sram_i_fault),
        .I1(nor_i_fault),
        .I2(rom_i_fault),
        .I3(tcm_i_fault),
        .O(fault_cause_comb4));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \d[33]_i_1 
       (.I0(core_fault),
        .I1(ibus_fault),
        .I2(pbus_fault),
        .I3(dbus_fault),
        .O(fault_cause_comb[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \d[34]_i_1 
       (.I0(rstn),
        .O(\d[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \d[34]_i_2 
       (.I0(core_fault),
        .O(\d[34]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[3]_i_1 
       (.I0(\d[3]_i_2_n_0 ),
        .I1(\d[3]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[3]),
        .O(\d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[3]_i_2 
       (.I0(ibus_addr[3]),
        .I1(pbus_addr[3]),
        .I2(dbus_addr[3]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[3]_i_3 
       (.I0(ibus_addr[3]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[3]),
        .I3(pbus_addr[3]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \d[40]_i_1 
       (.I0(rst_fault),
        .I1(rstn),
        .I2(fault),
        .O(\d[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[4]_i_1 
       (.I0(\d[4]_i_2_n_0 ),
        .I1(\d[4]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[4]),
        .O(\d[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[4]_i_2 
       (.I0(ibus_addr[4]),
        .I1(pbus_addr[4]),
        .I2(dbus_addr[4]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[4]_i_3 
       (.I0(ibus_addr[4]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[4]),
        .I3(pbus_addr[4]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[5]_i_1 
       (.I0(\d[5]_i_2_n_0 ),
        .I1(\d[5]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[5]),
        .O(\d[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[5]_i_2 
       (.I0(ibus_addr[5]),
        .I1(pbus_addr[5]),
        .I2(dbus_addr[5]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[5]_i_3 
       (.I0(ibus_addr[5]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[5]),
        .I3(pbus_addr[5]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[6]_i_1 
       (.I0(\d[6]_i_2_n_0 ),
        .I1(\d[6]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[6]),
        .O(\d[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[6]_i_2 
       (.I0(ibus_addr[6]),
        .I1(pbus_addr[6]),
        .I2(dbus_addr[6]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[6]_i_3 
       (.I0(ibus_addr[6]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[6]),
        .I3(pbus_addr[6]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[7]_i_1 
       (.I0(\d[7]_i_2_n_0 ),
        .I1(\d[7]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[7]),
        .O(\d[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[7]_i_2 
       (.I0(ibus_addr[7]),
        .I1(pbus_addr[7]),
        .I2(dbus_addr[7]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[7]_i_3 
       (.I0(ibus_addr[7]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[7]),
        .I3(pbus_addr[7]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[8]_i_1 
       (.I0(\d[8]_i_2_n_0 ),
        .I1(\d[8]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[8]),
        .O(\d[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[8]_i_2 
       (.I0(ibus_addr[8]),
        .I1(pbus_addr[8]),
        .I2(dbus_addr[8]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[8]_i_3 
       (.I0(ibus_addr[8]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[8]),
        .I3(pbus_addr[8]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \d[9]_i_1 
       (.I0(\d[9]_i_2_n_0 ),
        .I1(\d[9]_i_3_n_0 ),
        .I2(core_fault),
        .I3(core_fault_pc[9]),
        .O(\d[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \d[9]_i_2 
       (.I0(ibus_addr[9]),
        .I1(pbus_addr[9]),
        .I2(dbus_addr[9]),
        .I3(ibus_fault),
        .I4(pbus_fault),
        .I5(dbus_fault),
        .O(\d[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \d[9]_i_3 
       (.I0(ibus_addr[9]),
        .I1(fault_cause_comb4),
        .I2(dbus_addr[9]),
        .I3(pbus_addr[9]),
        .I4(fault_addr_comb6),
        .I5(\d[31]_i_5_n_0 ),
        .O(\d[9]_i_3_n_0 ));
  FDRE \d_reg[0] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[0]_i_1_n_0 ),
        .Q(fault_addr[0]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[10] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[10]_i_1_n_0 ),
        .Q(fault_addr[10]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[11] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[11]_i_1_n_0 ),
        .Q(fault_addr[11]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[12] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[12]_i_1_n_0 ),
        .Q(fault_addr[12]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[13] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[13]_i_1_n_0 ),
        .Q(fault_addr[13]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[14] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[14]_i_1_n_0 ),
        .Q(fault_addr[14]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[15] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[15]_i_1_n_0 ),
        .Q(fault_addr[15]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[16] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[16]_i_1_n_0 ),
        .Q(fault_addr[16]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[17] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[17]_i_1_n_0 ),
        .Q(fault_addr[17]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[18] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[18]_i_1_n_0 ),
        .Q(fault_addr[18]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[19] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[19]_i_1_n_0 ),
        .Q(fault_addr[19]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[1] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[1]_i_1_n_0 ),
        .Q(fault_addr[1]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[20] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[20]_i_1_n_0 ),
        .Q(fault_addr[20]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[21] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[21]_i_1_n_0 ),
        .Q(fault_addr[21]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[22] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[22]_i_1_n_0 ),
        .Q(fault_addr[22]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[23] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[23]_i_1_n_0 ),
        .Q(fault_addr[23]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[24] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[24]_i_1_n_0 ),
        .Q(fault_addr[24]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[25] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[25]_i_1_n_0 ),
        .Q(fault_addr[25]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[26] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[26]_i_1_n_0 ),
        .Q(fault_addr[26]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[27] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[27]_i_1_n_0 ),
        .Q(fault_addr[27]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[28] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[28]_i_1_n_0 ),
        .Q(fault_addr[28]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[29] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[29]_i_1_n_0 ),
        .Q(fault_addr[29]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[2] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[2]_i_1_n_0 ),
        .Q(fault_addr[2]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[30] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[30]_i_1_n_0 ),
        .Q(fault_addr[30]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[31] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[31]_i_1_n_0 ),
        .Q(fault_addr[31]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[32] 
       (.C(clk),
        .CE(rst_fault),
        .D(fault_cause_comb[0]),
        .Q(fault_cause[0]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[33] 
       (.C(clk),
        .CE(rst_fault),
        .D(fault_cause_comb[1]),
        .Q(fault_cause[1]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[34] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[34]_i_2_n_0 ),
        .Q(fault_cause[2]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[3] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[3]_i_1_n_0 ),
        .Q(fault_addr[3]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\d[40]_i_1_n_0 ),
        .Q(fault),
        .R(1'b0));
  FDRE \d_reg[4] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[4]_i_1_n_0 ),
        .Q(fault_addr[4]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[5] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[5]_i_1_n_0 ),
        .Q(fault_addr[5]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[6] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[6]_i_1_n_0 ),
        .Q(fault_addr[6]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[7] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[7]_i_1_n_0 ),
        .Q(fault_addr[7]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[8] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[8]_i_1_n_0 ),
        .Q(fault_addr[8]),
        .R(\d[34]_i_1_n_0 ));
  FDRE \d_reg[9] 
       (.C(clk),
        .CE(rst_fault),
        .D(\d[9]_i_1_n_0 ),
        .Q(fault_addr[9]),
        .R(\d[34]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "eic_wrapper" *) 
module femto_bd_eic_wrapper
   (p_resp,
    p_rdata,
    ext_int_trigger,
    clk,
    p_req,
    p_acc,
    rstn,
    ext_int_src,
    p_wdata,
    p_w_rb,
    ext_int_handled);
  output p_resp;
  output [1:0]p_rdata;
  output ext_int_trigger;
  input clk;
  input p_req;
  input [1:0]p_acc;
  input rstn;
  input [1:0]ext_int_src;
  input [1:0]p_wdata;
  input p_w_rb;
  input ext_int_handled;

  wire clk;
  wire ext_int_handled;
  wire [1:0]ext_int_src;
  wire ext_int_trigger;
  wire [1:0]p_acc;
  wire [1:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [1:0]p_wdata;
  wire rstn;

  femto_bd_extint_controller extint_controller
       (.clk(clk),
        .ext_int_handled(ext_int_handled),
        .ext_int_src(ext_int_src),
        .ext_int_trigger(ext_int_trigger),
        .p_acc(p_acc),
        .p_rdata(p_rdata),
        .p_req(p_req),
        .p_resp(p_resp),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata),
        .rstn(rstn));
endmodule

(* ORIG_REF_NAME = "extint_controller" *) 
module femto_bd_extint_controller
   (p_resp,
    p_rdata,
    ext_int_trigger,
    clk,
    p_req,
    p_acc,
    rstn,
    ext_int_src,
    p_wdata,
    p_w_rb,
    ext_int_handled);
  output p_resp;
  output [1:0]p_rdata;
  output ext_int_trigger;
  input clk;
  input p_req;
  input [1:0]p_acc;
  input rstn;
  input [1:0]ext_int_src;
  input [1:0]p_wdata;
  input p_w_rb;
  input ext_int_handled;

  wire [1:0]\IFLAG_HANDLER.ext_int ;
  wire [1:0]\IFLAG_HANDLER.ext_int0 ;
  wire [1:0]\PEDGE_DETECT.prev_ext_int_from ;
  wire clk;
  wire [1:0]ext_int_clr;
  wire \ext_int_clr[0]_i_1_n_0 ;
  wire \ext_int_clr[1]_i_1_n_0 ;
  wire ext_int_handled;
  wire [1:0]ext_int_src;
  wire ext_int_trigger;
  wire p_0_in;
  wire [1:0]p_acc;
  wire [1:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [1:0]p_wdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire resp0;
  wire rstn;

  LUT5 #(
    .INIT(32'h22F20000)) 
    \IFLAG_HANDLER.ext_int[0]_i_1 
       (.I0(ext_int_src[0]),
        .I1(\PEDGE_DETECT.prev_ext_int_from [0]),
        .I2(\IFLAG_HANDLER.ext_int [0]),
        .I3(ext_int_handled),
        .I4(ext_int_clr[0]),
        .O(\IFLAG_HANDLER.ext_int0 [0]));
  LUT6 #(
    .INIT(64'hF2FF222200000000)) 
    \IFLAG_HANDLER.ext_int[1]_i_1 
       (.I0(ext_int_src[1]),
        .I1(\PEDGE_DETECT.prev_ext_int_from [1]),
        .I2(\IFLAG_HANDLER.ext_int [0]),
        .I3(ext_int_handled),
        .I4(\IFLAG_HANDLER.ext_int [1]),
        .I5(ext_int_clr[1]),
        .O(\IFLAG_HANDLER.ext_int0 [1]));
  FDRE \IFLAG_HANDLER.ext_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\IFLAG_HANDLER.ext_int0 [0]),
        .Q(\IFLAG_HANDLER.ext_int [0]),
        .R(p_0_in));
  FDRE \IFLAG_HANDLER.ext_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\IFLAG_HANDLER.ext_int0 [1]),
        .Q(\IFLAG_HANDLER.ext_int [1]),
        .R(p_0_in));
  FDRE \PEDGE_DETECT.prev_ext_int_from_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ext_int_src[0]),
        .Q(\PEDGE_DETECT.prev_ext_int_from [0]),
        .R(p_0_in));
  FDRE \PEDGE_DETECT.prev_ext_int_from_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ext_int_src[1]),
        .Q(\PEDGE_DETECT.prev_ext_int_from [1]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \ext_int_clr[0]_i_1 
       (.I0(p_wdata[0]),
        .I1(rstn),
        .I2(p_acc[0]),
        .I3(p_acc[1]),
        .I4(p_req),
        .I5(p_w_rb),
        .O(\ext_int_clr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \ext_int_clr[1]_i_1 
       (.I0(p_wdata[1]),
        .I1(rstn),
        .I2(p_acc[0]),
        .I3(p_acc[1]),
        .I4(p_req),
        .I5(p_w_rb),
        .O(\ext_int_clr[1]_i_1_n_0 ));
  FDRE \ext_int_clr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ext_int_clr[0]_i_1_n_0 ),
        .Q(ext_int_clr[0]),
        .R(1'b0));
  FDRE \ext_int_clr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\ext_int_clr[1]_i_1_n_0 ),
        .Q(ext_int_clr[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    ext_int_trigger_INST_0
       (.I0(\IFLAG_HANDLER.ext_int [0]),
        .I1(\IFLAG_HANDLER.ext_int [1]),
        .O(ext_int_trigger));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \rdata[0]_i_1 
       (.I0(\IFLAG_HANDLER.ext_int [0]),
        .I1(p_acc[0]),
        .I2(p_acc[1]),
        .I3(p_req),
        .I4(p_w_rb),
        .I5(p_rdata[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdata[1]_i_1 
       (.I0(rstn),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \rdata[1]_i_2 
       (.I0(\IFLAG_HANDLER.ext_int [1]),
        .I1(p_acc[0]),
        .I2(p_acc[1]),
        .I3(p_req),
        .I4(p_w_rb),
        .I5(p_rdata[1]),
        .O(\rdata[1]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(p_rdata[0]),
        .R(p_0_in));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rdata[1]_i_2_n_0 ),
        .Q(p_rdata[1]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h08)) 
    resp_i_1
       (.I0(p_req),
        .I1(p_acc[1]),
        .I2(p_acc[0]),
        .O(resp0));
  FDRE resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(resp0),
        .Q(p_resp),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "fault_encoder" *) 
module femto_bd_fault_encoder
   (fault_cause,
    fault_addr,
    fault,
    ibus_addr,
    dbus_addr,
    pbus_addr,
    ibus_fault,
    pbus_fault,
    dbus_fault,
    rstn,
    rst_fault,
    clk,
    core_fault,
    core_fault_pc,
    sram_i_fault,
    nor_i_fault,
    rom_i_fault,
    tcm_i_fault,
    uart_fault,
    eic_fault,
    tmr_fault,
    gpio_fault);
  output [2:0]fault_cause;
  output [31:0]fault_addr;
  output fault;
  input [31:0]ibus_addr;
  input [31:0]dbus_addr;
  input [31:0]pbus_addr;
  input ibus_fault;
  input pbus_fault;
  input dbus_fault;
  input rstn;
  input rst_fault;
  input clk;
  input core_fault;
  input [31:0]core_fault_pc;
  input sram_i_fault;
  input nor_i_fault;
  input rom_i_fault;
  input tcm_i_fault;
  input uart_fault;
  input eic_fault;
  input tmr_fault;
  input gpio_fault;

  wire clk;
  wire core_fault;
  wire [31:0]core_fault_pc;
  wire [31:0]dbus_addr;
  wire dbus_fault;
  wire eic_fault;
  wire fault;
  wire [31:0]fault_addr;
  wire [2:0]fault_cause;
  wire gpio_fault;
  wire [31:0]ibus_addr;
  wire ibus_fault;
  wire nor_i_fault;
  wire [31:0]pbus_addr;
  wire pbus_fault;
  wire rom_i_fault;
  wire rst_fault;
  wire rstn;
  wire sram_i_fault;
  wire tcm_i_fault;
  wire tmr_fault;
  wire uart_fault;

  femto_bd_dff__parameterized9 fault_dff
       (.clk(clk),
        .core_fault(core_fault),
        .core_fault_pc(core_fault_pc),
        .dbus_addr(dbus_addr),
        .dbus_fault(dbus_fault),
        .eic_fault(eic_fault),
        .fault(fault),
        .fault_addr(fault_addr),
        .fault_cause(fault_cause),
        .gpio_fault(gpio_fault),
        .ibus_addr(ibus_addr),
        .ibus_fault(ibus_fault),
        .nor_i_fault(nor_i_fault),
        .pbus_addr(pbus_addr),
        .pbus_fault(pbus_fault),
        .rom_i_fault(rom_i_fault),
        .rst_fault(rst_fault),
        .rstn(rstn),
        .sram_i_fault(sram_i_fault),
        .tcm_i_fault(tcm_i_fault),
        .tmr_fault(tmr_fault),
        .uart_fault(uart_fault));
endmodule

(* CHECK_LICENSE_TYPE = "femto_bus_bridge_0_0,bus_bridge,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_bus_bridge_0_0" *) (* X_CORE_INFO = "bus_bridge,Vivado 2018.2" *) 
module femto_bd_femto_bus_bridge_0_0
   (clk,
    rstn,
    d_addr,
    d_w_rb,
    d_acc,
    d_wdata,
    d_req,
    d_resp,
    d_rdata,
    p_addr,
    p_w_rb,
    p_acc,
    p_wdata,
    p_req,
    p_resp,
    p_rdata);
  input clk;
  input rstn;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d ADDR" *) input [31:0]d_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d W_RB" *) input d_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d ACC" *) input [1:0]d_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d WDATA" *) input [31:0]d_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d REQ" *) input d_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d RESP" *) output d_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d RDATA" *) output [31:0]d_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p ADDR" *) output [31:0]p_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p W_RB" *) output p_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p ACC" *) output [1:0]p_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p WDATA" *) output [31:0]p_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p REQ" *) output p_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p RESP" *) input p_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p RDATA" *) input [31:0]p_rdata;

  wire \<const0> ;
  wire clk;
  wire [1:0]d_acc;
  wire [31:0]d_addr;
  wire [31:0]d_rdata;
  wire d_req;
  wire d_resp;
  wire d_w_rb;
  wire [31:0]d_wdata;
  wire [1:0]p_acc;
  wire [30:0]\^p_addr ;
  wire [31:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [31:0]p_wdata;
  wire rstn;

  assign p_addr[31] = \<const0> ;
  assign p_addr[30:0] = \^p_addr [30:0];
  GND GND
       (.G(\<const0> ));
  femto_bd_bus_bridge inst
       (.clk(clk),
        .d_acc(d_acc),
        .d_addr(d_addr[30:0]),
        .d_rdata(d_rdata),
        .d_req(d_req),
        .d_resp(d_resp),
        .d_w_rb(d_w_rb),
        .d_wdata(d_wdata),
        .p_acc(p_acc),
        .p_addr(\^p_addr ),
        .p_rdata(p_rdata),
        .p_req(p_req),
        .p_resp(p_resp),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata),
        .rstn(rstn));
endmodule

(* CHECK_LICENSE_TYPE = "femto_core_0_0,core,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_core_0_0" *) (* X_CORE_INFO = "core,Vivado 2018.2" *) 
module femto_bd_femto_core_0_0
   (clk,
    rstn,
    core_fault,
    core_fault_pc,
    ext_int_trigger,
    ext_int_handled,
    dbus_addr,
    dbus_w_rb,
    dbus_acc,
    dbus_rdata,
    dbus_wdata,
    dbus_req,
    dbus_resp,
    ibus_addr,
    ibus_w_rb,
    ibus_acc,
    ibus_rdata,
    ibus_wdata,
    ibus_req,
    ibus_resp);
  input clk;
  input rstn;
  output core_fault;
  output [31:0]core_fault_pc;
  input ext_int_trigger;
  output ext_int_handled;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d ADDR" *) output [31:0]dbus_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d W_RB" *) output dbus_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d ACC" *) output [1:0]dbus_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d RDATA" *) input [31:0]dbus_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d WDATA" *) output [31:0]dbus_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d REQ" *) output dbus_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d RESP" *) input dbus_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i ADDR" *) output [31:0]ibus_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i W_RB" *) output ibus_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i ACC" *) output [1:0]ibus_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i RDATA" *) input [31:0]ibus_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i WDATA" *) output [31:0]ibus_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i REQ" *) output ibus_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i RESP" *) input ibus_resp;

  wire \<const0> ;
  wire clk;
  wire core_fault;
  wire [31:0]core_fault_pc;
  wire [1:0]dbus_acc;
  wire [31:0]dbus_addr;
  wire [31:0]dbus_rdata;
  wire dbus_req;
  wire dbus_resp;
  wire dbus_w_rb;
  wire [31:0]dbus_wdata;
  wire ext_int_handled;
  wire ext_int_trigger;
  wire [1:0]ibus_acc;
  wire [31:0]ibus_addr;
  wire [31:0]ibus_rdata;
  wire ibus_req;
  wire ibus_resp;
  wire n_0_0;
  wire n_0_2046;
  wire rstn;

  assign ibus_w_rb = \<const0> ;
  assign ibus_wdata[31] = \<const0> ;
  assign ibus_wdata[30] = \<const0> ;
  assign ibus_wdata[29] = \<const0> ;
  assign ibus_wdata[28] = \<const0> ;
  assign ibus_wdata[27] = \<const0> ;
  assign ibus_wdata[26] = \<const0> ;
  assign ibus_wdata[25] = \<const0> ;
  assign ibus_wdata[24] = \<const0> ;
  assign ibus_wdata[23] = \<const0> ;
  assign ibus_wdata[22] = \<const0> ;
  assign ibus_wdata[21] = \<const0> ;
  assign ibus_wdata[20] = \<const0> ;
  assign ibus_wdata[19] = \<const0> ;
  assign ibus_wdata[18] = \<const0> ;
  assign ibus_wdata[17] = \<const0> ;
  assign ibus_wdata[16] = \<const0> ;
  assign ibus_wdata[15] = \<const0> ;
  assign ibus_wdata[14] = \<const0> ;
  assign ibus_wdata[13] = \<const0> ;
  assign ibus_wdata[12] = \<const0> ;
  assign ibus_wdata[11] = \<const0> ;
  assign ibus_wdata[10] = \<const0> ;
  assign ibus_wdata[9] = \<const0> ;
  assign ibus_wdata[8] = \<const0> ;
  assign ibus_wdata[7] = \<const0> ;
  assign ibus_wdata[6] = \<const0> ;
  assign ibus_wdata[5] = \<const0> ;
  assign ibus_wdata[4] = \<const0> ;
  assign ibus_wdata[3] = \<const0> ;
  assign ibus_wdata[2] = \<const0> ;
  assign ibus_wdata[1] = \<const0> ;
  assign ibus_wdata[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_0
       (.I0(rstn),
        .O(n_0_0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_2046
       (.I0(rstn),
        .O(n_0_2046));
  femto_bd_core inst
       (.Q({dbus_acc,dbus_w_rb,dbus_wdata}),
        .\STAGE2.TRAP.csr_reg[0][0]_0 (dbus_addr[0]),
        .\STAGE2.TRAP.csr_reg[0][10]_0 (dbus_addr[10]),
        .\STAGE2.TRAP.csr_reg[0][11]_0 (dbus_addr[11]),
        .\STAGE2.TRAP.csr_reg[0][12]_0 (dbus_addr[12]),
        .\STAGE2.TRAP.csr_reg[0][13]_0 (dbus_addr[13]),
        .\STAGE2.TRAP.csr_reg[0][14]_0 (dbus_addr[14]),
        .\STAGE2.TRAP.csr_reg[0][15]_0 (dbus_addr[15]),
        .\STAGE2.TRAP.csr_reg[0][16]_0 (dbus_addr[16]),
        .\STAGE2.TRAP.csr_reg[0][17]_0 (dbus_addr[17]),
        .\STAGE2.TRAP.csr_reg[0][18]_0 (dbus_addr[18]),
        .\STAGE2.TRAP.csr_reg[0][19]_0 (dbus_addr[19]),
        .\STAGE2.TRAP.csr_reg[0][1]_0 (dbus_addr[1]),
        .\STAGE2.TRAP.csr_reg[0][20]_0 (dbus_addr[20]),
        .\STAGE2.TRAP.csr_reg[0][21]_0 (dbus_addr[21]),
        .\STAGE2.TRAP.csr_reg[0][22]_0 (dbus_addr[22]),
        .\STAGE2.TRAP.csr_reg[0][23]_0 (dbus_addr[23]),
        .\STAGE2.TRAP.csr_reg[0][24]_0 (dbus_addr[24]),
        .\STAGE2.TRAP.csr_reg[0][25]_0 (dbus_addr[25]),
        .\STAGE2.TRAP.csr_reg[0][26]_0 (dbus_addr[26]),
        .\STAGE2.TRAP.csr_reg[0][27]_0 (dbus_addr[27]),
        .\STAGE2.TRAP.csr_reg[0][28]_0 (dbus_addr[28]),
        .\STAGE2.TRAP.csr_reg[0][29]_0 (dbus_addr[29]),
        .\STAGE2.TRAP.csr_reg[0][2]_0 (dbus_addr[2]),
        .\STAGE2.TRAP.csr_reg[0][30]_0 (dbus_addr[30]),
        .\STAGE2.TRAP.csr_reg[0][31]_0 (dbus_addr[31]),
        .\STAGE2.TRAP.csr_reg[0][4]_0 (dbus_addr[4]),
        .\STAGE2.TRAP.csr_reg[0][5]_0 (dbus_addr[5]),
        .\STAGE2.TRAP.csr_reg[0][6]_0 (dbus_addr[6]),
        .\STAGE2.TRAP.csr_reg[0][8]_0 (dbus_addr[8]),
        .\STAGE2.TRAP.csr_reg[0][9]_0 (dbus_addr[9]),
        .\STAGE2.TRAP.csr_reg[2][3]_0 (dbus_addr[3]),
        .\STAGE2.TRAP.csr_reg[2][7]_0 (dbus_addr[7]),
        .clk(clk),
        .core_fault(core_fault),
        .core_fault_pc(core_fault_pc),
        .\d_reg[0] (ibus_req),
        .\d_reg[1] (ibus_acc[1]),
        .dbus_rdata(dbus_rdata),
        .dbus_req(dbus_req),
        .dbus_resp(dbus_resp),
        .ext_int_handled(ext_int_handled),
        .ext_int_trigger(ext_int_trigger),
        .ibus_acc(ibus_acc[0]),
        .ibus_addr(ibus_addr),
        .ibus_rdata(ibus_rdata),
        .ibus_resp(ibus_resp),
        .rstn(rstn));
endmodule

(* CHECK_LICENSE_TYPE = "femto_dbus_conn_0_0,dbus_conn,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_dbus_conn_0_0" *) (* X_CORE_INFO = "dbus_conn,Vivado 2018.2" *) 
module femto_bd_femto_dbus_conn_0_0
   (m_req,
    m_addr,
    m_w_rb,
    m_acc,
    m_wdata,
    m_resp,
    m_rdata,
    s_rom_req,
    s_rom_addr,
    s_rom_w_rb,
    s_rom_acc,
    s_rom_wdata,
    s_rom_resp,
    s_rom_rdata,
    s_tcm_req,
    s_tcm_addr,
    s_tcm_w_rb,
    s_tcm_acc,
    s_tcm_wdata,
    s_tcm_resp,
    s_tcm_rdata,
    s_sram_req,
    s_sram_addr,
    s_sram_w_rb,
    s_sram_acc,
    s_sram_wdata,
    s_sram_resp,
    s_sram_rdata,
    s_nor_req,
    s_nor_addr,
    s_nor_w_rb,
    s_nor_acc,
    s_nor_wdata,
    s_nor_resp,
    s_nor_rdata,
    s_qspi_req,
    s_qspi_addr,
    s_qspi_w_rb,
    s_qspi_acc,
    s_qspi_wdata,
    s_qspi_resp,
    s_qspi_rdata,
    s_bridge_req,
    s_bridge_addr,
    s_bridge_w_rb,
    s_bridge_acc,
    s_bridge_wdata,
    s_bridge_resp,
    s_bridge_rdata,
    bus_fault,
    bus_halt);
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d REQ" *) input m_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d ADDR" *) input [31:0]m_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d W_RB" *) input m_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d ACC" *) input [1:0]m_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d WDATA" *) input [31:0]m_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d RESP" *) output m_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d RDATA" *) output [31:0]m_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom REQ" *) output s_rom_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom ADDR" *) output [31:0]s_rom_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom W_RB" *) output s_rom_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom ACC" *) output [1:0]s_rom_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom WDATA" *) output [31:0]s_rom_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom RESP" *) input s_rom_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom RDATA" *) input [31:0]s_rom_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm REQ" *) output s_tcm_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm ADDR" *) output [31:0]s_tcm_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm W_RB" *) output s_tcm_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm ACC" *) output [1:0]s_tcm_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm WDATA" *) output [31:0]s_tcm_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm RESP" *) input s_tcm_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm RDATA" *) input [31:0]s_tcm_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram REQ" *) output s_sram_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram ADDR" *) output [31:0]s_sram_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram W_RB" *) output s_sram_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram ACC" *) output [1:0]s_sram_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram WDATA" *) output [31:0]s_sram_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram RESP" *) input s_sram_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram RDATA" *) input [31:0]s_sram_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor REQ" *) output s_nor_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor ADDR" *) output [31:0]s_nor_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor W_RB" *) output s_nor_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor ACC" *) output [1:0]s_nor_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor WDATA" *) output [31:0]s_nor_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor RESP" *) input s_nor_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor RDATA" *) input [31:0]s_nor_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi REQ" *) output s_qspi_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi ADDR" *) output [31:0]s_qspi_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi W_RB" *) output s_qspi_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi ACC" *) output [1:0]s_qspi_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi WDATA" *) output [31:0]s_qspi_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi RESP" *) input s_qspi_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi RDATA" *) input [31:0]s_qspi_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_bridge REQ" *) output s_bridge_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_bridge ADDR" *) output [31:0]s_bridge_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_bridge W_RB" *) output s_bridge_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_bridge ACC" *) output [1:0]s_bridge_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_bridge WDATA" *) output [31:0]s_bridge_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_bridge RESP" *) input s_bridge_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_bridge RDATA" *) input [31:0]s_bridge_rdata;
  output bus_fault;
  input bus_halt;

  wire \<const0> ;
  wire bus_fault;
  wire bus_halt;
  wire [1:0]m_acc;
  wire [31:0]m_addr;
  wire [31:0]m_rdata;
  wire m_req;
  wire m_resp;
  wire m_resp0__4;
  wire m_w_rb;
  wire [31:0]m_wdata;
  wire [31:0]s_bridge_rdata;
  wire s_bridge_resp;
  wire [31:0]s_nor_rdata;
  wire s_nor_req;
  wire s_nor_resp;
  wire [31:0]s_qspi_rdata;
  wire s_qspi_resp;
  wire [31:0]s_rom_rdata;
  wire s_rom_req;
  wire s_rom_req_INST_0_i_1_n_0;
  wire s_rom_req_INST_0_i_2_n_0;
  wire s_rom_req_INST_0_i_3_n_0;
  wire s_rom_req_INST_0_i_4_n_0;
  wire s_rom_resp;
  wire [31:0]s_sram_rdata;
  wire s_sram_req;
  wire s_sram_resp;
  wire [31:0]s_tcm_rdata;
  wire s_tcm_req;
  wire s_tcm_resp;

  assign s_bridge_acc[1:0] = m_acc;
  assign s_bridge_addr[31:0] = m_addr;
  assign s_bridge_req = \<const0> ;
  assign s_bridge_w_rb = m_w_rb;
  assign s_bridge_wdata[31:0] = m_wdata;
  assign s_nor_acc[1:0] = m_acc;
  assign s_nor_addr[31:0] = m_addr;
  assign s_nor_w_rb = m_w_rb;
  assign s_nor_wdata[31:0] = m_wdata;
  assign s_qspi_acc[1:0] = m_acc;
  assign s_qspi_addr[31:0] = m_addr;
  assign s_qspi_req = \<const0> ;
  assign s_qspi_w_rb = m_w_rb;
  assign s_qspi_wdata[31:0] = m_wdata;
  assign s_rom_acc[1:0] = m_acc;
  assign s_rom_addr[31:0] = m_addr;
  assign s_rom_w_rb = m_w_rb;
  assign s_rom_wdata[31:0] = m_wdata;
  assign s_sram_acc[1:0] = m_acc;
  assign s_sram_addr[31:0] = m_addr;
  assign s_sram_w_rb = m_w_rb;
  assign s_sram_wdata[31:0] = m_wdata;
  assign s_tcm_acc[1:0] = m_acc;
  assign s_tcm_addr[31:0] = m_addr;
  assign s_tcm_w_rb = m_w_rb;
  assign s_tcm_wdata[31:0] = m_wdata;
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'hFFFF000073700000)) 
    bus_fault_INST_0
       (.I0(m_addr[28]),
        .I1(m_addr[29]),
        .I2(s_rom_req_INST_0_i_1_n_0),
        .I3(s_rom_req_INST_0_i_2_n_0),
        .I4(m_req),
        .I5(s_rom_req_INST_0_i_3_n_0),
        .O(bus_fault));
  femto_bd_dbus_conn inst
       (.m_rdata(m_rdata),
        .s_bridge_rdata(s_bridge_rdata),
        .s_bridge_resp(s_bridge_resp),
        .s_nor_rdata(s_nor_rdata),
        .s_nor_resp(s_nor_resp),
        .s_qspi_rdata(s_qspi_rdata),
        .s_qspi_resp(s_qspi_resp),
        .s_rom_rdata(s_rom_rdata),
        .s_rom_resp(s_rom_resp),
        .s_sram_rdata(s_sram_rdata),
        .s_sram_resp(s_sram_resp),
        .s_tcm_rdata(s_tcm_rdata),
        .s_tcm_resp(s_tcm_resp));
  LUT2 #(
    .INIT(4'h2)) 
    m_resp_INST_0
       (.I0(m_resp0__4),
        .I1(bus_halt),
        .O(m_resp));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_resp_INST_0_i_1
       (.I0(s_qspi_resp),
        .I1(s_bridge_resp),
        .I2(s_tcm_resp),
        .I3(s_rom_resp),
        .I4(s_nor_resp),
        .I5(s_sram_resp),
        .O(m_resp0__4));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    s_nor_req_INST_0
       (.I0(m_addr[28]),
        .I1(m_addr[29]),
        .I2(m_req),
        .I3(s_rom_req_INST_0_i_3_n_0),
        .O(s_nor_req));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    s_rom_req_INST_0
       (.I0(s_rom_req_INST_0_i_1_n_0),
        .I1(s_rom_req_INST_0_i_2_n_0),
        .I2(s_rom_req_INST_0_i_3_n_0),
        .I3(m_addr[29]),
        .I4(m_req),
        .I5(m_addr[28]),
        .O(s_rom_req));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s_rom_req_INST_0_i_1
       (.I0(m_addr[19]),
        .I1(m_addr[22]),
        .I2(m_addr[23]),
        .I3(m_addr[21]),
        .I4(m_addr[20]),
        .O(s_rom_req_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_rom_req_INST_0_i_2
       (.I0(s_rom_req_INST_0_i_4_n_0),
        .I1(m_addr[12]),
        .I2(m_addr[17]),
        .I3(m_addr[18]),
        .O(s_rom_req_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_rom_req_INST_0_i_3
       (.I0(m_addr[30]),
        .I1(m_addr[31]),
        .I2(m_addr[26]),
        .I3(m_addr[27]),
        .I4(m_addr[25]),
        .I5(m_addr[24]),
        .O(s_rom_req_INST_0_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_rom_req_INST_0_i_4
       (.I0(m_addr[14]),
        .I1(m_addr[13]),
        .I2(m_addr[16]),
        .I3(m_addr[15]),
        .O(s_rom_req_INST_0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    s_sram_req_INST_0
       (.I0(s_rom_req_INST_0_i_3_n_0),
        .I1(m_req),
        .I2(m_addr[29]),
        .I3(m_addr[28]),
        .I4(s_rom_req_INST_0_i_1_n_0),
        .O(s_sram_req));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    s_tcm_req_INST_0
       (.I0(s_rom_req_INST_0_i_1_n_0),
        .I1(s_rom_req_INST_0_i_2_n_0),
        .I2(s_rom_req_INST_0_i_3_n_0),
        .I3(m_addr[29]),
        .I4(m_req),
        .I5(m_addr[28]),
        .O(s_tcm_req));
endmodule

(* CHECK_LICENSE_TYPE = "femto_eic_wrapper_0_0,eic_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_eic_wrapper_0_0" *) (* X_CORE_INFO = "eic_wrapper,Vivado 2018.2" *) 
module femto_bd_femto_eic_wrapper_0_0
   (clk,
    rstn,
    p_addr,
    p_w_rb,
    p_acc,
    p_rdata,
    p_wdata,
    p_req,
    p_resp,
    eic_fault,
    ext_int_trigger,
    ext_int_handled,
    ext_int_src);
  input clk;
  input rstn;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic ADDR" *) input [31:0]p_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic W_RB" *) input p_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic ACC" *) input [1:0]p_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic RDATA" *) output [31:0]p_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic WDATA" *) input [31:0]p_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic REQ" *) input p_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic RESP" *) output p_resp;
  output eic_fault;
  output ext_int_trigger;
  input ext_int_handled;
  input [1:0]ext_int_src;

  wire \<const0> ;
  wire clk;
  wire eic_fault;
  wire ext_int_handled;
  wire [1:0]ext_int_src;
  wire ext_int_trigger;
  wire [1:0]p_acc;
  wire [1:0]\^p_rdata ;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [31:0]p_wdata;
  wire rstn;

  assign p_rdata[31] = \<const0> ;
  assign p_rdata[30] = \<const0> ;
  assign p_rdata[29] = \<const0> ;
  assign p_rdata[28] = \<const0> ;
  assign p_rdata[27] = \<const0> ;
  assign p_rdata[26] = \<const0> ;
  assign p_rdata[25] = \<const0> ;
  assign p_rdata[24] = \<const0> ;
  assign p_rdata[23] = \<const0> ;
  assign p_rdata[22] = \<const0> ;
  assign p_rdata[21] = \<const0> ;
  assign p_rdata[20] = \<const0> ;
  assign p_rdata[19] = \<const0> ;
  assign p_rdata[18] = \<const0> ;
  assign p_rdata[17] = \<const0> ;
  assign p_rdata[16] = \<const0> ;
  assign p_rdata[15] = \<const0> ;
  assign p_rdata[14] = \<const0> ;
  assign p_rdata[13] = \<const0> ;
  assign p_rdata[12] = \<const0> ;
  assign p_rdata[11] = \<const0> ;
  assign p_rdata[10] = \<const0> ;
  assign p_rdata[9] = \<const0> ;
  assign p_rdata[8] = \<const0> ;
  assign p_rdata[7] = \<const0> ;
  assign p_rdata[6] = \<const0> ;
  assign p_rdata[5] = \<const0> ;
  assign p_rdata[4] = \<const0> ;
  assign p_rdata[3] = \<const0> ;
  assign p_rdata[2] = \<const0> ;
  assign p_rdata[1:0] = \^p_rdata [1:0];
  GND GND
       (.G(\<const0> ));
  LUT3 #(
    .INIT(8'hA2)) 
    eic_fault_INST_0
       (.I0(p_req),
        .I1(p_acc[1]),
        .I2(p_acc[0]),
        .O(eic_fault));
  femto_bd_eic_wrapper inst
       (.clk(clk),
        .ext_int_handled(ext_int_handled),
        .ext_int_src(ext_int_src),
        .ext_int_trigger(ext_int_trigger),
        .p_acc(p_acc),
        .p_rdata(\^p_rdata ),
        .p_req(p_req),
        .p_resp(p_resp),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata[1:0]),
        .rstn(rstn));
endmodule

(* CHECK_LICENSE_TYPE = "femto_fault_encoder_0_0,fault_encoder,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_fault_encoder_0_0" *) (* X_CORE_INFO = "fault_encoder,Vivado 2018.2" *) 
module femto_bd_femto_fault_encoder_0_0
   (clk,
    rstn,
    core_fault,
    ibus_fault,
    dbus_fault,
    pbus_fault,
    rom_i_fault,
    rom_d_fault,
    tcm_i_fault,
    tcm_d_fault,
    sram_i_fault,
    sram_d_fault,
    nor_i_fault,
    nor_d_fault,
    qspi_fault,
    eic_fault,
    uart_fault,
    gpio_fault,
    tmr_fault,
    rst_fault,
    ibus_addr,
    dbus_addr,
    pbus_addr,
    core_fault_pc,
    fault,
    fault_cause,
    fault_addr);
  input clk;
  input rstn;
  input core_fault;
  input ibus_fault;
  input dbus_fault;
  input pbus_fault;
  input rom_i_fault;
  input rom_d_fault;
  input tcm_i_fault;
  input tcm_d_fault;
  input sram_i_fault;
  input sram_d_fault;
  input nor_i_fault;
  input nor_d_fault;
  input qspi_fault;
  input eic_fault;
  input uart_fault;
  input gpio_fault;
  input tmr_fault;
  input rst_fault;
  input [31:0]ibus_addr;
  input [31:0]dbus_addr;
  input [31:0]pbus_addr;
  input [31:0]core_fault_pc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_faultinfo_bus:1.0 fault FAULT" *) output fault;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_faultinfo_bus:1.0 fault CAUSE" *) output [7:0]fault_cause;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_faultinfo_bus:1.0 fault ADDR" *) output [31:0]fault_addr;

  wire \<const0> ;
  wire clk;
  wire core_fault;
  wire [31:0]core_fault_pc;
  wire [31:0]dbus_addr;
  wire dbus_fault;
  wire eic_fault;
  wire fault;
  wire [31:0]fault_addr;
  wire [2:0]\^fault_cause ;
  wire gpio_fault;
  wire [31:0]ibus_addr;
  wire ibus_fault;
  wire nor_i_fault;
  wire [31:0]pbus_addr;
  wire pbus_fault;
  wire rom_i_fault;
  wire rst_fault;
  wire rstn;
  wire sram_i_fault;
  wire tcm_i_fault;
  wire tmr_fault;
  wire uart_fault;

  assign fault_cause[7] = \<const0> ;
  assign fault_cause[6] = \<const0> ;
  assign fault_cause[5] = \<const0> ;
  assign fault_cause[4] = \<const0> ;
  assign fault_cause[3] = \<const0> ;
  assign fault_cause[2:0] = \^fault_cause [2:0];
  GND GND
       (.G(\<const0> ));
  femto_bd_fault_encoder inst
       (.clk(clk),
        .core_fault(core_fault),
        .core_fault_pc(core_fault_pc),
        .dbus_addr(dbus_addr),
        .dbus_fault(dbus_fault),
        .eic_fault(eic_fault),
        .fault(fault),
        .fault_addr(fault_addr),
        .fault_cause(\^fault_cause ),
        .gpio_fault(gpio_fault),
        .ibus_addr(ibus_addr),
        .ibus_fault(ibus_fault),
        .nor_i_fault(nor_i_fault),
        .pbus_addr(pbus_addr),
        .pbus_fault(pbus_fault),
        .rom_i_fault(rom_i_fault),
        .rst_fault(rst_fault),
        .rstn(rstn),
        .sram_i_fault(sram_i_fault),
        .tcm_i_fault(tcm_i_fault),
        .tmr_fault(tmr_fault),
        .uart_fault(uart_fault));
endmodule

(* CHECK_LICENSE_TYPE = "femto_gpio_wrapper_0_0,gpio_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_gpio_wrapper_0_0" *) (* X_CORE_INFO = "gpio_wrapper,Vivado 2018.2" *) 
module femto_bd_femto_gpio_wrapper_0_0
   (clk,
    rstn,
    p_addr,
    p_w_rb,
    p_acc,
    p_rdata,
    p_wdata,
    p_req,
    p_resp,
    gpio_fault,
    dir,
    i,
    o);
  input clk;
  input rstn;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio ADDR" *) input [31:0]p_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio W_RB" *) input p_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio ACC" *) input [1:0]p_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio RDATA" *) output [31:0]p_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio WDATA" *) input [31:0]p_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio REQ" *) input p_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio RESP" *) output p_resp;
  output gpio_fault;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_gpio_bus:1.0 gpio GPIO_DIR" *) output [3:0]dir;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_gpio_bus:1.0 gpio GPIO_DIN" *) input [3:0]i;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_gpio_bus:1.0 gpio GPIO_DOUT" *) output [3:0]o;

  wire \<const0> ;
  wire clk;
  wire [3:0]dir;
  wire gpio_fault;
  wire [3:0]i;
  wire [3:0]o;
  wire [1:0]p_acc;
  wire [31:0]p_addr;
  wire [3:0]\^p_rdata ;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [31:0]p_wdata;
  wire rstn;

  assign p_rdata[31] = \<const0> ;
  assign p_rdata[30] = \<const0> ;
  assign p_rdata[29] = \<const0> ;
  assign p_rdata[28] = \<const0> ;
  assign p_rdata[27] = \<const0> ;
  assign p_rdata[26] = \<const0> ;
  assign p_rdata[25] = \<const0> ;
  assign p_rdata[24] = \<const0> ;
  assign p_rdata[23] = \<const0> ;
  assign p_rdata[22] = \<const0> ;
  assign p_rdata[21] = \<const0> ;
  assign p_rdata[20] = \<const0> ;
  assign p_rdata[19] = \<const0> ;
  assign p_rdata[18] = \<const0> ;
  assign p_rdata[17] = \<const0> ;
  assign p_rdata[16] = \<const0> ;
  assign p_rdata[15] = \<const0> ;
  assign p_rdata[14] = \<const0> ;
  assign p_rdata[13] = \<const0> ;
  assign p_rdata[12] = \<const0> ;
  assign p_rdata[11] = \<const0> ;
  assign p_rdata[10] = \<const0> ;
  assign p_rdata[9] = \<const0> ;
  assign p_rdata[8] = \<const0> ;
  assign p_rdata[7] = \<const0> ;
  assign p_rdata[6] = \<const0> ;
  assign p_rdata[5] = \<const0> ;
  assign p_rdata[4] = \<const0> ;
  assign p_rdata[3:0] = \^p_rdata [3:0];
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    gpio_fault_INST_0
       (.I0(p_req),
        .I1(p_addr[1]),
        .I2(p_addr[0]),
        .I3(p_acc[0]),
        .I4(p_acc[1]),
        .O(gpio_fault));
  femto_bd_gpio_wrapper inst
       (.clk(clk),
        .dir(dir),
        .i(i),
        .o(o),
        .p_acc(p_acc),
        .p_addr(p_addr[2:0]),
        .p_rdata(\^p_rdata ),
        .p_req(p_req),
        .p_resp(p_resp),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata[3:0]),
        .rstn(rstn));
endmodule

(* CHECK_LICENSE_TYPE = "femto_ibus_conn_0_0,ibus_conn,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_ibus_conn_0_0" *) (* X_CORE_INFO = "ibus_conn,Vivado 2018.2" *) 
module femto_bd_femto_ibus_conn_0_0
   (m_req,
    m_addr,
    m_w_rb,
    m_acc,
    m_wdata,
    m_resp,
    m_rdata,
    s_rom_req,
    s_rom_addr,
    s_rom_w_rb,
    s_rom_acc,
    s_rom_wdata,
    s_rom_resp,
    s_rom_rdata,
    s_tcm_req,
    s_tcm_addr,
    s_tcm_w_rb,
    s_tcm_acc,
    s_tcm_wdata,
    s_tcm_resp,
    s_tcm_rdata,
    s_sram_req,
    s_sram_addr,
    s_sram_w_rb,
    s_sram_acc,
    s_sram_wdata,
    s_sram_resp,
    s_sram_rdata,
    s_nor_req,
    s_nor_addr,
    s_nor_w_rb,
    s_nor_acc,
    s_nor_wdata,
    s_nor_resp,
    s_nor_rdata,
    bus_fault,
    bus_halt);
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i REQ" *) input m_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i ADDR" *) input [31:0]m_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i W_RB" *) input m_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i ACC" *) input [1:0]m_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i WDATA" *) input [31:0]m_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i RESP" *) output m_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i RDATA" *) output [31:0]m_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom REQ" *) output s_rom_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom ADDR" *) output [31:0]s_rom_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom W_RB" *) output s_rom_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom ACC" *) output [1:0]s_rom_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom WDATA" *) output [31:0]s_rom_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom RESP" *) input s_rom_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom RDATA" *) input [31:0]s_rom_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm REQ" *) output s_tcm_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm ADDR" *) output [31:0]s_tcm_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm W_RB" *) output s_tcm_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm ACC" *) output [1:0]s_tcm_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm WDATA" *) output [31:0]s_tcm_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm RESP" *) input s_tcm_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm RDATA" *) input [31:0]s_tcm_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram REQ" *) output s_sram_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram ADDR" *) output [31:0]s_sram_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram W_RB" *) output s_sram_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram ACC" *) output [1:0]s_sram_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram WDATA" *) output [31:0]s_sram_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram RESP" *) input s_sram_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram RDATA" *) input [31:0]s_sram_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor REQ" *) output s_nor_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor ADDR" *) output [31:0]s_nor_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor W_RB" *) output s_nor_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor ACC" *) output [1:0]s_nor_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor WDATA" *) output [31:0]s_nor_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor RESP" *) input s_nor_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor RDATA" *) input [31:0]s_nor_rdata;
  output bus_fault;
  input bus_halt;

  wire bus_fault;
  wire bus_halt;
  wire [1:0]m_acc;
  wire [31:0]m_addr;
  wire [31:0]m_rdata;
  wire m_req;
  wire m_resp;
  wire m_w_rb;
  wire [31:0]m_wdata;
  wire [31:0]s_nor_rdata;
  wire s_nor_req;
  wire s_nor_resp;
  wire [31:0]s_rom_rdata;
  wire s_rom_req;
  wire s_rom_req_INST_0_i_1_n_0;
  wire s_rom_req_INST_0_i_2_n_0;
  wire s_rom_req_INST_0_i_3_n_0;
  wire s_rom_req_INST_0_i_4_n_0;
  wire s_rom_resp;
  wire [31:0]s_sram_rdata;
  wire s_sram_req;
  wire s_sram_resp;
  wire [31:0]s_tcm_rdata;
  wire s_tcm_req;
  wire s_tcm_resp;

  assign s_nor_acc[1:0] = m_acc;
  assign s_nor_addr[31:0] = m_addr;
  assign s_nor_w_rb = m_w_rb;
  assign s_nor_wdata[31:0] = m_wdata;
  assign s_rom_acc[1:0] = m_acc;
  assign s_rom_addr[31:0] = m_addr;
  assign s_rom_w_rb = m_w_rb;
  assign s_rom_wdata[31:0] = m_wdata;
  assign s_sram_acc[1:0] = m_acc;
  assign s_sram_addr[31:0] = m_addr;
  assign s_sram_w_rb = m_w_rb;
  assign s_sram_wdata[31:0] = m_wdata;
  assign s_tcm_acc[1:0] = m_acc;
  assign s_tcm_addr[31:0] = m_addr;
  assign s_tcm_w_rb = m_w_rb;
  assign s_tcm_wdata[31:0] = m_wdata;
  LUT6 #(
    .INIT(64'hFFFF000073700000)) 
    bus_fault_INST_0
       (.I0(m_addr[28]),
        .I1(m_addr[29]),
        .I2(s_rom_req_INST_0_i_1_n_0),
        .I3(s_rom_req_INST_0_i_2_n_0),
        .I4(m_req),
        .I5(s_rom_req_INST_0_i_3_n_0),
        .O(bus_fault));
  femto_bd_ibus_conn inst
       (.m_rdata(m_rdata),
        .s_nor_rdata(s_nor_rdata),
        .s_nor_resp(s_nor_resp),
        .s_rom_rdata(s_rom_rdata),
        .s_rom_resp(s_rom_resp),
        .s_sram_rdata(s_sram_rdata),
        .s_sram_resp(s_sram_resp),
        .s_tcm_rdata(s_tcm_rdata),
        .s_tcm_resp(s_tcm_resp));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    m_resp_INST_0
       (.I0(s_tcm_resp),
        .I1(s_rom_resp),
        .I2(s_nor_resp),
        .I3(s_sram_resp),
        .I4(bus_halt),
        .O(m_resp));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    s_nor_req_INST_0
       (.I0(m_addr[28]),
        .I1(m_addr[29]),
        .I2(m_req),
        .I3(s_rom_req_INST_0_i_3_n_0),
        .O(s_nor_req));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    s_rom_req_INST_0
       (.I0(s_rom_req_INST_0_i_1_n_0),
        .I1(s_rom_req_INST_0_i_2_n_0),
        .I2(s_rom_req_INST_0_i_3_n_0),
        .I3(m_addr[29]),
        .I4(m_req),
        .I5(m_addr[28]),
        .O(s_rom_req));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s_rom_req_INST_0_i_1
       (.I0(m_addr[19]),
        .I1(m_addr[22]),
        .I2(m_addr[23]),
        .I3(m_addr[21]),
        .I4(m_addr[20]),
        .O(s_rom_req_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_rom_req_INST_0_i_2
       (.I0(s_rom_req_INST_0_i_4_n_0),
        .I1(m_addr[12]),
        .I2(m_addr[17]),
        .I3(m_addr[18]),
        .O(s_rom_req_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_rom_req_INST_0_i_3
       (.I0(m_addr[30]),
        .I1(m_addr[31]),
        .I2(m_addr[26]),
        .I3(m_addr[27]),
        .I4(m_addr[25]),
        .I5(m_addr[24]),
        .O(s_rom_req_INST_0_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_rom_req_INST_0_i_4
       (.I0(m_addr[14]),
        .I1(m_addr[13]),
        .I2(m_addr[16]),
        .I3(m_addr[15]),
        .O(s_rom_req_INST_0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    s_sram_req_INST_0
       (.I0(s_rom_req_INST_0_i_3_n_0),
        .I1(m_req),
        .I2(m_addr[29]),
        .I3(m_addr[28]),
        .I4(s_rom_req_INST_0_i_1_n_0),
        .O(s_sram_req));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    s_tcm_req_INST_0
       (.I0(s_rom_req_INST_0_i_1_n_0),
        .I1(s_rom_req_INST_0_i_2_n_0),
        .I2(s_rom_req_INST_0_i_3_n_0),
        .I3(m_addr[29]),
        .I4(m_req),
        .I5(m_addr[28]),
        .O(s_tcm_req));
endmodule

(* CHECK_LICENSE_TYPE = "femto_ioring_0_0,ioring,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_ioring_0_0" *) (* X_CORE_INFO = "ioring,Vivado 2018.2" *) 
module femto_bd_femto_ioring_0_0
   (clk,
    rstn,
    gpio_dir,
    gpio_i,
    gpio_o,
    uart_rx,
    uart_tx,
    sram_ce_bar,
    sram_oe_bar,
    sram_we_bar,
    sram_data_dir,
    sram_data_in,
    sram_data_out,
    sram_addr,
    qspi_csb,
    qspi_sclk,
    qspi_dir,
    qspi_mosi,
    qspi_miso,
    pad_clk,
    pad_rstn,
    pad_gpio,
    pad_uart_rx,
    pad_uart_tx,
    pad_sram_ce_bar,
    pad_sram_oe_bar,
    pad_sram_we_bar,
    pad_sram_data,
    pad_sram_addr,
    pad_qspi_sck,
    pad_qspi_csb,
    pad_qspi_sio);
  output clk;
  output rstn;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_gpio_bus:1.0 gpio GPIO_DIR" *) input [3:0]gpio_dir;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_gpio_bus:1.0 gpio GPIO_DIN" *) output [3:0]gpio_i;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_gpio_bus:1.0 gpio GPIO_DOUT" *) input [3:0]gpio_o;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_uart_bus:1.0 uart RX" *) output uart_rx;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_uart_bus:1.0 uart TX" *) input uart_tx;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram CEb" *) input sram_ce_bar;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram OEb" *) input sram_oe_bar;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram WEb" *) input sram_we_bar;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram W_RB" *) input sram_data_dir;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram DIN" *) output [7:0]sram_data_in;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram DOUT" *) input [7:0]sram_data_out;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram ADDR" *) input [18:0]sram_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_qspi_bus:1.0 qspi CSb" *) input qspi_csb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_qspi_bus:1.0 qspi SCLK" *) input qspi_sclk;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_qspi_bus:1.0 qspi DIR" *) input [3:0]qspi_dir;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_qspi_bus:1.0 qspi SOUT" *) input [3:0]qspi_mosi;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_qspi_bus:1.0 qspi SIN" *) output [3:0]qspi_miso;
  input pad_clk;
  input pad_rstn;
  inout [3:0]pad_gpio;
  input pad_uart_rx;
  output pad_uart_tx;
  output pad_sram_ce_bar;
  output pad_sram_oe_bar;
  output pad_sram_we_bar;
  inout [7:0]pad_sram_data;
  output [18:0]pad_sram_addr;
  output pad_qspi_sck;
  output pad_qspi_csb;
  inout [3:0]pad_qspi_sio;

  wire [3:0]gpio_o;
  wire pad_clk;
  wire [0:0]\^pad_gpio ;
  wire [3:0]pad_qspi_sio;
  wire pad_rstn;
  wire [7:0]pad_sram_data;
  wire pad_uart_rx;
  wire qspi_csb;
  wire [3:0]qspi_dir;
  wire [3:0]qspi_mosi;
  wire qspi_sclk;
  wire [18:0]sram_addr;
  wire sram_ce_bar;
  wire sram_data_dir;
  wire [7:0]sram_data_out;
  wire sram_oe_bar;
  wire sram_we_bar;
  wire uart_tx;

  assign clk = pad_clk;
  assign gpio_i[3:0] = pad_gpio[3:0];
  assign pad_gpio[3:1] = gpio_o[3:1];
  assign pad_qspi_csb = qspi_csb;
  assign pad_qspi_sck = qspi_sclk;
  assign pad_sram_addr[18:0] = sram_addr;
  assign pad_sram_ce_bar = sram_ce_bar;
  assign pad_sram_oe_bar = sram_oe_bar;
  assign pad_sram_we_bar = sram_we_bar;
  assign pad_uart_tx = uart_tx;
  assign qspi_miso[3:0] = pad_qspi_sio[3:0];
  assign rstn = pad_rstn;
  assign sram_data_in[7:0] = pad_sram_data[7:0];
  assign uart_rx = pad_uart_rx;
  LUT2 #(
    .INIT(4'h8)) 
    \pad_qspi_sio[0]_INST_0 
       (.I0(qspi_mosi[0]),
        .I1(qspi_dir[0]),
        .O(pad_qspi_sio[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \pad_qspi_sio[1]_INST_0 
       (.I0(qspi_mosi[1]),
        .I1(qspi_dir[1]),
        .O(pad_qspi_sio[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \pad_qspi_sio[2]_INST_0 
       (.I0(qspi_mosi[2]),
        .I1(qspi_dir[2]),
        .O(pad_qspi_sio[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \pad_qspi_sio[3]_INST_0 
       (.I0(qspi_mosi[3]),
        .I1(qspi_dir[3]),
        .O(pad_qspi_sio[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pad_sram_data[0]_INST_0 
       (.I0(sram_data_out[0]),
        .I1(sram_data_dir),
        .O(pad_sram_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pad_sram_data[1]_INST_0 
       (.I0(sram_data_out[1]),
        .I1(sram_data_dir),
        .O(pad_sram_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pad_sram_data[2]_INST_0 
       (.I0(sram_data_out[2]),
        .I1(sram_data_dir),
        .O(pad_sram_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pad_sram_data[3]_INST_0 
       (.I0(sram_data_out[3]),
        .I1(sram_data_dir),
        .O(pad_sram_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pad_sram_data[4]_INST_0 
       (.I0(sram_data_out[4]),
        .I1(sram_data_dir),
        .O(pad_sram_data[4]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pad_sram_data[5]_INST_0 
       (.I0(sram_data_out[5]),
        .I1(sram_data_dir),
        .O(pad_sram_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pad_sram_data[6]_INST_0 
       (.I0(sram_data_out[6]),
        .I1(sram_data_dir),
        .O(pad_sram_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pad_sram_data[7]_INST_0 
       (.I0(sram_data_out[7]),
        .I1(sram_data_dir),
        .O(pad_sram_data[7]));
endmodule

(* CHECK_LICENSE_TYPE = "femto_merger_0_0,merger,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_merger_0_0" *) (* X_CORE_INFO = "merger,Vivado 2018.2" *) 
module femto_bd_femto_merger_0_0
   (i0,
    i1,
    o);
  input i0;
  input i1;
  output [1:0]o;

  wire i0;
  wire i1;

  assign o[1] = i1;
  assign o[0] = i0;
endmodule

(* CHECK_LICENSE_TYPE = "femto_pbus_conn_0_0,pbus_conn,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_pbus_conn_0_0" *) (* X_CORE_INFO = "pbus_conn,Vivado 2018.2" *) 
module femto_bd_femto_pbus_conn_0_0
   (m_req,
    m_addr,
    m_w_rb,
    m_acc,
    m_wdata,
    m_resp,
    m_rdata,
    s_eic_req,
    s_eic_addr,
    s_eic_w_rb,
    s_eic_acc,
    s_eic_wdata,
    s_eic_resp,
    s_eic_rdata,
    s_uart_req,
    s_uart_addr,
    s_uart_w_rb,
    s_uart_acc,
    s_uart_wdata,
    s_uart_resp,
    s_uart_rdata,
    s_gpio_req,
    s_gpio_addr,
    s_gpio_w_rb,
    s_gpio_acc,
    s_gpio_wdata,
    s_gpio_resp,
    s_gpio_rdata,
    s_tmr_req,
    s_tmr_addr,
    s_tmr_w_rb,
    s_tmr_acc,
    s_tmr_wdata,
    s_tmr_resp,
    s_tmr_rdata,
    s_rst_req,
    s_rst_addr,
    s_rst_w_rb,
    s_rst_acc,
    s_rst_wdata,
    s_rst_resp,
    s_rst_rdata,
    bus_fault,
    bus_halt);
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p REQ" *) input m_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p ADDR" *) input [31:0]m_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p W_RB" *) input m_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p ACC" *) input [1:0]m_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p WDATA" *) input [31:0]m_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p RESP" *) output m_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p RDATA" *) output [31:0]m_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic REQ" *) output s_eic_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic ADDR" *) output [31:0]s_eic_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic W_RB" *) output s_eic_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic ACC" *) output [1:0]s_eic_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic WDATA" *) output [31:0]s_eic_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic RESP" *) input s_eic_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_eic RDATA" *) input [31:0]s_eic_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart REQ" *) output s_uart_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart ADDR" *) output [31:0]s_uart_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart W_RB" *) output s_uart_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart ACC" *) output [1:0]s_uart_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart WDATA" *) output [31:0]s_uart_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart RESP" *) input s_uart_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart RDATA" *) input [31:0]s_uart_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio REQ" *) output s_gpio_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio ADDR" *) output [31:0]s_gpio_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio W_RB" *) output s_gpio_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio ACC" *) output [1:0]s_gpio_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio WDATA" *) output [31:0]s_gpio_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio RESP" *) input s_gpio_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_gpio RDATA" *) input [31:0]s_gpio_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr REQ" *) output s_tmr_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr ADDR" *) output [31:0]s_tmr_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr W_RB" *) output s_tmr_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr ACC" *) output [1:0]s_tmr_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr WDATA" *) output [31:0]s_tmr_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr RESP" *) input s_tmr_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr RDATA" *) input [31:0]s_tmr_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst REQ" *) output s_rst_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst ADDR" *) output [31:0]s_rst_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst W_RB" *) output s_rst_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst ACC" *) output [1:0]s_rst_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst WDATA" *) output [31:0]s_rst_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst RESP" *) input s_rst_resp;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst RDATA" *) input [31:0]s_rst_rdata;
  output bus_fault;
  input bus_halt;

  wire \<const0> ;
  wire bus_halt;
  wire [1:0]m_acc;
  wire [31:0]m_addr;
  wire [31:0]m_rdata;
  wire m_req;
  wire m_resp;
  wire m_w_rb;
  wire [31:0]m_wdata;
  wire [31:0]s_eic_rdata;
  wire s_eic_resp;
  wire [31:0]s_gpio_rdata;
  wire s_gpio_resp;
  wire [31:0]s_rst_rdata;
  wire s_rst_resp;
  wire [31:0]s_tmr_rdata;
  wire s_tmr_resp;
  wire [31:0]s_uart_rdata;
  wire s_uart_resp;

  assign bus_fault = m_req;
  assign s_eic_acc[1:0] = m_acc;
  assign s_eic_addr[31:0] = m_addr;
  assign s_eic_req = \<const0> ;
  assign s_eic_w_rb = m_w_rb;
  assign s_eic_wdata[31:0] = m_wdata;
  assign s_gpio_acc[1:0] = m_acc;
  assign s_gpio_addr[31:0] = m_addr;
  assign s_gpio_req = \<const0> ;
  assign s_gpio_w_rb = m_w_rb;
  assign s_gpio_wdata[31:0] = m_wdata;
  assign s_rst_acc[1:0] = m_acc;
  assign s_rst_addr[31:0] = m_addr;
  assign s_rst_req = \<const0> ;
  assign s_rst_w_rb = m_w_rb;
  assign s_rst_wdata[31:0] = m_wdata;
  assign s_tmr_acc[1:0] = m_acc;
  assign s_tmr_addr[31:0] = m_addr;
  assign s_tmr_req = \<const0> ;
  assign s_tmr_w_rb = m_w_rb;
  assign s_tmr_wdata[31:0] = m_wdata;
  assign s_uart_acc[1:0] = m_acc;
  assign s_uart_addr[31:0] = m_addr;
  assign s_uart_req = \<const0> ;
  assign s_uart_w_rb = m_w_rb;
  assign s_uart_wdata[31:0] = m_wdata;
  GND GND
       (.G(\<const0> ));
  femto_bd_pbus_conn inst
       (.m_rdata(m_rdata),
        .s_eic_rdata(s_eic_rdata),
        .s_eic_resp(s_eic_resp),
        .s_gpio_rdata(s_gpio_rdata),
        .s_gpio_resp(s_gpio_resp),
        .s_rst_rdata(s_rst_rdata),
        .s_rst_resp(s_rst_resp),
        .s_tmr_rdata(s_tmr_rdata),
        .s_tmr_resp(s_tmr_resp),
        .s_uart_rdata(s_uart_rdata),
        .s_uart_resp(s_uart_resp));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    m_resp_INST_0
       (.I0(s_gpio_resp),
        .I1(s_tmr_resp),
        .I2(s_eic_resp),
        .I3(s_uart_resp),
        .I4(s_rst_resp),
        .I5(bus_halt),
        .O(m_resp));
endmodule

(* CHECK_LICENSE_TYPE = "femto_qspi_wrapper_0_0,qspi_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_qspi_wrapper_0_0" *) (* X_CORE_INFO = "qspi_wrapper,Vivado 2018.2" *) 
module femto_bd_femto_qspi_wrapper_0_0
   (clk,
    rstn,
    nor_d_addr,
    nor_d_w_rb,
    nor_d_acc,
    nor_d_rdata,
    nor_d_wdata,
    nor_d_req,
    nor_d_resp,
    nor_d_fault,
    nor_i_addr,
    nor_i_w_rb,
    nor_i_acc,
    nor_i_rdata,
    nor_i_wdata,
    nor_i_req,
    nor_i_resp,
    nor_i_fault,
    qspi_d_addr,
    qspi_d_w_rb,
    qspi_d_acc,
    qspi_d_rdata,
    qspi_d_wdata,
    qspi_d_req,
    qspi_d_resp,
    qspi_fault,
    spi_csb,
    spi_sclk,
    spi_dir,
    spi_mosi,
    spi_miso);
  input clk;
  input rstn;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor ADDR" *) input [31:0]nor_d_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor W_RB" *) input nor_d_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor ACC" *) input [1:0]nor_d_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor RDATA" *) output [31:0]nor_d_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor WDATA" *) input [31:0]nor_d_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor REQ" *) input nor_d_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_nor RESP" *) output nor_d_resp;
  output nor_d_fault;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor ADDR" *) input [31:0]nor_i_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor W_RB" *) input nor_i_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor ACC" *) input [1:0]nor_i_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor RDATA" *) output [31:0]nor_i_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor WDATA" *) input [31:0]nor_i_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor REQ" *) input nor_i_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_nor RESP" *) output nor_i_resp;
  output nor_i_fault;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi ADDR" *) input [31:0]qspi_d_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi W_RB" *) input qspi_d_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi ACC" *) input [1:0]qspi_d_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi RDATA" *) output [31:0]qspi_d_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi WDATA" *) input [31:0]qspi_d_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi REQ" *) input qspi_d_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_qspi RESP" *) output qspi_d_resp;
  output qspi_fault;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_qspi_bus:1.0 qspi CSb" *) output spi_csb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_qspi_bus:1.0 qspi SCLK" *) output spi_sclk;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_qspi_bus:1.0 qspi DIR" *) output [3:0]spi_dir;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_qspi_bus:1.0 qspi SOUT" *) output [3:0]spi_mosi;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_qspi_bus:1.0 qspi SIN" *) input [3:0]spi_miso;

  wire \<const0> ;
  wire clk;
  wire [1:0]nor_d_acc;
  wire [31:0]nor_d_addr;
  wire nor_d_fault;
  wire [31:0]nor_d_rdata;
  wire nor_d_req;
  wire nor_d_resp;
  wire nor_d_w_rb;
  wire [1:0]nor_i_acc;
  wire [31:0]nor_i_addr;
  wire nor_i_fault;
  wire nor_i_req;
  wire nor_i_resp;
  wire [1:0]qspi_d_acc;
  wire [31:0]qspi_d_addr;
  wire [11:0]\^qspi_d_rdata ;
  wire qspi_d_req;
  wire qspi_d_resp;
  wire qspi_d_w_rb;
  wire [31:0]qspi_d_wdata;
  wire qspi_fault;
  wire rstn;
  wire spi_csb;
  wire [3:0]\^spi_dir ;
  wire [3:0]spi_miso;
  wire [3:0]spi_mosi;
  wire spi_sclk;

  assign nor_i_rdata[31:0] = nor_d_rdata;
  assign qspi_d_rdata[31] = \<const0> ;
  assign qspi_d_rdata[30] = \<const0> ;
  assign qspi_d_rdata[29] = \<const0> ;
  assign qspi_d_rdata[28] = \<const0> ;
  assign qspi_d_rdata[27] = \<const0> ;
  assign qspi_d_rdata[26] = \<const0> ;
  assign qspi_d_rdata[25] = \<const0> ;
  assign qspi_d_rdata[24] = \<const0> ;
  assign qspi_d_rdata[23] = \<const0> ;
  assign qspi_d_rdata[22] = \<const0> ;
  assign qspi_d_rdata[21] = \<const0> ;
  assign qspi_d_rdata[20] = \<const0> ;
  assign qspi_d_rdata[19] = \<const0> ;
  assign qspi_d_rdata[18] = \<const0> ;
  assign qspi_d_rdata[17] = \<const0> ;
  assign qspi_d_rdata[16] = \<const0> ;
  assign qspi_d_rdata[15] = \<const0> ;
  assign qspi_d_rdata[14] = \<const0> ;
  assign qspi_d_rdata[13] = \<const0> ;
  assign qspi_d_rdata[12] = \<const0> ;
  assign qspi_d_rdata[11:0] = \^qspi_d_rdata [11:0];
  assign spi_dir[3] = \^spi_dir [3];
  assign spi_dir[2] = \^spi_dir [3];
  assign spi_dir[1:0] = \^spi_dir [1:0];
  GND GND
       (.G(\<const0> ));
  femto_bd_qspi_wrapper inst
       (.clk(clk),
        .nor_d_acc(nor_d_acc),
        .nor_d_addr(nor_d_addr[23:0]),
        .nor_d_fault(nor_d_fault),
        .nor_d_rdata(nor_d_rdata),
        .nor_d_req(nor_d_req),
        .nor_d_resp(nor_d_resp),
        .nor_d_w_rb(nor_d_w_rb),
        .nor_i_acc(nor_i_acc),
        .nor_i_addr(nor_i_addr[23:0]),
        .nor_i_fault(nor_i_fault),
        .nor_i_req(nor_i_req),
        .nor_i_resp(nor_i_resp),
        .qspi_d_acc(qspi_d_acc),
        .qspi_d_addr(qspi_d_addr[2:0]),
        .qspi_d_rdata(\^qspi_d_rdata ),
        .qspi_d_req(qspi_d_req),
        .qspi_d_resp(qspi_d_resp),
        .qspi_d_w_rb(qspi_d_w_rb),
        .qspi_d_wdata(qspi_d_wdata[15:0]),
        .rstn(rstn),
        .spi_csb(spi_csb),
        .spi_dir({\^spi_dir [3],\^spi_dir [1:0]}),
        .spi_miso(spi_miso),
        .spi_mosi(spi_mosi),
        .spi_sclk(spi_sclk));
  LUT6 #(
    .INIT(64'hAAAA8AA8A88AA88A)) 
    qspi_fault_INST_0
       (.I0(qspi_d_req),
        .I1(qspi_d_acc[1]),
        .I2(qspi_d_addr[2]),
        .I3(qspi_d_addr[1]),
        .I4(qspi_d_addr[0]),
        .I5(qspi_d_acc[0]),
        .O(qspi_fault));
endmodule

(* CHECK_LICENSE_TYPE = "femto_rom_wrapper_0_0,rom_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_rom_wrapper_0_0" *) (* X_CORE_INFO = "rom_wrapper,Vivado 2018.2" *) 
module femto_bd_femto_rom_wrapper_0_0
   (clk,
    rstn,
    d_addr,
    d_w_rb,
    d_acc,
    d_rdata,
    d_wdata,
    d_req,
    d_resp,
    rom_d_fault,
    i_addr,
    i_w_rb,
    i_acc,
    i_rdata,
    i_wdata,
    i_req,
    i_resp,
    rom_i_fault);
  input clk;
  input rstn;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom ADDR" *) input [31:0]d_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom W_RB" *) input d_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom ACC" *) input [1:0]d_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom RDATA" *) output [31:0]d_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom WDATA" *) input [31:0]d_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom REQ" *) input d_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_rom RESP" *) output d_resp;
  output rom_d_fault;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom ADDR" *) input [31:0]i_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom W_RB" *) input i_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom ACC" *) input [1:0]i_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom RDATA" *) output [31:0]i_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom WDATA" *) input [31:0]i_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom REQ" *) input i_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_rom RESP" *) output i_resp;
  output rom_i_fault;

  wire clk;
  wire [1:0]d_acc;
  wire [31:0]d_addr;
  wire [31:0]d_rdata;
  wire d_req;
  wire d_resp;
  wire d_w_rb;
  wire [1:0]i_acc;
  wire [31:0]i_addr;
  wire i_req;
  wire i_resp;
  wire rom_d_fault;
  wire rom_i_fault;
  wire rstn;

  assign i_rdata[31:0] = d_rdata;
  femto_bd_rom_wrapper inst
       (.clk(clk),
        .d_acc(d_acc),
        .d_addr(d_addr[11:0]),
        .d_rdata(d_rdata),
        .d_req(d_req),
        .d_resp(d_resp),
        .d_w_rb(d_w_rb),
        .i_acc(i_acc),
        .i_addr(i_addr[11:0]),
        .i_req(i_req),
        .i_resp(i_resp),
        .rom_d_fault(rom_d_fault),
        .rom_i_fault(rom_i_fault),
        .rstn(rstn));
endmodule

(* CHECK_LICENSE_TYPE = "femto_rst_wrapper_0_0,rst_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_rst_wrapper_0_0" *) (* X_CORE_INFO = "rst_wrapper,Vivado 2018.2" *) 
module femto_bd_femto_rst_wrapper_0_0
   (clk,
    p_addr,
    p_w_rb,
    p_acc,
    p_rdata,
    p_wdata,
    p_req,
    p_resp,
    rst_fault,
    rst_ib,
    rst_ob,
    soc_fault,
    soc_fault_cause,
    soc_fault_addr);
  input clk;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst ADDR" *) input [31:0]p_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst W_RB" *) input p_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst ACC" *) input [1:0]p_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst RDATA" *) output [31:0]p_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst WDATA" *) input [31:0]p_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst REQ" *) input p_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_rst RESP" *) output p_resp;
  output rst_fault;
  input rst_ib;
  output [9:0]rst_ob;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_faultinfo_bus:1.0 fault FAULT" *) input soc_fault;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_faultinfo_bus:1.0 fault CAUSE" *) input [7:0]soc_fault_cause;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_faultinfo_bus:1.0 fault ADDR" *) input [31:0]soc_fault_addr;

  wire clk;
  wire [1:0]p_acc;
  wire [31:0]p_addr;
  wire [31:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [31:0]p_wdata;
  wire \rst_controller/invld__1 ;
  wire rst_fault;
  wire rst_ib;
  wire [8:8]\^rst_ob ;
  wire soc_fault;
  wire [31:0]soc_fault_addr;
  wire [7:0]soc_fault_cause;

  assign rst_ob[9] = \^rst_ob [8];
  assign rst_ob[8] = \^rst_ob [8];
  assign rst_ob[7] = \^rst_ob [8];
  assign rst_ob[6] = \^rst_ob [8];
  assign rst_ob[5] = \^rst_ob [8];
  assign rst_ob[4] = \^rst_ob [8];
  assign rst_ob[3] = \^rst_ob [8];
  assign rst_ob[2] = \^rst_ob [8];
  assign rst_ob[1] = \^rst_ob [8];
  assign rst_ob[0] = \^rst_ob [8];
  femto_bd_rst_wrapper inst
       (.clk(clk),
        .invld__1(\rst_controller/invld__1 ),
        .p_acc(p_acc),
        .p_addr(p_addr[2:0]),
        .p_rdata(p_rdata),
        .p_req(p_req),
        .p_resp(p_resp),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata[0]),
        .rst_ib(rst_ib),
        .rst_ob(\^rst_ob ),
        .soc_fault(soc_fault),
        .soc_fault_addr(soc_fault_addr),
        .soc_fault_cause(soc_fault_cause));
  LUT2 #(
    .INIT(4'h8)) 
    rst_fault_INST_0
       (.I0(p_req),
        .I1(\rst_controller/invld__1 ),
        .O(rst_fault));
endmodule

(* CHECK_LICENSE_TYPE = "femto_splitter_0_0,splitter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_splitter_0_0" *) (* X_CORE_INFO = "splitter,Vivado 2018.2" *) 
module femto_bd_femto_splitter_0_0
   (i,
    o0,
    o1,
    o2,
    o3,
    o4,
    o5,
    o6,
    o7,
    o8,
    o9);
  input [9:0]i;
  output o0;
  output o1;
  output o2;
  output o3;
  output o4;
  output o5;
  output o6;
  output o7;
  output o8;
  output o9;

  wire [9:0]i;

  assign o0 = i[0];
  assign o1 = i[1];
  assign o2 = i[2];
  assign o3 = i[3];
  assign o4 = i[4];
  assign o5 = i[5];
  assign o6 = i[6];
  assign o7 = i[7];
  assign o8 = i[8];
  assign o9 = i[9];
endmodule

(* CHECK_LICENSE_TYPE = "femto_sram_wrapper_0_0,sram_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_sram_wrapper_0_0" *) (* X_CORE_INFO = "sram_wrapper,Vivado 2018.2" *) 
module femto_bd_femto_sram_wrapper_0_0
   (clk,
    rstn,
    d_addr,
    d_w_rb,
    d_acc,
    d_rdata,
    d_wdata,
    d_req,
    d_resp,
    sram_d_fault,
    i_addr,
    i_w_rb,
    i_acc,
    i_rdata,
    i_wdata,
    i_req,
    i_resp,
    sram_i_fault,
    sram_ce_bar,
    sram_oe_bar,
    sram_we_bar,
    sram_data_dir,
    sram_data_in,
    sram_data_out,
    sram_addr);
  input clk;
  input rstn;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram ADDR" *) input [31:0]d_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram W_RB" *) input d_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram ACC" *) input [1:0]d_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram RDATA" *) output [31:0]d_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram WDATA" *) input [31:0]d_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram REQ" *) input d_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_sram RESP" *) output d_resp;
  output sram_d_fault;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram ADDR" *) input [31:0]i_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram W_RB" *) input i_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram ACC" *) input [1:0]i_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram RDATA" *) output [31:0]i_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram WDATA" *) input [31:0]i_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram REQ" *) input i_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_sram RESP" *) output i_resp;
  output sram_i_fault;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram CEb" *) output sram_ce_bar;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram OEb" *) output sram_oe_bar;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram WEb" *) output sram_we_bar;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram W_RB" *) output sram_data_dir;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram DIN" *) input [7:0]sram_data_in;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram DOUT" *) output [7:0]sram_data_out;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_asram_bus:1.0 sram ADDR" *) output [18:0]sram_addr;

  wire \<const0> ;
  wire clk;
  wire [1:0]d_acc;
  wire [31:0]d_addr;
  wire d_req;
  wire d_resp;
  wire d_w_rb;
  wire [31:0]d_wdata;
  wire [1:0]i_acc;
  wire [31:0]i_addr;
  wire [31:0]i_rdata;
  wire i_req;
  wire i_resp;
  wire [31:0]i_wdata;
  wire rstn;
  wire [18:0]sram_addr;
  wire sram_d_fault;
  wire sram_data_dir;
  wire [7:0]sram_data_in;
  wire [7:0]sram_data_out;
  wire sram_i_fault;
  wire sram_we_bar;

  assign d_rdata[31:0] = i_rdata;
  assign sram_ce_bar = \<const0> ;
  assign sram_oe_bar = \<const0> ;
  GND GND
       (.G(\<const0> ));
  femto_bd_sram_wrapper inst
       (.clk(clk),
        .d_acc(d_acc),
        .d_addr(d_addr[18:0]),
        .d_req(d_req),
        .d_resp(d_resp),
        .d_w_rb(d_w_rb),
        .d_wdata(d_wdata),
        .i_acc(i_acc),
        .i_addr(i_addr[18:0]),
        .i_rdata(i_rdata),
        .i_req(i_req),
        .i_resp(i_resp),
        .i_wdata(i_wdata),
        .rstn(rstn),
        .sram_addr(sram_addr),
        .sram_d_fault(sram_d_fault),
        .sram_data_dir(sram_data_dir),
        .sram_data_in(sram_data_in),
        .sram_data_out(sram_data_out),
        .sram_i_fault(sram_i_fault),
        .sram_we_bar(sram_we_bar));
endmodule

(* CHECK_LICENSE_TYPE = "femto_tcm_wrapper_0_0,tcm_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_tcm_wrapper_0_0" *) (* X_CORE_INFO = "tcm_wrapper,Vivado 2018.2" *) 
module femto_bd_femto_tcm_wrapper_0_0
   (clk,
    rstn,
    d_addr,
    d_w_rb,
    d_acc,
    d_rdata,
    d_wdata,
    d_req,
    d_resp,
    tcm_d_fault,
    i_addr,
    i_w_rb,
    i_acc,
    i_rdata,
    i_wdata,
    i_req,
    i_resp,
    tcm_i_fault);
  input clk;
  input rstn;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm ADDR" *) input [31:0]d_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm W_RB" *) input d_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm ACC" *) input [1:0]d_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm RDATA" *) output [31:0]d_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm WDATA" *) input [31:0]d_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm REQ" *) input d_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 d_tcm RESP" *) output d_resp;
  output tcm_d_fault;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm ADDR" *) input [31:0]i_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm W_RB" *) input i_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm ACC" *) input [1:0]i_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm RDATA" *) output [31:0]i_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm WDATA" *) input [31:0]i_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm REQ" *) input i_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 i_tcm RESP" *) output i_resp;
  output tcm_i_fault;

  wire clk;
  wire [1:0]d_acc;
  wire [31:0]d_addr;
  wire d_req;
  wire d_resp;
  wire d_w_rb;
  wire [31:0]d_wdata;
  wire [1:0]i_acc;
  wire [31:0]i_addr;
  wire [31:0]i_rdata;
  wire i_req;
  wire i_resp;
  wire [31:0]i_wdata;
  wire rstn;
  wire tcm_d_fault;
  wire tcm_i_fault;

  assign d_rdata[31:0] = i_rdata;
  femto_bd_tcm_wrapper inst
       (.clk(clk),
        .d_acc(d_acc),
        .d_addr(d_addr[11:0]),
        .d_req(d_req),
        .d_resp(d_resp),
        .d_w_rb(d_w_rb),
        .d_wdata(d_wdata),
        .i_acc(i_acc),
        .i_addr(i_addr[11:0]),
        .i_rdata(i_rdata),
        .i_req(i_req),
        .i_resp(i_resp),
        .i_wdata(i_wdata),
        .rstn(rstn),
        .tcm_d_fault(tcm_d_fault),
        .tcm_i_fault(tcm_i_fault));
endmodule

(* CHECK_LICENSE_TYPE = "femto_tmr_wrapper_0_0,tmr_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_tmr_wrapper_0_0" *) (* X_CORE_INFO = "tmr_wrapper,Vivado 2018.2" *) 
module femto_bd_femto_tmr_wrapper_0_0
   (clk,
    rstn,
    p_addr,
    p_w_rb,
    p_acc,
    p_rdata,
    p_wdata,
    p_req,
    p_resp,
    tmr_fault,
    interrupt);
  input clk;
  input rstn;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr ADDR" *) input [31:0]p_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr W_RB" *) input p_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr ACC" *) input [1:0]p_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr RDATA" *) output [31:0]p_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr WDATA" *) input [31:0]p_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr REQ" *) input p_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_tmr RESP" *) output p_resp;
  output tmr_fault;
  output interrupt;

  wire clk;
  wire interrupt;
  wire [1:0]p_acc;
  wire [31:0]p_addr;
  wire [31:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [31:0]p_wdata;
  wire rstn;
  wire tmr_fault;

  femto_bd_tmr_wrapper inst
       (.clk(clk),
        .interrupt(interrupt),
        .p_acc(p_acc),
        .p_addr(p_addr[2:0]),
        .p_rdata(p_rdata),
        .p_req(p_req),
        .p_resp(p_resp),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata),
        .rstn(rstn));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    tmr_fault_INST_0
       (.I0(p_addr[0]),
        .I1(p_addr[1]),
        .I2(p_acc[0]),
        .I3(p_acc[1]),
        .I4(p_req),
        .O(tmr_fault));
endmodule

(* CHECK_LICENSE_TYPE = "femto_uart_wrapper_0_0,uart_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* ORIG_REF_NAME = "femto_uart_wrapper_0_0" *) (* X_CORE_INFO = "uart_wrapper,Vivado 2018.2" *) 
module femto_bd_femto_uart_wrapper_0_0
   (clk,
    rstn,
    p_addr,
    p_w_rb,
    p_acc,
    p_rdata,
    p_wdata,
    p_req,
    p_resp,
    uart_fault,
    rx,
    tx,
    interrupt);
  input clk;
  input rstn;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart ADDR" *) input [31:0]p_addr;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart W_RB" *) input p_w_rb;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart ACC" *) input [1:0]p_acc;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart RDATA" *) output [31:0]p_rdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart WDATA" *) input [31:0]p_wdata;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart REQ" *) input p_req;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_bus:1.0 p_uart RESP" *) output p_resp;
  output uart_fault;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_uart_bus:1.0 uart RX" *) input rx;
  (* X_INTERFACE_INFO = "ricynlee:user:femto_uart_bus:1.0 uart TX" *) output tx;
  output interrupt;

  wire \<const0> ;
  wire clk;
  wire interrupt;
  wire [1:0]p_acc;
  wire [31:0]p_addr;
  wire [7:0]\^p_rdata ;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [31:0]p_wdata;
  wire rstn;
  wire rx;
  wire tx;
  wire uart_fault;

  assign p_rdata[31] = \<const0> ;
  assign p_rdata[30] = \<const0> ;
  assign p_rdata[29] = \<const0> ;
  assign p_rdata[28] = \<const0> ;
  assign p_rdata[27] = \<const0> ;
  assign p_rdata[26] = \<const0> ;
  assign p_rdata[25] = \<const0> ;
  assign p_rdata[24] = \<const0> ;
  assign p_rdata[23] = \<const0> ;
  assign p_rdata[22] = \<const0> ;
  assign p_rdata[21] = \<const0> ;
  assign p_rdata[20] = \<const0> ;
  assign p_rdata[19] = \<const0> ;
  assign p_rdata[18] = \<const0> ;
  assign p_rdata[17] = \<const0> ;
  assign p_rdata[16] = \<const0> ;
  assign p_rdata[15] = \<const0> ;
  assign p_rdata[14] = \<const0> ;
  assign p_rdata[13] = \<const0> ;
  assign p_rdata[12] = \<const0> ;
  assign p_rdata[11] = \<const0> ;
  assign p_rdata[10] = \<const0> ;
  assign p_rdata[9] = \<const0> ;
  assign p_rdata[8] = \<const0> ;
  assign p_rdata[7:0] = \^p_rdata [7:0];
  GND GND
       (.G(\<const0> ));
  femto_bd_uart_wrapper inst
       (.clk(clk),
        .interrupt(interrupt),
        .p_acc(p_acc),
        .p_addr(p_addr[1:0]),
        .p_rdata(\^p_rdata ),
        .p_req(p_req),
        .p_resp(p_resp),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata[7:0]),
        .rstn(rstn),
        .rx(rx),
        .tx(tx));
  LUT6 #(
    .INIT(64'hEEFEFEEF00000000)) 
    uart_fault_INST_0
       (.I0(p_acc[1]),
        .I1(p_acc[0]),
        .I2(p_w_rb),
        .I3(p_addr[1]),
        .I4(p_addr[0]),
        .I5(p_req),
        .O(uart_fault));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module femto_bd_fifo
   (wptr,
    rptr,
    \pingpong[0].empty ,
    \pingpong[0].full ,
    \d_reg[0] ,
    \d_reg[0]_0 ,
    \pingpong[1].r ,
    dout,
    if_c,
    \s1_reg[54]_rep ,
    \s1_reg[54]_rep_0 ,
    \s1_reg[54]_rep_1 ,
    \rst_r_reg[9] ,
    clk,
    \d_reg[2] ,
    rstn,
    ibus_resp,
    \BUS_REQ_CTRL.ibus_busy_post ,
    \pingpong[1].full ,
    \rptr_reg[0]_0 ,
    \pingpong[0].w ,
    \pingpong[0].r ,
    ibus_rdata,
    wsel_reg,
    empty_reg_0,
    rsel,
    \PIPELINE.state ,
    \d_reg[1] ,
    \rptr_reg[0]_1 );
  output wptr;
  output rptr;
  output \pingpong[0].empty ;
  output \pingpong[0].full ;
  output \d_reg[0] ;
  output \d_reg[0]_0 ;
  output \pingpong[1].r ;
  output [15:0]dout;
  output if_c;
  output \s1_reg[54]_rep ;
  output \s1_reg[54]_rep_0 ;
  output \s1_reg[54]_rep_1 ;
  input \rst_r_reg[9] ;
  input clk;
  input \d_reg[2] ;
  input rstn;
  input ibus_resp;
  input \BUS_REQ_CTRL.ibus_busy_post ;
  input \pingpong[1].full ;
  input \rptr_reg[0]_0 ;
  input \pingpong[0].w ;
  input \pingpong[0].r ;
  input [31:0]ibus_rdata;
  input wsel_reg;
  input empty_reg_0;
  input rsel;
  input [2:0]\PIPELINE.state ;
  input \d_reg[1] ;
  input [6:0]\rptr_reg[0]_1 ;

  wire \BUS_REQ_CTRL.ibus_busy_post ;
  wire [2:0]\PIPELINE.state ;
  wire array;
  wire clk;
  wire \d_reg[0] ;
  wire \d_reg[0]_0 ;
  wire \d_reg[1] ;
  wire \d_reg[2] ;
  wire [15:0]din;
  wire [15:0]dout;
  wire empty_i_2_n_0;
  wire empty_reg_0;
  wire full_i_1_n_0;
  wire [31:0]ibus_rdata;
  wire ibus_req_INST_0_i_2_n_0;
  wire ibus_resp;
  wire if_c;
  wire \pingpong[0].empty ;
  wire \pingpong[0].full ;
  wire \pingpong[0].r ;
  wire \pingpong[0].w ;
  wire \pingpong[1].full ;
  wire \pingpong[1].r ;
  wire rptr;
  wire \rptr[0]_i_1_n_0 ;
  wire \rptr_reg[0]_0 ;
  wire [6:0]\rptr_reg[0]_1 ;
  wire rsel;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire \s1_reg[54]_rep ;
  wire \s1_reg[54]_rep_0 ;
  wire \s1_reg[54]_rep_1 ;
  wire wptr;
  wire \wptr[0]_i_1_n_0 ;
  wire \wptr[0]_i_2_n_0 ;
  wire wsel_reg;
  wire [1:0]NLW_array_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rptr}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rptr}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rptr}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wptr}),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC(din[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(NLW_array_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array));
  LUT6 #(
    .INIT(64'h0020000020202020)) 
    array_reg_0_1_0_5_i_1
       (.I0(rstn),
        .I1(\d_reg[1] ),
        .I2(\pingpong[0].w ),
        .I3(\pingpong[0].empty ),
        .I4(\pingpong[0].r ),
        .I5(\pingpong[0].full ),
        .O(array));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_0_5_i_2
       (.I0(ibus_rdata[17]),
        .I1(ibus_rdata[1]),
        .I2(wsel_reg),
        .O(din[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_0_5_i_3
       (.I0(ibus_rdata[16]),
        .I1(ibus_rdata[0]),
        .I2(wsel_reg),
        .O(din[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_0_5_i_4
       (.I0(ibus_rdata[19]),
        .I1(ibus_rdata[3]),
        .I2(wsel_reg),
        .O(din[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_0_5_i_5
       (.I0(ibus_rdata[18]),
        .I1(ibus_rdata[2]),
        .I2(wsel_reg),
        .O(din[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_0_5_i_6
       (.I0(ibus_rdata[21]),
        .I1(ibus_rdata[5]),
        .I2(wsel_reg),
        .O(din[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_0_5_i_7
       (.I0(ibus_rdata[20]),
        .I1(ibus_rdata[4]),
        .I2(wsel_reg),
        .O(din[4]));
  LUT4 #(
    .INIT(16'hAA80)) 
    array_reg_0_1_0_5_i_9__0
       (.I0(empty_reg_0),
        .I1(dout[1]),
        .I2(dout[0]),
        .I3(rsel),
        .O(\pingpong[1].r ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rptr}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rptr}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rptr}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wptr}),
        .DIA(din[13:12]),
        .DIB(din[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(dout[13:12]),
        .DOB(dout[15:14]),
        .DOC(NLW_array_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_array_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_12_15_i_1
       (.I0(ibus_rdata[29]),
        .I1(ibus_rdata[13]),
        .I2(wsel_reg),
        .O(din[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_12_15_i_2
       (.I0(ibus_rdata[28]),
        .I1(ibus_rdata[12]),
        .I2(wsel_reg),
        .O(din[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_12_15_i_3
       (.I0(ibus_rdata[31]),
        .I1(ibus_rdata[15]),
        .I2(wsel_reg),
        .O(din[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_12_15_i_4
       (.I0(ibus_rdata[30]),
        .I1(ibus_rdata[14]),
        .I2(wsel_reg),
        .O(din[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rptr}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rptr}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rptr}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wptr}),
        .DIA(din[7:6]),
        .DIB(din[9:8]),
        .DIC(din[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(dout[7:6]),
        .DOB(dout[9:8]),
        .DOC(dout[11:10]),
        .DOD(NLW_array_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_6_11_i_1
       (.I0(ibus_rdata[23]),
        .I1(ibus_rdata[7]),
        .I2(wsel_reg),
        .O(din[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_6_11_i_2
       (.I0(ibus_rdata[22]),
        .I1(ibus_rdata[6]),
        .I2(wsel_reg),
        .O(din[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_6_11_i_3
       (.I0(ibus_rdata[25]),
        .I1(ibus_rdata[9]),
        .I2(wsel_reg),
        .O(din[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_6_11_i_4
       (.I0(ibus_rdata[24]),
        .I1(ibus_rdata[8]),
        .I2(wsel_reg),
        .O(din[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_6_11_i_5
       (.I0(ibus_rdata[27]),
        .I1(ibus_rdata[11]),
        .I2(wsel_reg),
        .O(din[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_6_11_i_6
       (.I0(ibus_rdata[26]),
        .I1(ibus_rdata[10]),
        .I2(wsel_reg),
        .O(din[10]));
  LUT4 #(
    .INIT(16'h8C88)) 
    \d[0]_i_1__5 
       (.I0(\d_reg[0]_0 ),
        .I1(rstn),
        .I2(ibus_resp),
        .I3(\BUS_REQ_CTRL.ibus_busy_post ),
        .O(\d_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF0FF00060000)) 
    empty_i_2
       (.I0(rptr),
        .I1(wptr),
        .I2(\pingpong[0].full ),
        .I3(\pingpong[0].w ),
        .I4(\pingpong[0].r ),
        .I5(\pingpong[0].empty ),
        .O(empty_i_2_n_0));
  FDSE empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_i_2_n_0),
        .Q(\pingpong[0].empty ),
        .S(\d_reg[2] ));
  LUT6 #(
    .INIT(64'hEEEEFFFF00000440)) 
    full_i_1
       (.I0(\pingpong[0].empty ),
        .I1(\pingpong[0].w ),
        .I2(wptr),
        .I3(rptr),
        .I4(\pingpong[0].r ),
        .I5(\pingpong[0].full ),
        .O(full_i_1_n_0));
  FDRE full_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_i_1_n_0),
        .Q(\pingpong[0].full ),
        .R(\d_reg[2] ));
  LUT6 #(
    .INIT(64'h000000BB0B0B0BBB)) 
    ibus_req_INST_0
       (.I0(ibus_resp),
        .I1(\BUS_REQ_CTRL.ibus_busy_post ),
        .I2(\pingpong[0].full ),
        .I3(\pingpong[1].full ),
        .I4(\rptr_reg[0]_0 ),
        .I5(ibus_req_INST_0_i_2_n_0),
        .O(\d_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    ibus_req_INST_0_i_2
       (.I0(rptr),
        .I1(wptr),
        .O(ibus_req_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFBFFBBBB04004444)) 
    \rptr[0]_i_1 
       (.I0(\d_reg[1] ),
        .I1(\pingpong[0].r ),
        .I2(\pingpong[0].full ),
        .I3(\pingpong[0].w ),
        .I4(\pingpong[0].empty ),
        .I5(rptr),
        .O(\rptr[0]_i_1_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rptr[0]_i_1_n_0 ),
        .Q(rptr),
        .R(\rst_r_reg[9] ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \s1[1]_i_1 
       (.I0(dout[1]),
        .I1(\rptr_reg[0]_1 [1]),
        .I2(dout[0]),
        .I3(rsel),
        .I4(\rptr_reg[0]_1 [0]),
        .O(if_c));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \s1[65]_i_12 
       (.I0(dout[5]),
        .I1(\rptr_reg[0]_1 [3]),
        .I2(dout[4]),
        .I3(rsel),
        .I4(\rptr_reg[0]_1 [2]),
        .O(\s1_reg[54]_rep ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \s1[65]_i_14 
       (.I0(dout[6]),
        .I1(\rptr_reg[0]_1 [4]),
        .I2(dout[5]),
        .I3(rsel),
        .I4(\rptr_reg[0]_1 [3]),
        .O(\s1_reg[54]_rep_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \s1[65]_i_15 
       (.I0(dout[7]),
        .I1(\rptr_reg[0]_1 [5]),
        .I2(dout[8]),
        .I3(rsel),
        .I4(\rptr_reg[0]_1 [6]),
        .O(\s1_reg[54]_rep_1 ));
  LUT6 #(
    .INIT(64'h0020FFEFFFEF0020)) 
    \wptr[0]_i_1 
       (.I0(rptr),
        .I1(\PIPELINE.state [2]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [1]),
        .I4(\wptr[0]_i_2_n_0 ),
        .I5(wptr),
        .O(\wptr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h20AA)) 
    \wptr[0]_i_2 
       (.I0(\pingpong[0].w ),
        .I1(\pingpong[0].empty ),
        .I2(\pingpong[0].r ),
        .I3(\pingpong[0].full ),
        .O(\wptr[0]_i_2_n_0 ));
  FDRE \wptr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\wptr[0]_i_1_n_0 ),
        .Q(wptr),
        .R(\rst_r_reg[9] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module femto_bd_fifo_2
   (\pingpong[1].full ,
    S,
    dout,
    \d_reg[0] ,
    rsel_reg,
    ibus_acc,
    \d_reg[1] ,
    \pingpong[0].r ,
    rsel_reg_0,
    wsel_reg,
    if_ir,
    \s1_reg[54]_rep ,
    \rst_r_reg[9] ,
    clk,
    \d_reg[2] ,
    if_pc,
    rsel,
    \rptr_reg[0]_0 ,
    \d_reg[2]_0 ,
    \pingpong[0].empty ,
    ibus_addr,
    \pingpong[1].w ,
    \pingpong[1].r ,
    wptr,
    rptr,
    ibus_rdata,
    wsel_reg_0,
    \PIPELINE.state ,
    if_c,
    \d_reg[1]_0 ,
    i_resp_latched,
    \PREFETCHER.i_resp_16_32b ,
    \pingpong[0].full ,
    rsel_reg_1,
    rsel_reg_2,
    rsel_reg_3,
    rstn);
  output \pingpong[1].full ;
  output [1:0]S;
  output [6:0]dout;
  output \d_reg[0] ;
  output rsel_reg;
  output [0:0]ibus_acc;
  output \d_reg[1] ;
  output \pingpong[0].r ;
  output rsel_reg_0;
  output wsel_reg;
  output [30:0]if_ir;
  output \s1_reg[54]_rep ;
  input \rst_r_reg[9] ;
  input clk;
  input \d_reg[2] ;
  input [1:0]if_pc;
  input rsel;
  input [15:0]\rptr_reg[0]_0 ;
  input \d_reg[2]_0 ;
  input \pingpong[0].empty ;
  input [0:0]ibus_addr;
  input \pingpong[1].w ;
  input \pingpong[1].r ;
  input wptr;
  input rptr;
  input [31:0]ibus_rdata;
  input wsel_reg_0;
  input [2:0]\PIPELINE.state ;
  input if_c;
  input \d_reg[1]_0 ;
  input i_resp_latched;
  input \PREFETCHER.i_resp_16_32b ;
  input \pingpong[0].full ;
  input rsel_reg_1;
  input rsel_reg_2;
  input rsel_reg_3;
  input rstn;

  wire [2:0]\PIPELINE.state ;
  wire \PREFETCHER.expander/illegal_instr_c ;
  wire \PREFETCHER.expander/illegal_instr_c2 ;
  wire \PREFETCHER.expander/illegal_instr_c30_out ;
  wire \PREFETCHER.expander/illegal_instr_c4 ;
  wire \PREFETCHER.expander/illegal_instr_c48_out ;
  wire \PREFETCHER.expander/illegal_instr_c8 ;
  wire \PREFETCHER.expander/illegal_instr_c80_in ;
  wire [18:15]\PREFETCHER.expander/out_instr6 ;
  wire [13:13]\PREFETCHER.expander/p_0_in ;
  wire [26:9]\PREFETCHER.expander/p_0_out ;
  wire [31:20]\PREFETCHER.expander/p_1_out ;
  wire [26:23]\PREFETCHER.expander/p_3_out ;
  wire \PREFETCHER.expander/p_5_in ;
  wire \PREFETCHER.i_resp_16_32b ;
  wire [15:0]\PREFETCHER.if_ir_raw ;
  wire [1:0]S;
  wire array__0;
  wire array_reg_0_1_0_5_i_2__0_n_0;
  wire array_reg_0_1_0_5_i_3__0_n_0;
  wire array_reg_0_1_0_5_i_4__0_n_0;
  wire array_reg_0_1_0_5_i_5__0_n_0;
  wire array_reg_0_1_0_5_i_6__0_n_0;
  wire array_reg_0_1_0_5_i_7__0_n_0;
  wire array_reg_0_1_0_5_n_2;
  wire array_reg_0_1_0_5_n_3;
  wire array_reg_0_1_12_15_i_1__0_n_0;
  wire array_reg_0_1_12_15_i_2__0_n_0;
  wire array_reg_0_1_12_15_i_3__0_n_0;
  wire array_reg_0_1_12_15_i_4__0_n_0;
  wire array_reg_0_1_12_15_n_0;
  wire array_reg_0_1_12_15_n_1;
  wire array_reg_0_1_12_15_n_2;
  wire array_reg_0_1_12_15_n_3;
  wire array_reg_0_1_6_11_i_1__0_n_0;
  wire array_reg_0_1_6_11_i_2__0_n_0;
  wire array_reg_0_1_6_11_i_3__0_n_0;
  wire array_reg_0_1_6_11_i_4__0_n_0;
  wire array_reg_0_1_6_11_i_5__0_n_0;
  wire array_reg_0_1_6_11_i_6__0_n_0;
  wire array_reg_0_1_6_11_n_2;
  wire array_reg_0_1_6_11_n_4;
  wire array_reg_0_1_6_11_n_5;
  wire clk;
  wire \d_reg[0] ;
  wire \d_reg[1] ;
  wire \d_reg[1]_0 ;
  wire \d_reg[2] ;
  wire \d_reg[2]_0 ;
  wire [6:0]dout;
  wire empty_i_1_n_0;
  wire full_i_1__0_n_0;
  wire i_resp_latched;
  wire [0:0]ibus_acc;
  wire [0:0]ibus_addr;
  wire [31:0]ibus_rdata;
  wire if_c;
  wire [30:0]if_ir;
  wire [1:0]if_pc;
  wire \pingpong[0].empty ;
  wire \pingpong[0].full ;
  wire \pingpong[0].r ;
  wire \pingpong[1].empty ;
  wire \pingpong[1].full ;
  wire \pingpong[1].r ;
  wire \pingpong[1].w ;
  wire rptr;
  wire \rptr[0]_i_1__0_n_0 ;
  wire rptr_1;
  wire [15:0]\rptr_reg[0]_0 ;
  wire rsel;
  wire rsel_i_3_n_0;
  wire rsel_reg;
  wire rsel_reg_0;
  wire rsel_reg_1;
  wire rsel_reg_2;
  wire rsel_reg_3;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire \s1[36]_i_2_n_0 ;
  wire \s1[38]_i_2_n_0 ;
  wire \s1[38]_i_3_n_0 ;
  wire \s1[39]_i_3_n_0 ;
  wire \s1[39]_i_4_n_0 ;
  wire \s1[40]_i_2_n_0 ;
  wire \s1[40]_i_3_n_0 ;
  wire \s1[41]_i_2_n_0 ;
  wire \s1[41]_i_3_n_0 ;
  wire \s1[41]_i_5_n_0 ;
  wire \s1[42]_i_2_n_0 ;
  wire \s1[42]_i_3_n_0 ;
  wire \s1[42]_i_5_n_0 ;
  wire \s1[42]_i_6_n_0 ;
  wire \s1[43]_i_2_n_0 ;
  wire \s1[43]_i_3_n_0 ;
  wire \s1[44]_i_2_n_0 ;
  wire \s1[44]_i_3_n_0 ;
  wire \s1[45]_i_2_n_0 ;
  wire \s1[45]_i_3_n_0 ;
  wire \s1[45]_i_4_n_0 ;
  wire \s1[46]_i_2_n_0 ;
  wire \s1[46]_i_5_n_0 ;
  wire \s1[46]_i_6_n_0 ;
  wire \s1[47]_i_4_n_0 ;
  wire \s1[47]_i_5_n_0 ;
  wire \s1[48]_i_4_n_0 ;
  wire \s1[48]_i_5_n_0 ;
  wire \s1[49]_i_2_n_0 ;
  wire \s1[49]_i_5_n_0 ;
  wire \s1[49]_i_6_n_0 ;
  wire \s1[50]_i_2_n_0 ;
  wire \s1[50]_i_3_n_0 ;
  wire \s1[50]_i_5_n_0 ;
  wire \s1[50]_i_6_n_0 ;
  wire \s1[50]_i_7_n_0 ;
  wire \s1[51]_i_2_n_0 ;
  wire \s1[51]_i_3_n_0 ;
  wire \s1[51]_i_5_n_0 ;
  wire \s1[51]_i_6_n_0 ;
  wire \s1[52]_i_2_n_0 ;
  wire \s1[52]_i_3_n_0 ;
  wire \s1[52]_i_5_n_0 ;
  wire \s1[53]_i_2_n_0 ;
  wire \s1[53]_i_3_n_0 ;
  wire \s1[53]_i_4_n_0 ;
  wire \s1[53]_i_5_n_0 ;
  wire \s1[54]_i_2_n_0 ;
  wire \s1[54]_i_3_n_0 ;
  wire \s1[54]_i_4_n_0 ;
  wire \s1[54]_i_6_n_0 ;
  wire \s1[55]_i_2_n_0 ;
  wire \s1[55]_i_3_n_0 ;
  wire \s1[55]_i_4_n_0 ;
  wire \s1[56]_i_2_n_0 ;
  wire \s1[56]_i_3_n_0 ;
  wire \s1[56]_i_4_n_0 ;
  wire \s1[56]_i_6_n_0 ;
  wire \s1[57]_i_4_n_0 ;
  wire \s1[57]_i_7_n_0 ;
  wire \s1[57]_i_8_n_0 ;
  wire \s1[57]_i_9_n_0 ;
  wire \s1[58]_i_2_n_0 ;
  wire \s1[58]_i_3_n_0 ;
  wire \s1[58]_i_4_n_0 ;
  wire \s1[58]_i_7_n_0 ;
  wire \s1[58]_i_8_n_0 ;
  wire \s1[58]_i_9_n_0 ;
  wire \s1[59]_i_2_n_0 ;
  wire \s1[59]_i_3_n_0 ;
  wire \s1[59]_i_4_n_0 ;
  wire \s1[59]_i_5_n_0 ;
  wire \s1[60]_i_4_n_0 ;
  wire \s1[60]_i_7_n_0 ;
  wire \s1[60]_i_8_n_0 ;
  wire \s1[60]_i_9_n_0 ;
  wire \s1[61]_i_2_n_0 ;
  wire \s1[61]_i_3_n_0 ;
  wire \s1[61]_i_4_n_0 ;
  wire \s1[61]_i_6_n_0 ;
  wire \s1[62]_i_2_n_0 ;
  wire \s1[62]_i_3_n_0 ;
  wire \s1[62]_i_4_n_0 ;
  wire \s1[62]_i_5_n_0 ;
  wire \s1[62]_i_6_n_0 ;
  wire \s1[63]_i_3_n_0 ;
  wire \s1[63]_i_6_n_0 ;
  wire \s1[63]_i_7_n_0 ;
  wire \s1[64]_i_2_n_0 ;
  wire \s1[64]_i_3_n_0 ;
  wire \s1[65]_i_16_n_0 ;
  wire \s1[65]_i_4_n_0 ;
  wire \s1[65]_i_6_n_0 ;
  wire \s1_reg[46]_i_3_n_0 ;
  wire \s1_reg[47]_i_3_n_0 ;
  wire \s1_reg[48]_i_3_n_0 ;
  wire \s1_reg[49]_i_3_n_0 ;
  wire \s1_reg[54]_rep ;
  wire wptr;
  wire \wptr[0]_i_1__0_n_0 ;
  wire \wptr[0]_i_2__0_n_0 ;
  wire wptr_0;
  wire wsel_reg;
  wire wsel_reg_0;
  wire [1:0]NLW_array_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rptr_1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rptr_1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rptr_1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wptr_0}),
        .DIA({array_reg_0_1_0_5_i_2__0_n_0,array_reg_0_1_0_5_i_3__0_n_0}),
        .DIB({array_reg_0_1_0_5_i_4__0_n_0,array_reg_0_1_0_5_i_5__0_n_0}),
        .DIC({array_reg_0_1_0_5_i_6__0_n_0,array_reg_0_1_0_5_i_7__0_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB({array_reg_0_1_0_5_n_2,array_reg_0_1_0_5_n_3}),
        .DOC(dout[3:2]),
        .DOD(NLW_array_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array__0));
  LUT4 #(
    .INIT(16'hA222)) 
    array_reg_0_1_0_5_i_10
       (.I0(rsel_reg),
        .I1(rsel),
        .I2(dout[1]),
        .I3(dout[0]),
        .O(\pingpong[0].r ));
  LUT6 #(
    .INIT(64'h0020000020202020)) 
    array_reg_0_1_0_5_i_1__0
       (.I0(rstn),
        .I1(\d_reg[1]_0 ),
        .I2(\pingpong[1].w ),
        .I3(\pingpong[1].empty ),
        .I4(\pingpong[1].r ),
        .I5(\pingpong[1].full ),
        .O(array__0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_0_5_i_2__0
       (.I0(ibus_rdata[1]),
        .I1(ibus_rdata[17]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_0_5_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_0_5_i_3__0
       (.I0(ibus_rdata[0]),
        .I1(ibus_rdata[16]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_0_5_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_0_5_i_4__0
       (.I0(ibus_rdata[3]),
        .I1(ibus_rdata[19]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_0_5_i_4__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_0_5_i_5__0
       (.I0(ibus_rdata[2]),
        .I1(ibus_rdata[18]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_0_5_i_5__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_0_5_i_6__0
       (.I0(ibus_rdata[5]),
        .I1(ibus_rdata[21]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_0_5_i_6__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_0_5_i_7__0
       (.I0(ibus_rdata[4]),
        .I1(ibus_rdata[20]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_0_5_i_7__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rptr_1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rptr_1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rptr_1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wptr_0}),
        .DIA({array_reg_0_1_12_15_i_1__0_n_0,array_reg_0_1_12_15_i_2__0_n_0}),
        .DIB({array_reg_0_1_12_15_i_3__0_n_0,array_reg_0_1_12_15_i_4__0_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({array_reg_0_1_12_15_n_0,array_reg_0_1_12_15_n_1}),
        .DOB({array_reg_0_1_12_15_n_2,array_reg_0_1_12_15_n_3}),
        .DOC(NLW_array_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_array_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array__0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_12_15_i_1__0
       (.I0(ibus_rdata[13]),
        .I1(ibus_rdata[29]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_12_15_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_12_15_i_2__0
       (.I0(ibus_rdata[12]),
        .I1(ibus_rdata[28]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_12_15_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_12_15_i_3__0
       (.I0(ibus_rdata[15]),
        .I1(ibus_rdata[31]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_12_15_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_12_15_i_4__0
       (.I0(ibus_rdata[14]),
        .I1(ibus_rdata[30]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_12_15_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rptr_1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rptr_1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rptr_1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wptr_0}),
        .DIA({array_reg_0_1_6_11_i_1__0_n_0,array_reg_0_1_6_11_i_2__0_n_0}),
        .DIB({array_reg_0_1_6_11_i_3__0_n_0,array_reg_0_1_6_11_i_4__0_n_0}),
        .DIC({array_reg_0_1_6_11_i_5__0_n_0,array_reg_0_1_6_11_i_6__0_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(dout[5:4]),
        .DOB({array_reg_0_1_6_11_n_2,dout[6]}),
        .DOC({array_reg_0_1_6_11_n_4,array_reg_0_1_6_11_n_5}),
        .DOD(NLW_array_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array__0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_6_11_i_1__0
       (.I0(ibus_rdata[7]),
        .I1(ibus_rdata[23]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_6_11_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_6_11_i_2__0
       (.I0(ibus_rdata[6]),
        .I1(ibus_rdata[22]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_6_11_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_6_11_i_3__0
       (.I0(ibus_rdata[9]),
        .I1(ibus_rdata[25]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_6_11_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_6_11_i_4__0
       (.I0(ibus_rdata[8]),
        .I1(ibus_rdata[24]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_6_11_i_4__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_6_11_i_5__0
       (.I0(ibus_rdata[11]),
        .I1(ibus_rdata[27]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_6_11_i_5__0_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    array_reg_0_1_6_11_i_6__0
       (.I0(ibus_rdata[10]),
        .I1(ibus_rdata[26]),
        .I2(wsel_reg_0),
        .O(array_reg_0_1_6_11_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h656AA5AA6A6AAAAA)) 
    \d[3]_i_3__1 
       (.I0(if_pc[1]),
        .I1(dout[0]),
        .I2(rsel),
        .I3(\rptr_reg[0]_0 [0]),
        .I4(dout[1]),
        .I5(\rptr_reg[0]_0 [1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9A955A5595955555)) 
    \d[3]_i_4__0 
       (.I0(if_pc[0]),
        .I1(dout[0]),
        .I2(rsel),
        .I3(\rptr_reg[0]_0 [0]),
        .I4(dout[1]),
        .I5(\rptr_reg[0]_0 [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFFFF0FF00060000)) 
    empty_i_1
       (.I0(rptr_1),
        .I1(wptr_0),
        .I2(\pingpong[1].full ),
        .I3(\pingpong[1].w ),
        .I4(\pingpong[1].r ),
        .I5(\pingpong[1].empty ),
        .O(empty_i_1_n_0));
  FDSE empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_i_1_n_0),
        .Q(\pingpong[1].empty ),
        .S(\d_reg[2] ));
  LUT6 #(
    .INIT(64'hEEEEFFFF00000440)) 
    full_i_1__0
       (.I0(\pingpong[1].empty ),
        .I1(\pingpong[1].w ),
        .I2(wptr_0),
        .I3(rptr_1),
        .I4(\pingpong[1].r ),
        .I5(\pingpong[1].full ),
        .O(full_i_1__0_n_0));
  FDRE full_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_i_1__0_n_0),
        .Q(\pingpong[1].full ),
        .R(\d_reg[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \ibus_acc[0]_INST_0 
       (.I0(\d_reg[1] ),
        .O(ibus_acc));
  LUT3 #(
    .INIT(8'h08)) 
    \ibus_acc[1]_INST_0 
       (.I0(\pingpong[1].empty ),
        .I1(\pingpong[0].empty ),
        .I2(ibus_addr),
        .O(\d_reg[1] ));
  LUT2 #(
    .INIT(4'h6)) 
    ibus_req_INST_0_i_1
       (.I0(rptr_1),
        .I1(wptr_0),
        .O(\d_reg[0] ));
  LUT6 #(
    .INIT(64'hFBFFBBBB04004444)) 
    \rptr[0]_i_1__0 
       (.I0(\d_reg[1]_0 ),
        .I1(\pingpong[1].r ),
        .I2(\pingpong[1].full ),
        .I3(\pingpong[1].w ),
        .I4(\pingpong[1].empty ),
        .I5(rptr_1),
        .O(\rptr[0]_i_1__0_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rptr[0]_i_1__0_n_0 ),
        .Q(rptr_1),
        .R(\rst_r_reg[9] ));
  LUT6 #(
    .INIT(64'h00000000AA6A6A6A)) 
    rsel_i_1
       (.I0(rsel),
        .I1(rsel_reg),
        .I2(if_c),
        .I3(\pingpong[1].empty ),
        .I4(\pingpong[0].empty ),
        .I5(\d_reg[2] ),
        .O(rsel_reg_0));
  LUT6 #(
    .INIT(64'h002A2A2A2A2A2A2A)) 
    rsel_i_2
       (.I0(\d_reg[2]_0 ),
        .I1(\pingpong[0].empty ),
        .I2(\pingpong[1].empty ),
        .I3(rsel_i_3_n_0),
        .I4(\PREFETCHER.if_ir_raw [0]),
        .I5(\PREFETCHER.if_ir_raw [1]),
        .O(rsel_reg));
  LUT6 #(
    .INIT(64'h60FFFF6060606060)) 
    rsel_i_3
       (.I0(wptr_0),
        .I1(rptr_1),
        .I2(\pingpong[0].empty ),
        .I3(wptr),
        .I4(rptr),
        .I5(\pingpong[1].empty ),
        .O(rsel_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s1[34]_i_1 
       (.I0(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[0]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[36]_i_1 
       (.I0(\s1[40]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[36]_i_2_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[1]));
  LUT6 #(
    .INIT(64'h8B88BBBB88888888)) 
    \s1[36]_i_2 
       (.I0(\PREFETCHER.if_ir_raw [2]),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\s1[45]_i_4_n_0 ),
        .I4(\PREFETCHER.if_ir_raw [14]),
        .I5(\PREFETCHER.if_ir_raw [13]),
        .O(\s1[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088B80000)) 
    \s1[37]_i_1 
       (.I0(\PREFETCHER.if_ir_raw [3]),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [13]),
        .I3(\PREFETCHER.if_ir_raw [14]),
        .I4(\PREFETCHER.if_ir_raw [0]),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[37]_i_2 
       (.I0(array_reg_0_1_0_5_n_2),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [3]),
        .O(\PREFETCHER.if_ir_raw [3]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[38]_i_1 
       (.I0(\s1[38]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[38]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[3]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h0004000F)) 
    \s1[38]_i_2 
       (.I0(\PREFETCHER.expander/illegal_instr_c80_in ),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [15]),
        .O(\s1[38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8B888BBB)) 
    \s1[38]_i_3 
       (.I0(\PREFETCHER.if_ir_raw [4]),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [14]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .O(\s1[38]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE0E)) 
    \s1[39]_i_1 
       (.I0(\PREFETCHER.if_ir_raw [13]),
        .I1(\PREFETCHER.if_ir_raw [15]),
        .I2(\PREFETCHER.if_ir_raw [0]),
        .I3(\s1[39]_i_3_n_0 ),
        .I4(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[39]_i_2 
       (.I0(array_reg_0_1_12_15_n_0),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [13]),
        .O(\PREFETCHER.if_ir_raw [13]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[39]_i_3 
       (.I0(dout[3]),
        .I1(\rptr_reg[0]_0 [5]),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[39]_i_4_n_0 ),
        .O(\s1[39]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFFF0F08080)) 
    \s1[39]_i_4 
       (.I0(\PREFETCHER.if_ir_raw [10]),
        .I1(\PREFETCHER.if_ir_raw [11]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\s1[45]_i_4_n_0 ),
        .I4(\PREFETCHER.if_ir_raw [14]),
        .I5(\PREFETCHER.if_ir_raw [13]),
        .O(\s1[39]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[40]_i_1 
       (.I0(\s1[40]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[40]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[5]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \s1[40]_i_2 
       (.I0(\PREFETCHER.if_ir_raw [1]),
        .I1(\PREFETCHER.if_ir_raw [13]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [14]),
        .I4(\PREFETCHER.expander/illegal_instr_c80_in ),
        .O(\s1[40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \s1[40]_i_3 
       (.I0(\PREFETCHER.if_ir_raw [6]),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [14]),
        .O(\s1[40]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \s1[41]_i_1 
       (.I0(\s1[41]_i_2_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [0]),
        .I2(\s1[41]_i_3_n_0 ),
        .I3(\PREFETCHER.if_ir_raw [1]),
        .I4(\PREFETCHER.if_ir_raw [7]),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[6]));
  LUT6 #(
    .INIT(64'h00C000C000AF00A0)) 
    \s1[41]_i_2 
       (.I0(\PREFETCHER.if_ir_raw [7]),
        .I1(\s1[41]_i_5_n_0 ),
        .I2(\PREFETCHER.if_ir_raw [1]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [2]),
        .I5(\PREFETCHER.if_ir_raw [15]),
        .O(\s1[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8F3F088B833F0)) 
    \s1[41]_i_3 
       (.I0(\PREFETCHER.if_ir_raw [12]),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.if_ir_raw [7]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [15]),
        .I5(\s1[45]_i_4_n_0 ),
        .O(\s1[41]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[41]_i_4 
       (.I0(dout[5]),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [7]),
        .O(\PREFETCHER.if_ir_raw [7]));
  LUT6 #(
    .INIT(64'h00000000EFEA4540)) 
    \s1[41]_i_5 
       (.I0(\PREFETCHER.expander/illegal_instr_c80_in ),
        .I1(dout[5]),
        .I2(rsel),
        .I3(\rptr_reg[0]_0 [7]),
        .I4(\PREFETCHER.if_ir_raw [12]),
        .I5(\PREFETCHER.if_ir_raw [14]),
        .O(\s1[41]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \s1[42]_i_1 
       (.I0(\s1[42]_i_2_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [0]),
        .I2(\s1[42]_i_3_n_0 ),
        .I3(\PREFETCHER.if_ir_raw [1]),
        .I4(\PREFETCHER.if_ir_raw [8]),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[7]));
  LUT5 #(
    .INIT(32'h08080B08)) 
    \s1[42]_i_2 
       (.I0(\s1[42]_i_5_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [13]),
        .I3(\PREFETCHER.if_ir_raw [3]),
        .I4(\PREFETCHER.if_ir_raw [15]),
        .O(\s1[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8CCF088B8C0F0)) 
    \s1[42]_i_3 
       (.I0(\PREFETCHER.if_ir_raw [3]),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.if_ir_raw [8]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [15]),
        .I5(\s1[42]_i_6_n_0 ),
        .O(\s1[42]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[42]_i_4 
       (.I0(dout[6]),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [8]),
        .O(\PREFETCHER.if_ir_raw [8]));
  LUT6 #(
    .INIT(64'h1F001F1F1F000000)) 
    \s1[42]_i_5 
       (.I0(\PREFETCHER.expander/illegal_instr_c80_in ),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(dout[6]),
        .I4(rsel),
        .I5(\rptr_reg[0]_0 [8]),
        .O(\s1[42]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \s1[42]_i_6 
       (.I0(\PREFETCHER.if_ir_raw [8]),
        .I1(\PREFETCHER.if_ir_raw [9]),
        .I2(\PREFETCHER.if_ir_raw [7]),
        .I3(\PREFETCHER.if_ir_raw [11]),
        .I4(\PREFETCHER.if_ir_raw [10]),
        .O(\s1[42]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \s1[43]_i_1 
       (.I0(\s1[43]_i_2_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [0]),
        .I2(\s1[43]_i_3_n_0 ),
        .I3(\PREFETCHER.if_ir_raw [1]),
        .I4(\PREFETCHER.if_ir_raw [9]),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[8]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \s1[43]_i_2 
       (.I0(\PREFETCHER.expander/p_0_out [9]),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [6]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [4]),
        .O(\s1[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8C0F088B800F0)) 
    \s1[43]_i_3 
       (.I0(\PREFETCHER.if_ir_raw [4]),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.if_ir_raw [9]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [15]),
        .I5(\s1[45]_i_4_n_0 ),
        .O(\s1[43]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[43]_i_4 
       (.I0(array_reg_0_1_6_11_n_2),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [9]),
        .O(\PREFETCHER.if_ir_raw [9]));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \s1[43]_i_5 
       (.I0(\PREFETCHER.if_ir_raw [13]),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.expander/illegal_instr_c80_in ),
        .I3(\PREFETCHER.if_ir_raw [15]),
        .I4(\PREFETCHER.if_ir_raw [9]),
        .O(\PREFETCHER.expander/p_0_out [9]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[44]_i_1 
       (.I0(\s1[44]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[44]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[9]));
  LUT6 #(
    .INIT(64'hFFFF0000BFFF000F)) 
    \s1[44]_i_2 
       (.I0(\PREFETCHER.if_ir_raw [14]),
        .I1(\PREFETCHER.expander/illegal_instr_c80_in ),
        .I2(\PREFETCHER.if_ir_raw [1]),
        .I3(\PREFETCHER.if_ir_raw [15]),
        .I4(\PREFETCHER.if_ir_raw [10]),
        .I5(\PREFETCHER.if_ir_raw [13]),
        .O(\s1[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEAA0000FFFF0044)) 
    \s1[44]_i_3 
       (.I0(\PREFETCHER.if_ir_raw [1]),
        .I1(\PREFETCHER.if_ir_raw [15]),
        .I2(\s1[45]_i_4_n_0 ),
        .I3(\PREFETCHER.if_ir_raw [14]),
        .I4(\PREFETCHER.if_ir_raw [10]),
        .I5(\PREFETCHER.if_ir_raw [13]),
        .O(\s1[44]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[45]_i_1 
       (.I0(\s1[45]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[45]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[10]));
  LUT6 #(
    .INIT(64'hFFFFBFF000000000)) 
    \s1[45]_i_2 
       (.I0(\PREFETCHER.if_ir_raw [14]),
        .I1(\PREFETCHER.expander/illegal_instr_c80_in ),
        .I2(\PREFETCHER.if_ir_raw [1]),
        .I3(\PREFETCHER.if_ir_raw [15]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [11]),
        .O(\s1[45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEAA0000FFBB0000)) 
    \s1[45]_i_3 
       (.I0(\PREFETCHER.if_ir_raw [1]),
        .I1(\PREFETCHER.if_ir_raw [15]),
        .I2(\s1[45]_i_4_n_0 ),
        .I3(\PREFETCHER.if_ir_raw [14]),
        .I4(\PREFETCHER.if_ir_raw [11]),
        .I5(\PREFETCHER.if_ir_raw [13]),
        .O(\s1[45]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \s1[45]_i_4 
       (.I0(\PREFETCHER.if_ir_raw [8]),
        .I1(\PREFETCHER.if_ir_raw [11]),
        .I2(\PREFETCHER.if_ir_raw [7]),
        .I3(\PREFETCHER.if_ir_raw [10]),
        .I4(\PREFETCHER.if_ir_raw [9]),
        .O(\s1[45]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \s1[46]_i_1 
       (.I0(\s1[46]_i_2_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [0]),
        .I3(\s1_reg[46]_i_3_n_0 ),
        .I4(\PREFETCHER.if_ir_raw [12]),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[11]));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \s1[46]_i_2 
       (.I0(array_reg_0_1_12_15_n_3),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [14]),
        .I3(array_reg_0_1_12_15_n_2),
        .I4(\rptr_reg[0]_0 [15]),
        .I5(\PREFETCHER.if_ir_raw [13]),
        .O(\s1[46]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[46]_i_4 
       (.I0(array_reg_0_1_12_15_n_1),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [12]),
        .O(\PREFETCHER.if_ir_raw [12]));
  LUT5 #(
    .INIT(32'h8F008000)) 
    \s1[46]_i_5 
       (.I0(\s1[45]_i_4_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [2]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [12]),
        .O(\s1[46]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE5E5E5E0E5E0E5E0)) 
    \s1[46]_i_6 
       (.I0(\PREFETCHER.if_ir_raw [14]),
        .I1(\PREFETCHER.if_ir_raw [12]),
        .I2(\PREFETCHER.if_ir_raw [13]),
        .I3(\s1[57]_i_8_n_0 ),
        .I4(\PREFETCHER.if_ir_raw [6]),
        .I5(\PREFETCHER.if_ir_raw [5]),
        .O(\s1[46]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s1[47]_i_1 
       (.I0(\PREFETCHER.expander/p_0_in ),
        .I1(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[12]));
  LUT6 #(
    .INIT(64'hFBFBFBFB3B3B0B08)) 
    \s1[47]_i_2 
       (.I0(\s1_reg[47]_i_3_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [0]),
        .I2(\PREFETCHER.if_ir_raw [1]),
        .I3(\PREFETCHER.if_ir_raw [15]),
        .I4(\PREFETCHER.if_ir_raw [14]),
        .I5(\PREFETCHER.if_ir_raw [13]),
        .O(\PREFETCHER.expander/p_0_in ));
  LUT5 #(
    .INIT(32'h8F008000)) 
    \s1[47]_i_4 
       (.I0(\s1[45]_i_4_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [3]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [12]),
        .O(\s1[47]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD000D0)) 
    \s1[47]_i_5 
       (.I0(\PREFETCHER.if_ir_raw [10]),
        .I1(\PREFETCHER.if_ir_raw [6]),
        .I2(\PREFETCHER.if_ir_raw [11]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [12]),
        .I5(\PREFETCHER.if_ir_raw [14]),
        .O(\s1[47]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \s1[48]_i_1 
       (.I0(\PREFETCHER.if_ir_raw [14]),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\s1_reg[48]_i_3_n_0 ),
        .I3(\PREFETCHER.if_ir_raw [0]),
        .I4(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[48]_i_2 
       (.I0(array_reg_0_1_12_15_n_3),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [14]),
        .O(\PREFETCHER.if_ir_raw [14]));
  LUT5 #(
    .INIT(32'h8F008000)) 
    \s1[48]_i_4 
       (.I0(\s1[45]_i_4_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [4]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [12]),
        .O(\s1[48]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE00FE)) 
    \s1[48]_i_5 
       (.I0(\PREFETCHER.if_ir_raw [6]),
        .I1(\PREFETCHER.if_ir_raw [5]),
        .I2(\s1[57]_i_8_n_0 ),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [12]),
        .I5(\PREFETCHER.if_ir_raw [14]),
        .O(\s1[48]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \s1[49]_i_1 
       (.I0(\s1[49]_i_2_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [0]),
        .I2(\s1_reg[49]_i_3_n_0 ),
        .I3(\PREFETCHER.if_ir_raw [1]),
        .I4(\PREFETCHER.if_ir_raw [15]),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[14]));
  LUT6 #(
    .INIT(64'h333333BC00000080)) 
    \s1[49]_i_2 
       (.I0(\PREFETCHER.expander/out_instr6 [15]),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [14]),
        .I5(\PREFETCHER.if_ir_raw [7]),
        .O(\s1[49]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0000AAAB0000)) 
    \s1[49]_i_4 
       (.I0(\PREFETCHER.if_ir_raw [12]),
        .I1(\PREFETCHER.if_ir_raw [2]),
        .I2(\PREFETCHER.if_ir_raw [6]),
        .I3(\PREFETCHER.if_ir_raw [3]),
        .I4(\PREFETCHER.if_ir_raw [7]),
        .I5(rsel_reg_1),
        .O(\PREFETCHER.expander/out_instr6 [15]));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \s1[49]_i_5 
       (.I0(\s1[45]_i_4_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [5]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [12]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [7]),
        .O(\s1[49]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \s1[49]_i_6 
       (.I0(\PREFETCHER.if_ir_raw [14]),
        .I1(\PREFETCHER.if_ir_raw [12]),
        .I2(\PREFETCHER.if_ir_raw [13]),
        .I3(\PREFETCHER.if_ir_raw [7]),
        .O(\s1[49]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[50]_i_1 
       (.I0(\s1[50]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[50]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[15]));
  LUT6 #(
    .INIT(64'hFFFFCCCCFFBFCC83)) 
    \s1[50]_i_2 
       (.I0(\PREFETCHER.expander/out_instr6 [16]),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [8]),
        .I5(\PREFETCHER.if_ir_raw [14]),
        .O(\s1[50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[50]_i_3 
       (.I0(\rptr_reg[0]_0 [0]),
        .I1(dout[0]),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[50]_i_5_n_0 ),
        .O(\s1[50]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0000AAAB0000)) 
    \s1[50]_i_4 
       (.I0(\PREFETCHER.if_ir_raw [12]),
        .I1(\PREFETCHER.if_ir_raw [2]),
        .I2(\PREFETCHER.if_ir_raw [6]),
        .I3(\PREFETCHER.if_ir_raw [3]),
        .I4(\PREFETCHER.if_ir_raw [8]),
        .I5(rsel_reg_1),
        .O(\PREFETCHER.expander/out_instr6 [16]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \s1[50]_i_5 
       (.I0(\s1[50]_i_6_n_0 ),
        .I1(array_reg_0_1_12_15_n_2),
        .I2(rsel),
        .I3(\rptr_reg[0]_0 [15]),
        .I4(\s1[50]_i_7_n_0 ),
        .O(\s1[50]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \s1[50]_i_6 
       (.I0(\PREFETCHER.if_ir_raw [14]),
        .I1(\PREFETCHER.if_ir_raw [12]),
        .I2(\PREFETCHER.if_ir_raw [13]),
        .I3(\PREFETCHER.if_ir_raw [8]),
        .O(\s1[50]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFE00F0FEFE00000)) 
    \s1[50]_i_7 
       (.I0(\s1[42]_i_6_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [6]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [12]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [8]),
        .O(\s1[50]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[51]_i_1 
       (.I0(\s1[51]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[51]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[16]));
  LUT6 #(
    .INIT(64'h333333BC00000080)) 
    \s1[51]_i_2 
       (.I0(\PREFETCHER.expander/out_instr6 [17]),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [14]),
        .I5(\PREFETCHER.if_ir_raw [9]),
        .O(\s1[51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE7A0E7E7E7A0A0A0)) 
    \s1[51]_i_3 
       (.I0(dout[1]),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [1]),
        .I3(\s1[51]_i_5_n_0 ),
        .I4(\PREFETCHER.if_ir_raw [15]),
        .I5(\s1[51]_i_6_n_0 ),
        .O(\s1[51]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0000AAAB0000)) 
    \s1[51]_i_4 
       (.I0(\PREFETCHER.if_ir_raw [12]),
        .I1(\PREFETCHER.if_ir_raw [2]),
        .I2(\PREFETCHER.if_ir_raw [6]),
        .I3(\PREFETCHER.if_ir_raw [3]),
        .I4(\PREFETCHER.if_ir_raw [9]),
        .I5(rsel_reg_1),
        .O(\PREFETCHER.expander/out_instr6 [17]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \s1[51]_i_5 
       (.I0(\PREFETCHER.if_ir_raw [14]),
        .I1(\PREFETCHER.if_ir_raw [12]),
        .I2(\PREFETCHER.if_ir_raw [13]),
        .I3(\PREFETCHER.if_ir_raw [9]),
        .O(\s1[51]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hB033B000)) 
    \s1[51]_i_6 
       (.I0(\s1[45]_i_4_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.if_ir_raw [12]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [9]),
        .O(\s1[51]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[52]_i_1 
       (.I0(\s1[52]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[52]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[17]));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0FCFA0)) 
    \s1[52]_i_2 
       (.I0(\PREFETCHER.if_ir_raw [10]),
        .I1(\PREFETCHER.expander/out_instr6 [18]),
        .I2(\PREFETCHER.if_ir_raw [1]),
        .I3(\PREFETCHER.if_ir_raw [15]),
        .I4(\PREFETCHER.if_ir_raw [14]),
        .I5(\PREFETCHER.if_ir_raw [13]),
        .O(\s1[52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[52]_i_3 
       (.I0(\rptr_reg[0]_0 [2]),
        .I1(array_reg_0_1_0_5_n_3),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[52]_i_5_n_0 ),
        .O(\s1[52]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0000AAAB0000)) 
    \s1[52]_i_4 
       (.I0(\PREFETCHER.if_ir_raw [12]),
        .I1(\PREFETCHER.if_ir_raw [2]),
        .I2(\PREFETCHER.if_ir_raw [6]),
        .I3(\PREFETCHER.if_ir_raw [3]),
        .I4(\PREFETCHER.if_ir_raw [10]),
        .I5(rsel_reg_1),
        .O(\PREFETCHER.expander/out_instr6 [18]));
  LUT6 #(
    .INIT(64'hEFA0AFAFEFA0AAAA)) 
    \s1[52]_i_5 
       (.I0(\PREFETCHER.if_ir_raw [15]),
        .I1(\s1[45]_i_4_n_0 ),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [12]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [10]),
        .O(\s1[52]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h0000F808)) 
    \s1[53]_i_1 
       (.I0(\s1[53]_i_2_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [0]),
        .I3(\s1[53]_i_3_n_0 ),
        .I4(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[18]));
  LUT6 #(
    .INIT(64'h0000000044544404)) 
    \s1[53]_i_2 
       (.I0(\PREFETCHER.if_ir_raw [14]),
        .I1(\PREFETCHER.if_ir_raw [11]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [12]),
        .I4(\s1[53]_i_4_n_0 ),
        .I5(\PREFETCHER.if_ir_raw [13]),
        .O(\s1[53]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[53]_i_3 
       (.I0(\rptr_reg[0]_0 [3]),
        .I1(array_reg_0_1_0_5_n_2),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[53]_i_5_n_0 ),
        .O(\s1[53]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \s1[53]_i_4 
       (.I0(\PREFETCHER.if_ir_raw [2]),
        .I1(\PREFETCHER.if_ir_raw [6]),
        .I2(\PREFETCHER.if_ir_raw [3]),
        .I3(\PREFETCHER.if_ir_raw [11]),
        .I4(\PREFETCHER.if_ir_raw [5]),
        .I5(\PREFETCHER.if_ir_raw [4]),
        .O(\s1[53]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F0005054F000000)) 
    \s1[53]_i_5 
       (.I0(\PREFETCHER.if_ir_raw [15]),
        .I1(\s1[45]_i_4_n_0 ),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [12]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [11]),
        .O(\s1[53]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[54]_i_1 
       (.I0(\s1[54]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[54]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[19]));
  LUT6 #(
    .INIT(64'hFFFFDF3000000000)) 
    \s1[54]_i_2 
       (.I0(\PREFETCHER.expander/illegal_instr_c80_in ),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.if_ir_raw [1]),
        .I3(\PREFETCHER.if_ir_raw [15]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [2]),
        .O(\s1[54]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[54]_i_3 
       (.I0(\rptr_reg[0]_0 [4]),
        .I1(dout[2]),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[54]_i_4_n_0 ),
        .O(\s1[54]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s1[54]_i_4 
       (.I0(\PREFETCHER.expander/p_1_out [20]),
        .I1(\PREFETCHER.if_ir_raw [13]),
        .I2(\PREFETCHER.if_ir_raw [12]),
        .I3(\PREFETCHER.if_ir_raw [14]),
        .I4(\PREFETCHER.if_ir_raw [15]),
        .I5(\s1[54]_i_6_n_0 ),
        .O(\s1[54]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \s1[54]_i_5 
       (.I0(rsel),
        .I1(array_reg_0_1_0_5_n_3),
        .I2(\rptr_reg[0]_0 [2]),
        .O(\PREFETCHER.expander/p_1_out [20]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hB0FFB000)) 
    \s1[54]_i_6 
       (.I0(\s1[45]_i_4_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.if_ir_raw [12]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [2]),
        .O(\s1[54]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[54]_rep_i_1 
       (.I0(\s1[54]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[54]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(\s1_reg[54]_rep ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[55]_i_1 
       (.I0(\s1[55]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[55]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[20]));
  LUT6 #(
    .INIT(64'hFFFFDF3000000000)) 
    \s1[55]_i_2 
       (.I0(\PREFETCHER.expander/illegal_instr_c80_in ),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.if_ir_raw [1]),
        .I3(\PREFETCHER.if_ir_raw [15]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [3]),
        .O(\s1[55]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[55]_i_3 
       (.I0(\rptr_reg[0]_0 [5]),
        .I1(dout[3]),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[55]_i_4_n_0 ),
        .O(\s1[55]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h45FF4000)) 
    \s1[55]_i_4 
       (.I0(\PREFETCHER.if_ir_raw [15]),
        .I1(\s1[57]_i_9_n_0 ),
        .I2(\PREFETCHER.if_ir_raw [13]),
        .I3(\PREFETCHER.if_ir_raw [14]),
        .I4(\PREFETCHER.if_ir_raw [3]),
        .O(\s1[55]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[56]_i_1 
       (.I0(\s1[56]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[56]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[21]));
  LUT6 #(
    .INIT(64'hFF00BF83FF00BC80)) 
    \s1[56]_i_2 
       (.I0(\s1[56]_i_4_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [4]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [6]),
        .O(\s1[56]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[56]_i_3 
       (.I0(\rptr_reg[0]_0 [6]),
        .I1(dout[4]),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[56]_i_6_n_0 ),
        .O(\s1[56]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8883000FFCC3300)) 
    \s1[56]_i_4 
       (.I0(array_reg_0_1_12_15_n_3),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [14]),
        .I3(\rptr_reg[0]_0 [4]),
        .I4(dout[2]),
        .I5(\PREFETCHER.expander/illegal_instr_c80_in ),
        .O(\s1[56]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[56]_i_5 
       (.I0(dout[2]),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [4]),
        .O(\PREFETCHER.if_ir_raw [4]));
  LUT5 #(
    .INIT(32'h45FF4000)) 
    \s1[56]_i_6 
       (.I0(\PREFETCHER.if_ir_raw [15]),
        .I1(\s1[57]_i_9_n_0 ),
        .I2(\PREFETCHER.if_ir_raw [13]),
        .I3(\PREFETCHER.if_ir_raw [14]),
        .I4(\PREFETCHER.if_ir_raw [4]),
        .O(\s1[56]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \s1[57]_i_1 
       (.I0(\PREFETCHER.expander/p_3_out [23]),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.expander/p_0_out [23]),
        .I3(\PREFETCHER.if_ir_raw [0]),
        .I4(\s1[57]_i_4_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[22]));
  LUT5 #(
    .INIT(32'hFFFFEFEA)) 
    \s1[57]_i_2 
       (.I0(\PREFETCHER.if_ir_raw [15]),
        .I1(\PREFETCHER.if_ir_raw [10]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [5]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .O(\PREFETCHER.expander/p_3_out [23]));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \s1[57]_i_3 
       (.I0(\PREFETCHER.if_ir_raw [13]),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.expander/illegal_instr_c80_in ),
        .I3(\PREFETCHER.if_ir_raw [15]),
        .I4(\PREFETCHER.if_ir_raw [5]),
        .O(\PREFETCHER.expander/p_0_out [23]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[57]_i_4 
       (.I0(\rptr_reg[0]_0 [7]),
        .I1(dout[5]),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[57]_i_7_n_0 ),
        .O(\s1[57]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[57]_i_5 
       (.I0(array_reg_0_1_6_11_n_5),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [10]),
        .O(\PREFETCHER.if_ir_raw [10]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s1[57]_i_6 
       (.I0(\PREFETCHER.if_ir_raw [5]),
        .I1(\PREFETCHER.if_ir_raw [3]),
        .I2(\PREFETCHER.if_ir_raw [2]),
        .I3(\PREFETCHER.if_ir_raw [6]),
        .I4(\PREFETCHER.if_ir_raw [4]),
        .O(\PREFETCHER.expander/illegal_instr_c80_in ));
  LUT6 #(
    .INIT(64'h3033FFFF30000044)) 
    \s1[57]_i_7 
       (.I0(\s1[57]_i_8_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [15]),
        .I2(\s1[57]_i_9_n_0 ),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [14]),
        .I5(\PREFETCHER.if_ir_raw [5]),
        .O(\s1[57]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h47CF77FF)) 
    \s1[57]_i_8 
       (.I0(array_reg_0_1_6_11_n_4),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [11]),
        .I3(array_reg_0_1_6_11_n_5),
        .I4(\rptr_reg[0]_0 [10]),
        .O(\s1[57]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \s1[57]_i_9 
       (.I0(\rptr_reg[0]_0 [12]),
        .I1(rsel),
        .I2(array_reg_0_1_12_15_n_1),
        .I3(\s1[45]_i_4_n_0 ),
        .O(\s1[57]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[58]_i_1 
       (.I0(\s1[58]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[58]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[23]));
  LUT6 #(
    .INIT(64'hC0A0C0A0C0CFC0C0)) 
    \s1[58]_i_2 
       (.I0(\s1[58]_i_4_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [6]),
        .I2(\PREFETCHER.if_ir_raw [1]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [11]),
        .I5(\PREFETCHER.if_ir_raw [15]),
        .O(\s1[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[58]_i_3 
       (.I0(\rptr_reg[0]_0 [8]),
        .I1(dout[6]),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[58]_i_7_n_0 ),
        .O(\s1[58]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8883000FFCC3300)) 
    \s1[58]_i_4 
       (.I0(array_reg_0_1_12_15_n_3),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [14]),
        .I3(\rptr_reg[0]_0 [6]),
        .I4(dout[4]),
        .I5(\PREFETCHER.expander/illegal_instr_c80_in ),
        .O(\s1[58]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[58]_i_5 
       (.I0(dout[4]),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [6]),
        .O(\PREFETCHER.if_ir_raw [6]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[58]_i_6 
       (.I0(array_reg_0_1_6_11_n_4),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [11]),
        .O(\PREFETCHER.if_ir_raw [11]));
  LUT6 #(
    .INIT(64'h2F222FFF20222000)) 
    \s1[58]_i_7 
       (.I0(\s1[58]_i_8_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(array_reg_0_1_12_15_n_2),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [15]),
        .I5(\s1[58]_i_9_n_0 ),
        .O(\s1[58]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB5B5B5A0A0A0B5A0)) 
    \s1[58]_i_8 
       (.I0(\PREFETCHER.if_ir_raw [13]),
        .I1(\PREFETCHER.if_ir_raw [10]),
        .I2(\PREFETCHER.if_ir_raw [11]),
        .I3(\rptr_reg[0]_0 [6]),
        .I4(rsel),
        .I5(dout[4]),
        .O(\s1[58]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0FFFF8F800000)) 
    \s1[58]_i_9 
       (.I0(\PREFETCHER.if_ir_raw [12]),
        .I1(\s1[45]_i_4_n_0 ),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [11]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [6]),
        .O(\s1[58]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[59]_i_1 
       (.I0(\s1[59]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[59]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[24]));
  LUT6 #(
    .INIT(64'hEF00EFEFEF000000)) 
    \s1[59]_i_2 
       (.I0(\PREFETCHER.if_ir_raw [13]),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.if_ir_raw [1]),
        .I3(array_reg_0_1_12_15_n_1),
        .I4(rsel),
        .I5(\rptr_reg[0]_0 [12]),
        .O(\s1[59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[59]_i_3 
       (.I0(\rptr_reg[0]_0 [9]),
        .I1(array_reg_0_1_6_11_n_2),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[59]_i_4_n_0 ),
        .O(\s1[59]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \s1[59]_i_4 
       (.I0(\PREFETCHER.if_ir_raw [14]),
        .I1(\PREFETCHER.if_ir_raw [2]),
        .I2(\PREFETCHER.if_ir_raw [13]),
        .I3(\PREFETCHER.expander/p_1_out [31]),
        .I4(\PREFETCHER.if_ir_raw [15]),
        .I5(\s1[59]_i_5_n_0 ),
        .O(\s1[59]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \s1[59]_i_5 
       (.I0(\s1[45]_i_4_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.if_ir_raw [2]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [12]),
        .O(\s1[59]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \s1[60]_i_1 
       (.I0(\PREFETCHER.expander/p_3_out [26]),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.expander/p_0_out [26]),
        .I3(\PREFETCHER.if_ir_raw [0]),
        .I4(\s1[60]_i_4_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[25]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \s1[60]_i_2 
       (.I0(\PREFETCHER.if_ir_raw [15]),
        .I1(\PREFETCHER.if_ir_raw [13]),
        .I2(\PREFETCHER.if_ir_raw [5]),
        .I3(\PREFETCHER.if_ir_raw [14]),
        .I4(\PREFETCHER.if_ir_raw [7]),
        .O(\PREFETCHER.expander/p_3_out [26]));
  LUT5 #(
    .INIT(32'hCD88C888)) 
    \s1[60]_i_3 
       (.I0(\PREFETCHER.if_ir_raw [13]),
        .I1(\PREFETCHER.if_ir_raw [7]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [14]),
        .I4(\PREFETCHER.if_ir_raw [2]),
        .O(\PREFETCHER.expander/p_0_out [26]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[60]_i_4 
       (.I0(\rptr_reg[0]_0 [10]),
        .I1(array_reg_0_1_6_11_n_5),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[60]_i_7_n_0 ),
        .O(\s1[60]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[60]_i_5 
       (.I0(dout[3]),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [5]),
        .O(\PREFETCHER.if_ir_raw [5]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[60]_i_6 
       (.I0(array_reg_0_1_0_5_n_3),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [2]),
        .O(\PREFETCHER.if_ir_raw [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s1[60]_i_7 
       (.I0(\PREFETCHER.if_ir_raw [5]),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\s1[60]_i_8_n_0 ),
        .I3(\PREFETCHER.if_ir_raw [15]),
        .I4(\s1[60]_i_9_n_0 ),
        .O(\s1[60]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \s1[60]_i_8 
       (.I0(\PREFETCHER.if_ir_raw [7]),
        .I1(\PREFETCHER.if_ir_raw [13]),
        .I2(\PREFETCHER.if_ir_raw [11]),
        .I3(\PREFETCHER.if_ir_raw [12]),
        .I4(\PREFETCHER.if_ir_raw [10]),
        .O(\s1[60]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \s1[60]_i_9 
       (.I0(\s1[45]_i_4_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [5]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [7]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [12]),
        .O(\s1[60]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \s1[61]_i_1 
       (.I0(\s1[61]_i_2_n_0 ),
        .I1(\rptr_reg[0]_0 [0]),
        .I2(rsel),
        .I3(dout[0]),
        .I4(\s1[61]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[26]));
  LUT6 #(
    .INIT(64'hCC00C000C808C300)) 
    \s1[61]_i_2 
       (.I0(\PREFETCHER.if_ir_raw [3]),
        .I1(\PREFETCHER.if_ir_raw [1]),
        .I2(\PREFETCHER.if_ir_raw [13]),
        .I3(\PREFETCHER.if_ir_raw [8]),
        .I4(\PREFETCHER.if_ir_raw [14]),
        .I5(\PREFETCHER.if_ir_raw [15]),
        .O(\s1[61]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[61]_i_3 
       (.I0(\rptr_reg[0]_0 [11]),
        .I1(array_reg_0_1_6_11_n_4),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[61]_i_4_n_0 ),
        .O(\s1[61]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \s1[61]_i_4 
       (.I0(\PREFETCHER.if_ir_raw [14]),
        .I1(\PREFETCHER.if_ir_raw [6]),
        .I2(\PREFETCHER.if_ir_raw [13]),
        .I3(\PREFETCHER.expander/p_1_out [31]),
        .I4(\PREFETCHER.if_ir_raw [15]),
        .I5(\s1[61]_i_6_n_0 ),
        .O(\s1[61]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0C0C000A0)) 
    \s1[61]_i_5 
       (.I0(\rptr_reg[0]_0 [11]),
        .I1(array_reg_0_1_6_11_n_4),
        .I2(\PREFETCHER.if_ir_raw [12]),
        .I3(\rptr_reg[0]_0 [10]),
        .I4(rsel),
        .I5(array_reg_0_1_6_11_n_5),
        .O(\PREFETCHER.expander/p_1_out [31]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \s1[61]_i_6 
       (.I0(\s1[45]_i_4_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [3]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [6]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [12]),
        .O(\s1[61]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    \s1[62]_i_1 
       (.I0(\PREFETCHER.if_ir_raw [1]),
        .I1(\s1[62]_i_2_n_0 ),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [0]),
        .I4(\s1[62]_i_3_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[27]));
  LUT6 #(
    .INIT(64'h0000000047034400)) 
    \s1[62]_i_2 
       (.I0(array_reg_0_1_12_15_n_3),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [14]),
        .I3(array_reg_0_1_6_11_n_2),
        .I4(\rptr_reg[0]_0 [9]),
        .I5(\PREFETCHER.if_ir_raw [13]),
        .O(\s1[62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[62]_i_3 
       (.I0(\rptr_reg[0]_0 [12]),
        .I1(array_reg_0_1_12_15_n_1),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[62]_i_4_n_0 ),
        .O(\s1[62]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \s1[62]_i_4 
       (.I0(\s1[62]_i_5_n_0 ),
        .I1(array_reg_0_1_12_15_n_2),
        .I2(rsel),
        .I3(\rptr_reg[0]_0 [15]),
        .I4(\s1[62]_i_6_n_0 ),
        .O(\s1[62]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA4040EFEA4040)) 
    \s1[62]_i_5 
       (.I0(\PREFETCHER.if_ir_raw [14]),
        .I1(\PREFETCHER.if_ir_raw [9]),
        .I2(\PREFETCHER.if_ir_raw [13]),
        .I3(\PREFETCHER.if_ir_raw [11]),
        .I4(\PREFETCHER.if_ir_raw [12]),
        .I5(\PREFETCHER.if_ir_raw [10]),
        .O(\s1[62]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \s1[62]_i_6 
       (.I0(\s1[45]_i_4_n_0 ),
        .I1(\PREFETCHER.if_ir_raw [4]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [9]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [12]),
        .O(\s1[62]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    \s1[63]_i_1 
       (.I0(\PREFETCHER.if_ir_raw [1]),
        .I1(\s1[63]_i_3_n_0 ),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [0]),
        .I4(\s1[63]_i_6_n_0 ),
        .I5(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[63]_i_2 
       (.I0(dout[1]),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [1]),
        .O(\PREFETCHER.if_ir_raw [1]));
  LUT6 #(
    .INIT(64'h0000000047034400)) 
    \s1[63]_i_3 
       (.I0(array_reg_0_1_12_15_n_3),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [14]),
        .I3(array_reg_0_1_6_11_n_5),
        .I4(\rptr_reg[0]_0 [10]),
        .I5(\PREFETCHER.if_ir_raw [13]),
        .O(\s1[63]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[63]_i_4 
       (.I0(array_reg_0_1_12_15_n_2),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [15]),
        .O(\PREFETCHER.if_ir_raw [15]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s1[63]_i_5 
       (.I0(dout[0]),
        .I1(rsel),
        .I2(\rptr_reg[0]_0 [0]),
        .O(\PREFETCHER.if_ir_raw [0]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[63]_i_6 
       (.I0(\rptr_reg[0]_0 [13]),
        .I1(array_reg_0_1_12_15_n_0),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[63]_i_7_n_0 ),
        .O(\s1[63]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F3FB0F000000)) 
    \s1[63]_i_7 
       (.I0(\PREFETCHER.if_ir_raw [11]),
        .I1(\PREFETCHER.if_ir_raw [15]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [10]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [12]),
        .O(\s1[63]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    \s1[64]_i_1 
       (.I0(\s1[64]_i_2_n_0 ),
        .I1(dout[0]),
        .I2(rsel),
        .I3(\rptr_reg[0]_0 [0]),
        .I4(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[29]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[64]_i_2 
       (.I0(\rptr_reg[0]_0 [14]),
        .I1(array_reg_0_1_12_15_n_3),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[64]_i_3_n_0 ),
        .O(\s1[64]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FBFB0F000808)) 
    \s1[64]_i_3 
       (.I0(\PREFETCHER.expander/p_1_out [30]),
        .I1(\PREFETCHER.if_ir_raw [15]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [8]),
        .I4(\PREFETCHER.if_ir_raw [13]),
        .I5(\PREFETCHER.if_ir_raw [12]),
        .O(\s1[64]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1FF010F0)) 
    \s1[64]_i_4 
       (.I0(\PREFETCHER.if_ir_raw [5]),
        .I1(\PREFETCHER.if_ir_raw [6]),
        .I2(\PREFETCHER.if_ir_raw [10]),
        .I3(\PREFETCHER.if_ir_raw [11]),
        .I4(\PREFETCHER.if_ir_raw [12]),
        .O(\PREFETCHER.expander/p_1_out [30]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FF0004)) 
    \s1[65]_i_10 
       (.I0(rsel_reg_2),
        .I1(rsel_reg_3),
        .I2(\s1[65]_i_16_n_0 ),
        .I3(\PREFETCHER.if_ir_raw [14]),
        .I4(\PREFETCHER.if_ir_raw [15]),
        .I5(\PREFETCHER.if_ir_raw [13]),
        .O(\PREFETCHER.expander/illegal_instr_c30_out ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \s1[65]_i_11 
       (.I0(\PREFETCHER.if_ir_raw [10]),
        .I1(\PREFETCHER.if_ir_raw [11]),
        .I2(\PREFETCHER.if_ir_raw [7]),
        .I3(\PREFETCHER.if_ir_raw [8]),
        .I4(\PREFETCHER.if_ir_raw [9]),
        .O(\PREFETCHER.expander/illegal_instr_c8 ));
  LUT6 #(
    .INIT(64'h202A000A20200000)) 
    \s1[65]_i_13 
       (.I0(\PREFETCHER.if_ir_raw [13]),
        .I1(array_reg_0_1_12_15_n_2),
        .I2(rsel),
        .I3(\rptr_reg[0]_0 [15]),
        .I4(array_reg_0_1_12_15_n_3),
        .I5(\rptr_reg[0]_0 [14]),
        .O(\PREFETCHER.expander/p_5_in ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    \s1[65]_i_16 
       (.I0(\PREFETCHER.if_ir_raw [12]),
        .I1(\PREFETCHER.if_ir_raw [11]),
        .I2(array_reg_0_1_6_11_n_2),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [9]),
        .I5(\PREFETCHER.if_ir_raw [10]),
        .O(\s1[65]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \s1[65]_i_3 
       (.I0(\s1[65]_i_4_n_0 ),
        .I1(dout[0]),
        .I2(rsel),
        .I3(\rptr_reg[0]_0 [0]),
        .I4(\PREFETCHER.expander/illegal_instr_c ),
        .O(if_ir[30]));
  LUT6 #(
    .INIT(64'hAFCCAFFFA0CCA000)) 
    \s1[65]_i_4 
       (.I0(\rptr_reg[0]_0 [15]),
        .I1(array_reg_0_1_12_15_n_2),
        .I2(dout[1]),
        .I3(rsel),
        .I4(\rptr_reg[0]_0 [1]),
        .I5(\s1[65]_i_6_n_0 ),
        .O(\s1[65]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAAFCFCFF00)) 
    \s1[65]_i_5 
       (.I0(\PREFETCHER.expander/illegal_instr_c2 ),
        .I1(\PREFETCHER.expander/illegal_instr_c48_out ),
        .I2(\PREFETCHER.expander/illegal_instr_c4 ),
        .I3(\PREFETCHER.expander/illegal_instr_c30_out ),
        .I4(\PREFETCHER.if_ir_raw [0]),
        .I5(\PREFETCHER.if_ir_raw [1]),
        .O(\PREFETCHER.expander/illegal_instr_c ));
  LUT6 #(
    .INIT(64'hEEFEFFFF00000000)) 
    \s1[65]_i_6 
       (.I0(\PREFETCHER.if_ir_raw [14]),
        .I1(\PREFETCHER.if_ir_raw [13]),
        .I2(\PREFETCHER.if_ir_raw [11]),
        .I3(\PREFETCHER.if_ir_raw [10]),
        .I4(\PREFETCHER.if_ir_raw [15]),
        .I5(\PREFETCHER.if_ir_raw [12]),
        .O(\s1[65]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF2BFF28FF0BFF08)) 
    \s1[65]_i_7 
       (.I0(\PREFETCHER.expander/illegal_instr_c8 ),
        .I1(\PREFETCHER.if_ir_raw [14]),
        .I2(\PREFETCHER.if_ir_raw [15]),
        .I3(\PREFETCHER.if_ir_raw [13]),
        .I4(\PREFETCHER.if_ir_raw [12]),
        .I5(\PREFETCHER.expander/illegal_instr_c80_in ),
        .O(\PREFETCHER.expander/illegal_instr_c2 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \s1[65]_i_8 
       (.I0(rsel_reg_1),
        .I1(\PREFETCHER.if_ir_raw [2]),
        .I2(\PREFETCHER.if_ir_raw [3]),
        .I3(\PREFETCHER.if_ir_raw [6]),
        .I4(\PREFETCHER.if_ir_raw [12]),
        .I5(\PREFETCHER.expander/p_5_in ),
        .O(\PREFETCHER.expander/illegal_instr_c48_out ));
  LUT6 #(
    .INIT(64'h0400000004000400)) 
    \s1[65]_i_9 
       (.I0(\PREFETCHER.if_ir_raw [13]),
        .I1(\PREFETCHER.if_ir_raw [15]),
        .I2(\PREFETCHER.if_ir_raw [14]),
        .I3(\PREFETCHER.if_ir_raw [12]),
        .I4(\PREFETCHER.if_ir_raw [10]),
        .I5(\PREFETCHER.if_ir_raw [11]),
        .O(\PREFETCHER.expander/illegal_instr_c4 ));
  MUXF7 \s1_reg[46]_i_3 
       (.I0(\s1[46]_i_5_n_0 ),
        .I1(\s1[46]_i_6_n_0 ),
        .O(\s1_reg[46]_i_3_n_0 ),
        .S(\PREFETCHER.if_ir_raw [15]));
  MUXF7 \s1_reg[47]_i_3 
       (.I0(\s1[47]_i_4_n_0 ),
        .I1(\s1[47]_i_5_n_0 ),
        .O(\s1_reg[47]_i_3_n_0 ),
        .S(\PREFETCHER.if_ir_raw [15]));
  MUXF7 \s1_reg[48]_i_3 
       (.I0(\s1[48]_i_4_n_0 ),
        .I1(\s1[48]_i_5_n_0 ),
        .O(\s1_reg[48]_i_3_n_0 ),
        .S(\PREFETCHER.if_ir_raw [15]));
  MUXF7 \s1_reg[49]_i_3 
       (.I0(\s1[49]_i_5_n_0 ),
        .I1(\s1[49]_i_6_n_0 ),
        .O(\s1_reg[49]_i_3_n_0 ),
        .S(\PREFETCHER.if_ir_raw [15]));
  LUT6 #(
    .INIT(64'h0020FFEFFFEF0020)) 
    \wptr[0]_i_1__0 
       (.I0(rptr_1),
        .I1(\PIPELINE.state [2]),
        .I2(\PIPELINE.state [0]),
        .I3(\PIPELINE.state [1]),
        .I4(\wptr[0]_i_2__0_n_0 ),
        .I5(wptr_0),
        .O(\wptr[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h20AA)) 
    \wptr[0]_i_2__0 
       (.I0(\pingpong[1].w ),
        .I1(\pingpong[1].empty ),
        .I2(\pingpong[1].r ),
        .I3(\pingpong[1].full ),
        .O(\wptr[0]_i_2__0_n_0 ));
  FDRE \wptr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\wptr[0]_i_1__0_n_0 ),
        .Q(wptr_0),
        .R(\rst_r_reg[9] ));
  LUT6 #(
    .INIT(64'h00000000AA6A6A6A)) 
    wsel_i_1
       (.I0(wsel_reg_0),
        .I1(i_resp_latched),
        .I2(\PREFETCHER.i_resp_16_32b ),
        .I3(\pingpong[1].full ),
        .I4(\pingpong[0].full ),
        .I5(\d_reg[2] ),
        .O(wsel_reg));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module femto_bd_fifo__parameterized0
   (SR,
    \rscnt_reg[0] ,
    \state_reg[1] ,
    \state_reg[1]_0 ,
    D,
    \state_reg[3] ,
    \state_reg[3]_0 ,
    \state_reg[1]_1 ,
    \rdata_reg[8] ,
    E,
    \state_reg[1]_2 ,
    \state_reg[0] ,
    \cnt_reg[7] ,
    \rscnt_reg[0]_0 ,
    \cnt_reg[2] ,
    \rscnt_reg[4] ,
    clk,
    \cnt_reg[7]_0 ,
    \state_reg[1]_3 ,
    spi_csb_reg,
    spi_csb_reg_0,
    \rst_r_reg[9] ,
    nor_spi_csb,
    \state_reg[1]_4 ,
    tx_resp_reg,
    Q,
    qspi_d_addr,
    \wscnt_reg[6] ,
    \state_reg[1]_5 ,
    \rscnt_reg[6] ,
    \norcsr_reg[7] ,
    spi_csb_reg_1,
    \state_reg[3]_1 ,
    rx_resp_reg,
    dmy_resp_reg,
    io_rx_resp,
    qspi_d_wdata,
    qspi_d_w_rb,
    \state_reg[3]_2 ,
    qspi_d_req,
    qspi_d_acc,
    spi_csb_reg_2,
    empty_reg_0,
    rstn,
    spi_csb_reg_3,
    rxq_d);
  output [0:0]SR;
  output \rscnt_reg[0] ;
  output [0:0]\state_reg[1] ;
  output \state_reg[1]_0 ;
  output [7:0]D;
  output [0:0]\state_reg[3] ;
  output \state_reg[3]_0 ;
  output \state_reg[1]_1 ;
  output \rdata_reg[8] ;
  output [0:0]E;
  output \state_reg[1]_2 ;
  output \state_reg[0] ;
  output \cnt_reg[7] ;
  output [0:0]\rscnt_reg[0]_0 ;
  output \cnt_reg[2] ;
  output [0:0]\rscnt_reg[4] ;
  input clk;
  input \cnt_reg[7]_0 ;
  input \state_reg[1]_3 ;
  input spi_csb_reg;
  input spi_csb_reg_0;
  input \rst_r_reg[9] ;
  input nor_spi_csb;
  input \state_reg[1]_4 ;
  input tx_resp_reg;
  input [7:0]Q;
  input [2:0]qspi_d_addr;
  input [6:0]\wscnt_reg[6] ;
  input \state_reg[1]_5 ;
  input [6:0]\rscnt_reg[6] ;
  input [7:0]\norcsr_reg[7] ;
  input spi_csb_reg_1;
  input \state_reg[3]_1 ;
  input rx_resp_reg;
  input dmy_resp_reg;
  input io_rx_resp;
  input [0:0]qspi_d_wdata;
  input qspi_d_w_rb;
  input [3:0]\state_reg[3]_2 ;
  input qspi_d_req;
  input [1:0]qspi_d_acc;
  input spi_csb_reg_2;
  input empty_reg_0;
  input rstn;
  input spi_csb_reg_3;
  input [7:0]rxq_d;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire array__0;
  wire array_reg_0_15_0_5_i_2_n_0;
  wire array_reg_0_15_0_5_i_3_n_0;
  wire clk;
  wire \cnt_reg[2] ;
  wire \cnt_reg[7] ;
  wire \cnt_reg[7]_0 ;
  wire dmy_resp_reg;
  wire [7:0]dout_0;
  wire empty_i_1_n_0;
  wire empty_i_2_n_0;
  wire empty_i_3_n_0;
  wire empty_reg_0;
  wire full_i_1_n_0;
  wire full_i_2__0_n_0;
  wire full_i_3__0_n_0;
  wire full_i_4_n_0;
  wire io_rx_resp;
  wire [3:0]next_rptr;
  wire nor_spi_csb;
  wire [7:0]\norcsr_reg[7] ;
  wire [3:0]p_0_in__0;
  wire [1:0]qspi_d_acc;
  wire [2:0]qspi_d_addr;
  wire qspi_d_req;
  wire qspi_d_w_rb;
  wire [0:0]qspi_d_wdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata_reg[8] ;
  wire \rptr[0]_i_1__0_n_0 ;
  wire [3:0]rptr_reg;
  wire \rscnt_reg[0] ;
  wire [0:0]\rscnt_reg[0]_0 ;
  wire [0:0]\rscnt_reg[4] ;
  wire [6:0]\rscnt_reg[6] ;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire rx_resp_reg;
  wire [7:0]rxq_d;
  wire rxq_empty;
  wire spi_csb_reg;
  wire spi_csb_reg_0;
  wire spi_csb_reg_1;
  wire spi_csb_reg_2;
  wire spi_csb_reg_3;
  wire \state[3]_i_5_n_0 ;
  wire \state_reg[0] ;
  wire [0:0]\state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire \state_reg[1]_3 ;
  wire \state_reg[1]_4 ;
  wire \state_reg[1]_5 ;
  wire [0:0]\state_reg[3] ;
  wire \state_reg[3]_0 ;
  wire \state_reg[3]_1 ;
  wire [3:0]\state_reg[3]_2 ;
  wire tx_resp_reg;
  wire \wptr[3]_i_1__0_n_0 ;
  wire \wptr_reg_n_0_[0] ;
  wire \wptr_reg_n_0_[1] ;
  wire \wptr_reg_n_0_[2] ;
  wire \wptr_reg_n_0_[3] ;
  wire [6:0]\wscnt_reg[6] ;
  wire [1:0]NLW_array_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_15_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_15_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_15_6_7_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_15_0_5
       (.ADDRA({1'b0,rptr_reg}),
        .ADDRB({1'b0,rptr_reg}),
        .ADDRC({1'b0,rptr_reg}),
        .ADDRD({1'b0,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(rxq_d[1:0]),
        .DIB(rxq_d[3:2]),
        .DIC(rxq_d[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(dout_0[1:0]),
        .DOB(dout_0[3:2]),
        .DOC(dout_0[5:4]),
        .DOD(NLW_array_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array__0));
  LUT6 #(
    .INIT(64'h0020000022220000)) 
    array_reg_0_15_0_5_i_1
       (.I0(rstn),
        .I1(array_reg_0_15_0_5_i_2_n_0),
        .I2(array_reg_0_15_0_5_i_3_n_0),
        .I3(rxq_empty),
        .I4(io_rx_resp),
        .I5(\rscnt_reg[0] ),
        .O(array__0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    array_reg_0_15_0_5_i_2
       (.I0(\rdata_reg[8] ),
        .I1(qspi_d_addr[2]),
        .I2(qspi_d_addr[1]),
        .I3(qspi_d_wdata),
        .I4(qspi_d_addr[0]),
        .I5(qspi_d_w_rb),
        .O(array_reg_0_15_0_5_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000020)) 
    array_reg_0_15_0_5_i_3
       (.I0(\rdata_reg[8] ),
        .I1(qspi_d_addr[2]),
        .I2(qspi_d_addr[1]),
        .I3(qspi_d_addr[0]),
        .I4(qspi_d_w_rb),
        .O(array_reg_0_15_0_5_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_15_6_7
       (.ADDRA({1'b0,rptr_reg}),
        .ADDRB({1'b0,rptr_reg}),
        .ADDRC({1'b0,rptr_reg}),
        .ADDRD({1'b0,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(rxq_d[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(dout_0[7:6]),
        .DOB(NLW_array_reg_0_15_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_array_reg_0_15_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_array_reg_0_15_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array__0));
  LUT3 #(
    .INIT(8'h07)) 
    \cnt[2]_i_4 
       (.I0(nor_spi_csb),
        .I1(\rscnt_reg[0] ),
        .I2(spi_csb_reg_3),
        .O(\cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[7]_i_9__0 
       (.I0(\rscnt_reg[0] ),
        .I1(nor_spi_csb),
        .O(\cnt_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF02CF00)) 
    empty_i_1
       (.I0(empty_i_2_n_0),
        .I1(\rscnt_reg[0] ),
        .I2(io_rx_resp),
        .I3(rxq_empty),
        .I4(array_reg_0_15_0_5_i_3_n_0),
        .I5(\rscnt_reg[0]_0 ),
        .O(empty_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000006AAA9555)) 
    empty_i_2
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[2]),
        .I4(\wptr_reg_n_0_[3] ),
        .I5(empty_i_3_n_0),
        .O(empty_i_2_n_0));
  LUT6 #(
    .INIT(64'hF6FFFF9FFF6FF6FF)) 
    empty_i_3
       (.I0(rptr_reg[2]),
        .I1(\wptr_reg_n_0_[2] ),
        .I2(rptr_reg[0]),
        .I3(\wptr_reg_n_0_[0] ),
        .I4(\wptr_reg_n_0_[1] ),
        .I5(rptr_reg[1]),
        .O(empty_i_3_n_0));
  FDRE empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_i_1_n_0),
        .Q(rxq_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F0E0F5F0)) 
    full_i_1
       (.I0(rxq_empty),
        .I1(io_rx_resp),
        .I2(\rscnt_reg[0] ),
        .I3(full_i_2__0_n_0),
        .I4(array_reg_0_15_0_5_i_3_n_0),
        .I5(\rscnt_reg[0]_0 ),
        .O(full_i_1_n_0));
  LUT6 #(
    .INIT(64'h0006090009000009)) 
    full_i_2__0
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(rptr_reg[3]),
        .I2(full_i_3__0_n_0),
        .I3(rptr_reg[2]),
        .I4(full_i_4_n_0),
        .I5(\wptr_reg_n_0_[2] ),
        .O(full_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hF96FFFFF)) 
    full_i_3__0
       (.I0(\wptr_reg_n_0_[1] ),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(\wptr_reg_n_0_[0] ),
        .I4(io_rx_resp),
        .O(full_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_i_4
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .O(full_i_4_n_0));
  FDRE full_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_i_1_n_0),
        .Q(\rscnt_reg[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[0]_i_1 
       (.I0(Q[0]),
        .I1(qspi_d_addr[2]),
        .I2(\wscnt_reg[6] [0]),
        .I3(qspi_d_addr[0]),
        .I4(\rdata[0]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0C0C0AFA0CFCF)) 
    \rdata[0]_i_2 
       (.I0(\norcsr_reg[7] [0]),
        .I1(\rscnt_reg[6] [0]),
        .I2(qspi_d_addr[2]),
        .I3(dout_0[0]),
        .I4(qspi_d_addr[1]),
        .I5(spi_csb_reg_2),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000200202200220)) 
    \rdata[11]_i_3 
       (.I0(qspi_d_req),
        .I1(qspi_d_acc[1]),
        .I2(qspi_d_addr[2]),
        .I3(qspi_d_addr[1]),
        .I4(qspi_d_addr[0]),
        .I5(qspi_d_acc[0]),
        .O(\rdata_reg[8] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[1]_i_1 
       (.I0(Q[1]),
        .I1(qspi_d_addr[2]),
        .I2(\wscnt_reg[6] [1]),
        .I3(qspi_d_addr[0]),
        .I4(\rdata[1]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \rdata[1]_i_2 
       (.I0(\state_reg[1]_5 ),
        .I1(\rscnt_reg[6] [1]),
        .I2(qspi_d_addr[1]),
        .I3(\norcsr_reg[7] [1]),
        .I4(qspi_d_addr[2]),
        .I5(dout_0[1]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[2]_i_1 
       (.I0(Q[2]),
        .I1(qspi_d_addr[2]),
        .I2(\wscnt_reg[6] [2]),
        .I3(qspi_d_addr[0]),
        .I4(\rdata[2]_i_2_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[2]_i_2 
       (.I0(\norcsr_reg[7] [2]),
        .I1(\rscnt_reg[6] [2]),
        .I2(qspi_d_addr[2]),
        .I3(qspi_d_addr[1]),
        .I4(dout_0[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[3]_i_1 
       (.I0(Q[3]),
        .I1(qspi_d_addr[2]),
        .I2(\wscnt_reg[6] [3]),
        .I3(qspi_d_addr[0]),
        .I4(\rdata[3]_i_2_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[3]_i_2 
       (.I0(\norcsr_reg[7] [3]),
        .I1(\rscnt_reg[6] [3]),
        .I2(qspi_d_addr[2]),
        .I3(qspi_d_addr[1]),
        .I4(dout_0[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[4]_i_1 
       (.I0(Q[4]),
        .I1(qspi_d_addr[2]),
        .I2(\wscnt_reg[6] [4]),
        .I3(qspi_d_addr[0]),
        .I4(\rdata[4]_i_2_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[4]_i_2 
       (.I0(\norcsr_reg[7] [4]),
        .I1(\rscnt_reg[6] [4]),
        .I2(qspi_d_addr[2]),
        .I3(qspi_d_addr[1]),
        .I4(dout_0[4]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[5]_i_1 
       (.I0(Q[5]),
        .I1(qspi_d_addr[2]),
        .I2(\wscnt_reg[6] [5]),
        .I3(qspi_d_addr[0]),
        .I4(\rdata[5]_i_2_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[5]_i_2 
       (.I0(\norcsr_reg[7] [5]),
        .I1(\rscnt_reg[6] [5]),
        .I2(qspi_d_addr[2]),
        .I3(qspi_d_addr[1]),
        .I4(dout_0[5]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[6]_i_1 
       (.I0(Q[6]),
        .I1(qspi_d_addr[2]),
        .I2(\wscnt_reg[6] [6]),
        .I3(qspi_d_addr[0]),
        .I4(\rdata[6]_i_2_n_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[6]_i_2 
       (.I0(\norcsr_reg[7] [6]),
        .I1(\rscnt_reg[6] [6]),
        .I2(qspi_d_addr[2]),
        .I3(qspi_d_addr[1]),
        .I4(dout_0[6]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCB0800000B080)) 
    \rdata[7]_i_1__0 
       (.I0(\norcsr_reg[7] [7]),
        .I1(qspi_d_addr[2]),
        .I2(qspi_d_addr[1]),
        .I3(dout_0[7]),
        .I4(qspi_d_addr[0]),
        .I5(Q[7]),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h1)) 
    resp_i_1
       (.I0(rstn),
        .O(SR));
  LUT4 #(
    .INIT(16'h08AA)) 
    \rptr[0]_i_1__0 
       (.I0(array_reg_0_15_0_5_i_3_n_0),
        .I1(io_rx_resp),
        .I2(\rscnt_reg[0] ),
        .I3(rxq_empty),
        .O(\rptr[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_2__0 
       (.I0(rptr_reg[0]),
        .O(next_rptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__0 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(next_rptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rptr[2]_i_1__0 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .O(next_rptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rptr[3]_i_1__0 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[2]),
        .O(next_rptr[3]));
  FDRE \rptr_reg[0] 
       (.C(clk),
        .CE(\rptr[0]_i_1__0_n_0 ),
        .D(next_rptr[0]),
        .Q(rptr_reg[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(clk),
        .CE(\rptr[0]_i_1__0_n_0 ),
        .D(next_rptr[1]),
        .Q(rptr_reg[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(clk),
        .CE(\rptr[0]_i_1__0_n_0 ),
        .D(next_rptr[2]),
        .Q(rptr_reg[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(clk),
        .CE(\rptr[0]_i_1__0_n_0 ),
        .D(next_rptr[3]),
        .Q(rptr_reg[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'h65)) 
    rscnt0_carry_i_5
       (.I0(\rscnt_reg[6] [1]),
        .I1(\rscnt_reg[0] ),
        .I2(io_rx_resp),
        .O(\rscnt_reg[4] ));
  LUT2 #(
    .INIT(4'hB)) 
    \rscnt[6]_i_1 
       (.I0(array_reg_0_15_0_5_i_2_n_0),
        .I1(rstn),
        .O(\rscnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h4B44)) 
    \rscnt[6]_i_2 
       (.I0(\rscnt_reg[0] ),
        .I1(io_rx_resp),
        .I2(rxq_empty),
        .I3(array_reg_0_15_0_5_i_3_n_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hEFFAEAFA)) 
    \state[0]_i_7 
       (.I0(\state_reg[3]_2 [2]),
        .I1(\rscnt_reg[0] ),
        .I2(\state_reg[3]_2 [1]),
        .I3(\state_reg[3]_2 [0]),
        .I4(empty_reg_0),
        .O(\state_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000555577F7)) 
    \state[1]_i_1 
       (.I0(\cnt_reg[7]_0 ),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg[1]_3 ),
        .I3(spi_csb_reg),
        .I4(spi_csb_reg_0),
        .I5(\rst_r_reg[9] ),
        .O(\state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state[1]_i_11 
       (.I0(\rscnt_reg[0] ),
        .I1(spi_csb_reg_2),
        .O(\state_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_7__0 
       (.I0(\rscnt_reg[0] ),
        .I1(\state_reg[3]_2 [1]),
        .I2(\state_reg[3]_2 [0]),
        .O(\state_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h00F7)) 
    \state[2]_i_3 
       (.I0(\rscnt_reg[0] ),
        .I1(nor_spi_csb),
        .I2(\state_reg[1]_4 ),
        .I3(tx_resp_reg),
        .O(\state_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[3]_i_1 
       (.I0(\state_reg[3]_0 ),
        .O(\state_reg[3] ));
  LUT6 #(
    .INIT(64'h000000000000F200)) 
    \state[3]_i_2 
       (.I0(spi_csb_reg_1),
        .I1(\state_reg[1]_1 ),
        .I2(\state_reg[3]_1 ),
        .I3(rx_resp_reg),
        .I4(\state[3]_i_5_n_0 ),
        .I5(dmy_resp_reg),
        .O(\state_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000F007F0)) 
    \state[3]_i_5 
       (.I0(\rscnt_reg[0] ),
        .I1(io_rx_resp),
        .I2(\state_reg[3]_2 [2]),
        .I3(\state_reg[3]_2 [3]),
        .I4(\state_reg[3]_2 [0]),
        .I5(\state_reg[3]_2 [1]),
        .O(\state[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \wptr[0]_i_1 
       (.I0(rptr_reg[0]),
        .I1(array_reg_0_15_0_5_i_2_n_0),
        .I2(\wptr_reg_n_0_[0] ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \wptr[1]_i_1 
       (.I0(rptr_reg[1]),
        .I1(array_reg_0_15_0_5_i_2_n_0),
        .I2(\wptr_reg_n_0_[0] ),
        .I3(\wptr_reg_n_0_[1] ),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \wptr[2]_i_1 
       (.I0(rptr_reg[2]),
        .I1(array_reg_0_15_0_5_i_2_n_0),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[1] ),
        .I4(\wptr_reg_n_0_[0] ),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hBAFABABA)) 
    \wptr[3]_i_1__0 
       (.I0(array_reg_0_15_0_5_i_2_n_0),
        .I1(\rscnt_reg[0] ),
        .I2(io_rx_resp),
        .I3(rxq_empty),
        .I4(array_reg_0_15_0_5_i_3_n_0),
        .O(\wptr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA3CCCCCCC)) 
    \wptr[3]_i_2 
       (.I0(rptr_reg[3]),
        .I1(\wptr_reg_n_0_[3] ),
        .I2(\wptr_reg_n_0_[0] ),
        .I3(\wptr_reg_n_0_[1] ),
        .I4(\wptr_reg_n_0_[2] ),
        .I5(array_reg_0_15_0_5_i_2_n_0),
        .O(p_0_in__0[3]));
  FDRE \wptr_reg[0] 
       (.C(clk),
        .CE(\wptr[3]_i_1__0_n_0 ),
        .D(p_0_in__0[0]),
        .Q(\wptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(clk),
        .CE(\wptr[3]_i_1__0_n_0 ),
        .D(p_0_in__0[1]),
        .Q(\wptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(clk),
        .CE(\wptr[3]_i_1__0_n_0 ),
        .D(p_0_in__0[2]),
        .Q(\wptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(clk),
        .CE(\wptr[3]_i_1__0_n_0 ),
        .D(p_0_in__0[3]),
        .Q(\wptr_reg_n_0_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module femto_bd_fifo__parameterized0_3
   (\rptr_reg[0]_0 ,
    dout,
    \rxq_d_reg[4] ,
    \rxq_d_reg[4]_0 ,
    \rxq_d_reg[6] ,
    \rxq_d_reg[6]_0 ,
    \d_reg[0] ,
    \rxq_d_reg[5] ,
    \rxq_d_reg[3] ,
    \rxq_d_reg[3]_0 ,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    \cnt_reg[6] ,
    \cnt_reg[6]_0 ,
    \cnt_reg[2] ,
    \state_reg[1] ,
    E,
    D,
    \d_reg[0]_0 ,
    queued_reg,
    \state_reg[1]_0 ,
    \cnt_reg[7] ,
    \wscnt_reg[0] ,
    \cnt_reg[0] ,
    \cnt_reg[2]_0 ,
    S,
    SR,
    clk,
    qspi_d_wdata,
    Q,
    spi_csb_reg,
    d,
    nor_spi_csb,
    \txq_d_reg[7] ,
    spi_csb_reg_0,
    tx_resp_reg,
    \norcsr_reg[3] ,
    \d_reg[4] ,
    \state_reg[1]_1 ,
    tx_resp_reg_0,
    \cnt_reg[7]_0 ,
    \cnt_reg[4] ,
    \cnt_reg[5] ,
    \cnt_reg[6]_1 ,
    spi_csb_reg_1,
    \state_reg[3] ,
    rx_resp_reg,
    tx_resp_reg_1,
    \FSM_onehot_state_reg[2] ,
    \state_reg[1]_2 ,
    rx_resp_reg_0,
    io_dmy_resp,
    \state_reg[1]_3 ,
    \state_reg[3]_0 ,
    queued_reg_0,
    rstn,
    \state_reg[2] ,
    \state_reg[3]_1 ,
    spi_csb_reg_2,
    spi_csb_reg_3,
    \state_reg[3]_2 ,
    full_reg_0,
    spi_csb_reg_4,
    \state_reg[2]_0 ,
    \queued_ipcsr_wdata_reg[0] ,
    empty_reg_0,
    qspi_d_w_rb,
    qspi_d_addr,
    \d_reg[34] ,
    spi_csb_reg_5,
    dmy_resp_reg,
    \cnt_reg[5]_0 ,
    io_tx_resp,
    rxq_full,
    \wscnt_reg[1] ,
    \state_reg[0]_1 ,
    spi_csb_reg_6);
  output \rptr_reg[0]_0 ;
  output [7:0]dout;
  output \rxq_d_reg[4] ;
  output \rxq_d_reg[4]_0 ;
  output \rxq_d_reg[6] ;
  output \rxq_d_reg[6]_0 ;
  output \d_reg[0] ;
  output \rxq_d_reg[5] ;
  output \rxq_d_reg[3] ;
  output \rxq_d_reg[3]_0 ;
  output [0:0]\state_reg[0] ;
  output \state_reg[0]_0 ;
  output [3:0]\cnt_reg[6] ;
  output \cnt_reg[6]_0 ;
  output \cnt_reg[2] ;
  output \state_reg[1] ;
  output [0:0]E;
  output [0:0]D;
  output \d_reg[0]_0 ;
  output queued_reg;
  output \state_reg[1]_0 ;
  output \cnt_reg[7] ;
  output [0:0]\wscnt_reg[0] ;
  output \cnt_reg[0] ;
  output \cnt_reg[2]_0 ;
  output [0:0]S;
  input [0:0]SR;
  input clk;
  input [7:0]qspi_d_wdata;
  input [2:0]Q;
  input spi_csb_reg;
  input [7:0]d;
  input nor_spi_csb;
  input [7:0]\txq_d_reg[7] ;
  input spi_csb_reg_0;
  input tx_resp_reg;
  input [0:0]\norcsr_reg[3] ;
  input \d_reg[4] ;
  input \state_reg[1]_1 ;
  input tx_resp_reg_0;
  input \cnt_reg[7]_0 ;
  input \cnt_reg[4] ;
  input \cnt_reg[5] ;
  input \cnt_reg[6]_1 ;
  input spi_csb_reg_1;
  input \state_reg[3] ;
  input rx_resp_reg;
  input tx_resp_reg_1;
  input \FSM_onehot_state_reg[2] ;
  input \state_reg[1]_2 ;
  input rx_resp_reg_0;
  input io_dmy_resp;
  input \state_reg[1]_3 ;
  input [3:0]\state_reg[3]_0 ;
  input queued_reg_0;
  input rstn;
  input \state_reg[2] ;
  input \state_reg[3]_1 ;
  input spi_csb_reg_2;
  input spi_csb_reg_3;
  input \state_reg[3]_2 ;
  input full_reg_0;
  input spi_csb_reg_4;
  input \state_reg[2]_0 ;
  input \queued_ipcsr_wdata_reg[0] ;
  input empty_reg_0;
  input qspi_d_w_rb;
  input [2:0]qspi_d_addr;
  input \d_reg[34] ;
  input spi_csb_reg_5;
  input dmy_resp_reg;
  input \cnt_reg[5]_0 ;
  input io_tx_resp;
  input rxq_full;
  input [0:0]\wscnt_reg[1] ;
  input \state_reg[0]_1 ;
  input spi_csb_reg_6;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[2] ;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire array;
  wire array_reg_0_15_0_5_i_2__0_n_0;
  wire clk;
  wire \cnt_reg[0] ;
  wire \cnt_reg[2] ;
  wire \cnt_reg[2]_0 ;
  wire \cnt_reg[4] ;
  wire \cnt_reg[5] ;
  wire \cnt_reg[5]_0 ;
  wire [3:0]\cnt_reg[6] ;
  wire \cnt_reg[6]_0 ;
  wire \cnt_reg[6]_1 ;
  wire \cnt_reg[7] ;
  wire \cnt_reg[7]_0 ;
  wire [7:0]d;
  wire \d[7]_i_4_n_0 ;
  wire \d[7]_i_7_n_0 ;
  wire \d_reg[0] ;
  wire \d_reg[0]_0 ;
  wire \d_reg[34] ;
  wire \d_reg[4] ;
  wire dmy_resp_reg;
  wire [7:0]dout;
  wire empty_i_1__0_n_0;
  wire empty_i_2__0_n_0;
  wire empty_i_3__0_n_0;
  wire empty_reg_0;
  wire full_i_1__0_n_0;
  wire full_i_2_n_0;
  wire full_i_3_n_0;
  wire full_i_4__0_n_0;
  wire full_reg_0;
  wire io_dmy_resp;
  wire io_tx_resp;
  wire [3:0]next_rptr;
  wire nor_spi_csb;
  wire [0:0]\norcsr_reg[3] ;
  wire [3:0]p_0_in;
  wire [2:0]qspi_d_addr;
  wire qspi_d_w_rb;
  wire [7:0]qspi_d_wdata;
  wire \queued_ipcsr_wdata_reg[0] ;
  wire queued_reg;
  wire queued_reg_0;
  wire \rptr[0]_i_1_n_0 ;
  wire [3:0]rptr_reg;
  wire \rptr_reg[0]_0 ;
  wire rstn;
  wire rx_resp_reg;
  wire rx_resp_reg_0;
  wire \rxq_d_reg[3] ;
  wire \rxq_d_reg[3]_0 ;
  wire \rxq_d_reg[4] ;
  wire \rxq_d_reg[4]_0 ;
  wire \rxq_d_reg[5] ;
  wire \rxq_d_reg[6] ;
  wire \rxq_d_reg[6]_0 ;
  wire rxq_full;
  wire spi_csb_reg;
  wire spi_csb_reg_0;
  wire spi_csb_reg_1;
  wire spi_csb_reg_2;
  wire spi_csb_reg_3;
  wire spi_csb_reg_4;
  wire spi_csb_reg_5;
  wire spi_csb_reg_6;
  wire \spi_mosi[0]_INST_0_i_10_n_0 ;
  wire \spi_mosi[0]_INST_0_i_11_n_0 ;
  wire \spi_mosi[0]_INST_0_i_12_n_0 ;
  wire \spi_mosi[0]_INST_0_i_4_n_0 ;
  wire \spi_mosi[0]_INST_0_i_5_n_0 ;
  wire \spi_mosi[0]_INST_0_i_6_n_0 ;
  wire \spi_mosi[0]_INST_0_i_7_n_0 ;
  wire \spi_mosi[0]_INST_0_i_8_n_0 ;
  wire \spi_mosi[0]_INST_0_i_9_n_0 ;
  wire \spi_mosi[1]_INST_0_i_5_n_0 ;
  wire \spi_mosi[1]_INST_0_i_6_n_0 ;
  wire \spi_mosi[1]_INST_0_i_7_n_0 ;
  wire \spi_mosi[1]_INST_0_i_8_n_0 ;
  wire \spi_mosi[1]_INST_0_i_9_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3__0_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire \state_reg[1]_3 ;
  wire \state_reg[2] ;
  wire \state_reg[2]_0 ;
  wire \state_reg[3] ;
  wire [3:0]\state_reg[3]_0 ;
  wire \state_reg[3]_1 ;
  wire \state_reg[3]_2 ;
  wire tx_resp_reg;
  wire tx_resp_reg_0;
  wire tx_resp_reg_1;
  wire [7:0]\txq_d_reg[7] ;
  wire txq_full;
  wire \wptr[3]_i_1_n_0 ;
  wire \wptr[3]_i_3_n_0 ;
  wire \wptr[3]_i_4_n_0 ;
  wire [3:0]wptr_reg;
  wire [0:0]\wscnt_reg[0] ;
  wire [0:0]\wscnt_reg[1] ;
  wire [1:0]NLW_array_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_15_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_15_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_15_6_7_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_15_0_5
       (.ADDRA({1'b0,rptr_reg}),
        .ADDRB({1'b0,rptr_reg}),
        .ADDRC({1'b0,rptr_reg}),
        .ADDRD({1'b0,wptr_reg}),
        .DIA(qspi_d_wdata[1:0]),
        .DIB(qspi_d_wdata[3:2]),
        .DIC(qspi_d_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(NLW_array_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array));
  LUT5 #(
    .INIT(32'h20A02020)) 
    array_reg_0_15_0_5_i_1__0
       (.I0(rstn),
        .I1(txq_full),
        .I2(array_reg_0_15_0_5_i_2__0_n_0),
        .I3(\rptr_reg[0]_0 ),
        .I4(\d_reg[0] ),
        .O(array));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    array_reg_0_15_0_5_i_2__0
       (.I0(qspi_d_w_rb),
        .I1(qspi_d_addr[0]),
        .I2(\d_reg[34] ),
        .I3(qspi_d_addr[2]),
        .I4(qspi_d_addr[1]),
        .O(array_reg_0_15_0_5_i_2__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_15_6_7
       (.ADDRA({1'b0,rptr_reg}),
        .ADDRB({1'b0,rptr_reg}),
        .ADDRC({1'b0,rptr_reg}),
        .ADDRD({1'b0,wptr_reg}),
        .DIA(qspi_d_wdata[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(dout[7:6]),
        .DOB(NLW_array_reg_0_15_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_array_reg_0_15_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_array_reg_0_15_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array));
  LUT6 #(
    .INIT(64'h00AA0F0F11BB0F0F)) 
    \cnt[2]_i_1__1 
       (.I0(tx_resp_reg_0),
        .I1(\cnt_reg[2] ),
        .I2(\state_reg[0]_1 ),
        .I3(\cnt_reg[2]_0 ),
        .I4(\cnt_reg[7]_0 ),
        .I5(spi_csb_reg_6),
        .O(\cnt_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \cnt[2]_i_3__0 
       (.I0(nor_spi_csb),
        .I1(\rptr_reg[0]_0 ),
        .I2(spi_csb_reg_0),
        .O(\cnt_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFE00FEFE)) 
    \cnt[3]_i_2 
       (.I0(\state_reg[1] ),
        .I1(spi_csb_reg_1),
        .I2(\state_reg[1]_2 ),
        .I3(rx_resp_reg_0),
        .I4(\FSM_onehot_state_reg[2] ),
        .O(\cnt_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000080FF8FFF)) 
    \cnt[4]_i_1 
       (.I0(\rptr_reg[0]_0 ),
        .I1(nor_spi_csb),
        .I2(tx_resp_reg_0),
        .I3(\cnt_reg[7]_0 ),
        .I4(\cnt_reg[6]_0 ),
        .I5(\cnt_reg[4] ),
        .O(\cnt_reg[6] [1]));
  LUT6 #(
    .INIT(64'h0000000080FF8FFF)) 
    \cnt[5]_i_1 
       (.I0(\rptr_reg[0]_0 ),
        .I1(nor_spi_csb),
        .I2(tx_resp_reg_0),
        .I3(\cnt_reg[7]_0 ),
        .I4(\cnt_reg[6]_0 ),
        .I5(\cnt_reg[5] ),
        .O(\cnt_reg[6] [2]));
  LUT6 #(
    .INIT(64'h0000000080FF8FFF)) 
    \cnt[6]_i_1 
       (.I0(\rptr_reg[0]_0 ),
        .I1(nor_spi_csb),
        .I2(tx_resp_reg_0),
        .I3(\cnt_reg[7]_0 ),
        .I4(\cnt_reg[6]_0 ),
        .I5(\cnt_reg[6]_1 ),
        .O(\cnt_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[7]_i_2__0 
       (.I0(\rptr_reg[0]_0 ),
        .I1(nor_spi_csb),
        .O(\cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \cnt[7]_i_4__1 
       (.I0(\cnt_reg[2] ),
        .I1(nor_spi_csb),
        .I2(rxq_full),
        .O(\cnt_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \d[7]_i_1__1 
       (.I0(\state_reg[2] ),
        .I1(\state_reg[3] ),
        .I2(\state_reg[3]_1 ),
        .I3(\state_reg[1] ),
        .I4(\d[7]_i_4_n_0 ),
        .O(\d_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888AA8A)) 
    \d[7]_i_4 
       (.I0(\state_reg[2]_0 ),
        .I1(\state_reg[3]_0 [1]),
        .I2(\queued_ipcsr_wdata_reg[0] ),
        .I3(empty_reg_0),
        .I4(\d_reg[0]_0 ),
        .I5(\d[7]_i_7_n_0 ),
        .O(\d[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \d[7]_i_7 
       (.I0(\state_reg[3]_0 [3]),
        .I1(\state[2]_i_2_n_0 ),
        .I2(\state_reg[3]_0 [2]),
        .O(\d[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAA2B2)) 
    empty_i_1__0
       (.I0(\rptr_reg[0]_0 ),
        .I1(array_reg_0_15_0_5_i_2__0_n_0),
        .I2(\d_reg[0] ),
        .I3(empty_i_2__0_n_0),
        .I4(txq_full),
        .I5(\wscnt_reg[0] ),
        .O(empty_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hEBBBBBBBBEEEEEEE)) 
    empty_i_2__0
       (.I0(empty_i_3__0_n_0),
        .I1(rptr_reg[3]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[1]),
        .I4(rptr_reg[2]),
        .I5(wptr_reg[3]),
        .O(empty_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF6FF6F96FFFFF)) 
    empty_i_3__0
       (.I0(rptr_reg[2]),
        .I1(wptr_reg[2]),
        .I2(wptr_reg[1]),
        .I3(rptr_reg[1]),
        .I4(rptr_reg[0]),
        .I5(wptr_reg[0]),
        .O(empty_i_3__0_n_0));
  FDRE empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_i_1__0_n_0),
        .Q(\rptr_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CCCCCF8C)) 
    full_i_1__0
       (.I0(array_reg_0_15_0_5_i_2__0_n_0),
        .I1(txq_full),
        .I2(\d_reg[0] ),
        .I3(full_i_2_n_0),
        .I4(\rptr_reg[0]_0 ),
        .I5(\wscnt_reg[0] ),
        .O(full_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0220)) 
    full_i_2
       (.I0(array_reg_0_15_0_5_i_2__0_n_0),
        .I1(full_i_3_n_0),
        .I2(rptr_reg[3]),
        .I3(full_i_4__0_n_0),
        .O(full_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFF6FF6F96FFFFF)) 
    full_i_3
       (.I0(wptr_reg[2]),
        .I1(rptr_reg[2]),
        .I2(rptr_reg[1]),
        .I3(wptr_reg[1]),
        .I4(wptr_reg[0]),
        .I5(rptr_reg[0]),
        .O(full_i_3_n_0));
  LUT4 #(
    .INIT(16'h9555)) 
    full_i_4__0
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[2]),
        .O(full_i_4__0_n_0));
  FDRE full_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_i_1__0_n_0),
        .Q(txq_full),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    resp_i_3
       (.I0(\state_reg[3]_0 [1]),
        .I1(\state_reg[3]_0 [0]),
        .I2(\state_reg[3]_0 [2]),
        .I3(\state_reg[3]_0 [3]),
        .O(queued_reg));
  LUT5 #(
    .INIT(32'h00002A22)) 
    \rptr[0]_i_1 
       (.I0(\d_reg[0] ),
        .I1(\rptr_reg[0]_0 ),
        .I2(txq_full),
        .I3(array_reg_0_15_0_5_i_2__0_n_0),
        .I4(\wptr[3]_i_3_n_0 ),
        .O(\rptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_2 
       (.I0(rptr_reg[0]),
        .O(next_rptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(next_rptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rptr[2]_i_1 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .O(next_rptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[3]),
        .O(next_rptr[3]));
  FDRE \rptr_reg[0] 
       (.C(clk),
        .CE(\rptr[0]_i_1_n_0 ),
        .D(next_rptr[0]),
        .Q(rptr_reg[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(clk),
        .CE(\rptr[0]_i_1_n_0 ),
        .D(next_rptr[1]),
        .Q(rptr_reg[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(clk),
        .CE(\rptr[0]_i_1_n_0 ),
        .D(next_rptr[2]),
        .Q(rptr_reg[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(clk),
        .CE(\rptr[0]_i_1_n_0 ),
        .D(next_rptr[3]),
        .Q(rptr_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \spi_mosi[0]_INST_0_i_10 
       (.I0(\txq_d_reg[7] [4]),
        .I1(nor_spi_csb),
        .I2(d[4]),
        .I3(\d_reg[0] ),
        .I4(dout[4]),
        .I5(Q[0]),
        .O(\spi_mosi[0]_INST_0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \spi_mosi[0]_INST_0_i_11 
       (.I0(dout[1]),
        .I1(\d_reg[0] ),
        .I2(d[1]),
        .I3(nor_spi_csb),
        .I4(\txq_d_reg[7] [1]),
        .O(\spi_mosi[0]_INST_0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \spi_mosi[0]_INST_0_i_12 
       (.I0(dout[2]),
        .I1(\d_reg[0] ),
        .I2(d[2]),
        .I3(nor_spi_csb),
        .I4(\txq_d_reg[7] [2]),
        .O(\spi_mosi[0]_INST_0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \spi_mosi[0]_INST_0_i_2 
       (.I0(\spi_mosi[0]_INST_0_i_4_n_0 ),
        .I1(Q[2]),
        .I2(\spi_mosi[0]_INST_0_i_5_n_0 ),
        .I3(spi_csb_reg),
        .I4(\spi_mosi[0]_INST_0_i_6_n_0 ),
        .O(\rxq_d_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \spi_mosi[0]_INST_0_i_3 
       (.I0(\spi_mosi[0]_INST_0_i_7_n_0 ),
        .I1(Q[0]),
        .I2(\spi_mosi[0]_INST_0_i_8_n_0 ),
        .O(\rxq_d_reg[4] ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \spi_mosi[0]_INST_0_i_4 
       (.I0(\rxq_d_reg[3] ),
        .I1(Q[0]),
        .I2(\spi_mosi[0]_INST_0_i_9_n_0 ),
        .I3(Q[1]),
        .I4(\spi_mosi[1]_INST_0_i_7_n_0 ),
        .I5(\spi_mosi[0]_INST_0_i_10_n_0 ),
        .O(\spi_mosi[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \spi_mosi[0]_INST_0_i_5 
       (.I0(\rxq_d_reg[6] ),
        .I1(\spi_mosi[1]_INST_0_i_9_n_0 ),
        .I2(Q[1]),
        .I3(\spi_mosi[0]_INST_0_i_11_n_0 ),
        .I4(Q[0]),
        .I5(\spi_mosi[0]_INST_0_i_8_n_0 ),
        .O(\spi_mosi[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \spi_mosi[0]_INST_0_i_6 
       (.I0(\rxq_d_reg[6]_0 ),
        .I1(\spi_mosi[0]_INST_0_i_10_n_0 ),
        .I2(Q[1]),
        .I3(\spi_mosi[0]_INST_0_i_12_n_0 ),
        .I4(Q[0]),
        .I5(\spi_mosi[0]_INST_0_i_8_n_0 ),
        .O(\spi_mosi[0]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \spi_mosi[0]_INST_0_i_7 
       (.I0(dout[4]),
        .I1(\d_reg[0] ),
        .I2(d[4]),
        .I3(nor_spi_csb),
        .I4(\txq_d_reg[7] [4]),
        .O(\spi_mosi[0]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \spi_mosi[0]_INST_0_i_8 
       (.I0(dout[0]),
        .I1(\d_reg[0] ),
        .I2(d[0]),
        .I3(nor_spi_csb),
        .I4(\txq_d_reg[7] [0]),
        .O(\spi_mosi[0]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \spi_mosi[0]_INST_0_i_9 
       (.I0(dout[6]),
        .I1(\d_reg[0] ),
        .I2(d[6]),
        .I3(nor_spi_csb),
        .I4(\txq_d_reg[7] [6]),
        .O(\spi_mosi[0]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h1F1F1F10)) 
    \spi_mosi[1]_INST_0_i_2 
       (.I0(spi_csb_reg),
        .I1(\spi_mosi[1]_INST_0_i_5_n_0 ),
        .I2(spi_csb_reg_0),
        .I3(\spi_mosi[1]_INST_0_i_6_n_0 ),
        .I4(\spi_mosi[1]_INST_0_i_7_n_0 ),
        .O(\rxq_d_reg[5] ));
  LUT6 #(
    .INIT(64'h1D001D001D001DFF)) 
    \spi_mosi[1]_INST_0_i_5 
       (.I0(\spi_mosi[1]_INST_0_i_8_n_0 ),
        .I1(Q[0]),
        .I2(\rxq_d_reg[3] ),
        .I3(Q[1]),
        .I4(\spi_mosi[1]_INST_0_i_6_n_0 ),
        .I5(\spi_mosi[1]_INST_0_i_9_n_0 ),
        .O(\spi_mosi[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \spi_mosi[1]_INST_0_i_6 
       (.I0(\txq_d_reg[7] [1]),
        .I1(nor_spi_csb),
        .I2(d[1]),
        .I3(\d_reg[0] ),
        .I4(dout[1]),
        .I5(Q[0]),
        .O(\spi_mosi[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \spi_mosi[1]_INST_0_i_7 
       (.I0(\txq_d_reg[7] [5]),
        .I1(nor_spi_csb),
        .I2(d[5]),
        .I3(\d_reg[0] ),
        .I4(dout[5]),
        .I5(Q[0]),
        .O(\spi_mosi[1]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \spi_mosi[1]_INST_0_i_8 
       (.I0(dout[5]),
        .I1(\d_reg[0] ),
        .I2(d[5]),
        .I3(nor_spi_csb),
        .I4(\txq_d_reg[7] [5]),
        .O(\spi_mosi[1]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \spi_mosi[1]_INST_0_i_9 
       (.I0(\txq_d_reg[7] [3]),
        .I1(nor_spi_csb),
        .I2(d[3]),
        .I3(\d_reg[0] ),
        .I4(dout[3]),
        .I5(Q[0]),
        .O(\spi_mosi[1]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \spi_mosi[2]_INST_0_i_2 
       (.I0(\txq_d_reg[7] [6]),
        .I1(nor_spi_csb),
        .I2(d[6]),
        .I3(\d_reg[0] ),
        .I4(dout[6]),
        .I5(Q[0]),
        .O(\rxq_d_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \spi_mosi[2]_INST_0_i_3 
       (.I0(\txq_d_reg[7] [2]),
        .I1(nor_spi_csb),
        .I2(d[2]),
        .I3(\d_reg[0] ),
        .I4(dout[2]),
        .I5(Q[0]),
        .O(\rxq_d_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \spi_mosi[3]_INST_0_i_2 
       (.I0(dout[3]),
        .I1(\d_reg[0] ),
        .I2(d[3]),
        .I3(nor_spi_csb),
        .I4(\txq_d_reg[7] [3]),
        .O(\rxq_d_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \spi_mosi[3]_INST_0_i_3 
       (.I0(dout[7]),
        .I1(\d_reg[0] ),
        .I2(d[7]),
        .I3(nor_spi_csb),
        .I4(\txq_d_reg[7] [7]),
        .O(\rxq_d_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEA)) 
    \state[0]_i_1 
       (.I0(tx_resp_reg),
        .I1(\state_reg[0]_0 ),
        .I2(\norcsr_reg[3] ),
        .I3(nor_spi_csb),
        .I4(\d_reg[4] ),
        .I5(\state_reg[1]_1 ),
        .O(\state_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEEFE)) 
    \state[1]_i_1__0 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(\state[1]_i_3__0_n_0 ),
        .I2(spi_csb_reg_2),
        .I3(spi_csb_reg_3),
        .I4(\state_reg[3]_2 ),
        .I5(full_reg_0),
        .O(\state_reg[1] ));
  LUT6 #(
    .INIT(64'hBABABABAAABAAAAA)) 
    \state[1]_i_2 
       (.I0(dmy_resp_reg),
        .I1(\state_reg[3]_0 [3]),
        .I2(\state_reg[3]_0 [2]),
        .I3(\state_reg[3]_0 [1]),
        .I4(\state_reg[3]_0 [0]),
        .I5(\state[2]_i_2_n_0 ),
        .O(\state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_3 
       (.I0(\cnt_reg[2] ),
        .I1(\state[2]_i_7_n_0 ),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \state[1]_i_3__0 
       (.I0(\state_reg[3]_0 [1]),
        .I1(\rptr_reg[0]_0 ),
        .I2(\state_reg[3]_0 [0]),
        .O(\state[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state[1]_i_8 
       (.I0(spi_csb_reg_5),
        .I1(\rptr_reg[0]_0 ),
        .O(\state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h4040404545454045)) 
    \state[2]_i_1__0 
       (.I0(\state_reg[3]_0 [3]),
        .I1(\state[2]_i_2_n_0 ),
        .I2(\state_reg[3]_0 [2]),
        .I3(spi_csb_reg_4),
        .I4(\state_reg[3]_0 [1]),
        .I5(\state_reg[3]_0 [0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h77003F00)) 
    \state[2]_i_2 
       (.I0(\cnt_reg[5]_0 ),
        .I1(io_tx_resp),
        .I2(\rptr_reg[0]_0 ),
        .I3(\state_reg[3]_0 [1]),
        .I4(\state_reg[3]_0 [0]),
        .O(\state[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state[2]_i_4 
       (.I0(\state_reg[3]_0 [0]),
        .I1(\rptr_reg[0]_0 ),
        .O(\d_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \state[2]_i_4__0 
       (.I0(\state[2]_i_7_n_0 ),
        .I1(\cnt_reg[2] ),
        .O(\cnt_reg[0] ));
  LUT6 #(
    .INIT(64'hDFDFDFDFDFDFDF00)) 
    \state[2]_i_7 
       (.I0(\state[2]_i_8_n_0 ),
        .I1(spi_csb_reg_1),
        .I2(\state_reg[3] ),
        .I3(rx_resp_reg),
        .I4(tx_resp_reg_1),
        .I5(\FSM_onehot_state_reg[2] ),
        .O(\state[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    \state[2]_i_8 
       (.I0(\state_reg[1] ),
        .I1(io_dmy_resp),
        .I2(\state_reg[1]_3 ),
        .I3(\state_reg[3]_0 [0]),
        .I4(queued_reg_0),
        .O(\state[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hD1)) 
    \wptr[0]_i_1__0 
       (.I0(wptr_reg[0]),
        .I1(\wptr[3]_i_3_n_0 ),
        .I2(rptr_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \wptr[1]_i_1__0 
       (.I0(rptr_reg[1]),
        .I1(\wptr[3]_i_3_n_0 ),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \wptr[2]_i_1__0 
       (.I0(rptr_reg[2]),
        .I1(\wptr[3]_i_3_n_0 ),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[1]),
        .I4(wptr_reg[0]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hBAFABABA)) 
    \wptr[3]_i_1 
       (.I0(\wptr[3]_i_3_n_0 ),
        .I1(txq_full),
        .I2(array_reg_0_15_0_5_i_2__0_n_0),
        .I3(\rptr_reg[0]_0 ),
        .I4(\d_reg[0] ),
        .O(\wptr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6AAA00006AAA)) 
    \wptr[3]_i_2__0 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[2]),
        .I4(\wptr[3]_i_3_n_0 ),
        .I5(rptr_reg[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \wptr[3]_i_3 
       (.I0(\d_reg[34] ),
        .I1(\wptr[3]_i_4_n_0 ),
        .I2(qspi_d_w_rb),
        .I3(qspi_d_addr[0]),
        .I4(qspi_d_wdata[7]),
        .I5(queued_reg),
        .O(\wptr[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wptr[3]_i_4 
       (.I0(qspi_d_addr[2]),
        .I1(qspi_d_addr[1]),
        .O(\wptr[3]_i_4_n_0 ));
  FDRE \wptr_reg[0] 
       (.C(clk),
        .CE(\wptr[3]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(wptr_reg[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(clk),
        .CE(\wptr[3]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(wptr_reg[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(clk),
        .CE(\wptr[3]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(wptr_reg[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(clk),
        .CE(\wptr[3]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(wptr_reg[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'h9A)) 
    wscnt0_carry_i_5
       (.I0(\wscnt_reg[1] ),
        .I1(txq_full),
        .I2(array_reg_0_15_0_5_i_2__0_n_0),
        .O(S));
  LUT2 #(
    .INIT(4'hB)) 
    \wscnt[6]_i_1 
       (.I0(\wptr[3]_i_3_n_0 ),
        .I1(rstn),
        .O(\wscnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h4B44)) 
    \wscnt[6]_i_2 
       (.I0(txq_full),
        .I1(array_reg_0_15_0_5_i_2__0_n_0),
        .I2(\rptr_reg[0]_0 ),
        .I3(\d_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module femto_bd_fifo__parameterized1
   (\rdata_reg[1] ,
    interrupt,
    \rdata_reg[0] ,
    \rdata_reg[7] ,
    clk,
    p_addr,
    p_w_rb,
    p_wdata,
    rstn,
    uart_rx_fetch_trig,
    p_acc,
    p_req,
    rxinten_reg,
    uart_txq_full,
    \rst_r_reg[9] ,
    fetch_data);
  output \rdata_reg[1] ;
  output interrupt;
  output \rdata_reg[0] ;
  output [6:0]\rdata_reg[7] ;
  input clk;
  input [1:0]p_addr;
  input p_w_rb;
  input [0:0]p_wdata;
  input rstn;
  input uart_rx_fetch_trig;
  input [1:0]p_acc;
  input p_req;
  input rxinten_reg;
  input uart_txq_full;
  input \rst_r_reg[9] ;
  input [7:0]fetch_data;

  wire array;
  wire clk;
  wire [0:0]dout__0;
  wire empty_i_1_n_0;
  wire empty_i_2_n_0;
  wire empty_i_3_n_0;
  wire [7:0]fetch_data;
  wire full_i_1_n_0;
  wire full_i_2__0_n_0;
  wire full_i_3_n_0;
  wire full_reg_n_0;
  wire interrupt;
  wire [1:0]p_acc;
  wire [1:0]p_addr;
  wire p_req;
  wire p_w_rb;
  wire [0:0]p_wdata;
  wire \rdata_reg[0] ;
  wire \rdata_reg[1] ;
  wire [6:0]\rdata_reg[7] ;
  wire [2:0]rptr;
  wire \rptr[0]_i_1_n_0 ;
  wire \rptr[1]_i_1_n_0 ;
  wire \rptr[1]_i_2_n_0 ;
  wire \rptr[2]_i_1_n_0 ;
  wire \rptr[2]_i_2__0_n_0 ;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire rxinten_reg;
  wire uart_rx_fetch_trig;
  wire uart_rxq_empty;
  wire uart_txq_full;
  wire [2:0]wptr;
  wire \wptr[0]_i_1_n_0 ;
  wire \wptr[1]_i_1_n_0 ;
  wire \wptr[2]_i_1_n_0 ;
  wire \wptr[2]_i_2_n_0 ;
  wire \wptr[2]_i_3_n_0 ;
  wire \wptr[2]_i_4_n_0 ;
  wire [1:0]NLW_array_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_7_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_7_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_7_6_7_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,rptr}),
        .ADDRB({1'b0,1'b0,rptr}),
        .ADDRC({1'b0,1'b0,rptr}),
        .ADDRD({1'b0,1'b0,wptr}),
        .DIA(fetch_data[1:0]),
        .DIB(fetch_data[3:2]),
        .DIC(fetch_data[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({\rdata_reg[7] [0],dout__0}),
        .DOB(\rdata_reg[7] [2:1]),
        .DOC(\rdata_reg[7] [4:3]),
        .DOD(NLW_array_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array));
  LUT6 #(
    .INIT(64'h0202000002220000)) 
    array_reg_0_7_0_5_i_1
       (.I0(rstn),
        .I1(\wptr[2]_i_2_n_0 ),
        .I2(full_reg_n_0),
        .I3(uart_rxq_empty),
        .I4(uart_rx_fetch_trig),
        .I5(\rptr[1]_i_2_n_0 ),
        .O(array));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_7_6_7
       (.ADDRA({1'b0,1'b0,rptr}),
        .ADDRB({1'b0,1'b0,rptr}),
        .ADDRC({1'b0,1'b0,rptr}),
        .ADDRD({1'b0,1'b0,wptr}),
        .DIA(fetch_data[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\rdata_reg[7] [6:5]),
        .DOB(NLW_array_reg_0_7_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_array_reg_0_7_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_array_reg_0_7_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array));
  LUT6 #(
    .INIT(64'hFFFFFFFFAF00FF04)) 
    empty_i_1
       (.I0(full_reg_n_0),
        .I1(empty_i_2_n_0),
        .I2(uart_rx_fetch_trig),
        .I3(uart_rxq_empty),
        .I4(\rptr[1]_i_2_n_0 ),
        .I5(empty_i_3_n_0),
        .O(empty_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000900906900000)) 
    empty_i_2
       (.I0(rptr[2]),
        .I1(wptr[2]),
        .I2(wptr[1]),
        .I3(rptr[1]),
        .I4(rptr[0]),
        .I5(wptr[0]),
        .O(empty_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h0800FFFF)) 
    empty_i_3
       (.I0(p_addr[1]),
        .I1(p_w_rb),
        .I2(\rdata_reg[1] ),
        .I3(p_wdata),
        .I4(rstn),
        .O(empty_i_3_n_0));
  FDRE empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_i_1_n_0),
        .Q(uart_rxq_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F0E0F5F0)) 
    full_i_1
       (.I0(uart_rxq_empty),
        .I1(uart_rx_fetch_trig),
        .I2(full_reg_n_0),
        .I3(\rptr[1]_i_2_n_0 ),
        .I4(full_i_2__0_n_0),
        .I5(empty_i_3_n_0),
        .O(full_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF956A)) 
    full_i_2__0
       (.I0(wptr[2]),
        .I1(wptr[1]),
        .I2(wptr[0]),
        .I3(rptr[2]),
        .I4(full_i_3_n_0),
        .O(full_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hF7DFDFF7)) 
    full_i_3
       (.I0(uart_rx_fetch_trig),
        .I1(rptr[0]),
        .I2(wptr[0]),
        .I3(wptr[1]),
        .I4(rptr[1]),
        .O(full_i_3_n_0));
  FDRE full_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_i_1_n_0),
        .Q(full_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    interrupt_INST_0
       (.I0(rxinten_reg),
        .I1(uart_rxq_empty),
        .O(interrupt));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \rdata[0]_i_2 
       (.I0(uart_rxq_empty),
        .I1(p_addr[0]),
        .I2(uart_txq_full),
        .I3(p_addr[1]),
        .I4(dout__0),
        .O(\rdata_reg[0] ));
  LUT6 #(
    .INIT(64'hEEFEFEEFFFFFFFFF)) 
    \rdata[6]_i_3 
       (.I0(p_acc[1]),
        .I1(p_acc[0]),
        .I2(p_w_rb),
        .I3(p_addr[1]),
        .I4(p_addr[0]),
        .I5(p_req),
        .O(\rdata_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hFF8A0075)) 
    \rptr[0]_i_1 
       (.I0(uart_rxq_empty),
        .I1(full_reg_n_0),
        .I2(uart_rx_fetch_trig),
        .I3(\rptr[1]_i_2_n_0 ),
        .I4(rptr[0]),
        .O(\rptr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDD00202222)) 
    \rptr[1]_i_1 
       (.I0(rptr[0]),
        .I1(\rptr[1]_i_2_n_0 ),
        .I2(uart_rx_fetch_trig),
        .I3(full_reg_n_0),
        .I4(uart_rxq_empty),
        .I5(rptr[1]),
        .O(\rptr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \rptr[1]_i_2 
       (.I0(p_req),
        .I1(p_acc[0]),
        .I2(p_acc[1]),
        .I3(p_addr[1]),
        .I4(p_addr[0]),
        .I5(p_w_rb),
        .O(\rptr[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[2]_i_1 
       (.I0(rptr[1]),
        .I1(rptr[0]),
        .I2(\rptr[2]_i_2__0_n_0 ),
        .I3(rptr[2]),
        .O(\rptr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \rptr[2]_i_2__0 
       (.I0(\rptr[1]_i_2_n_0 ),
        .I1(uart_rx_fetch_trig),
        .I2(full_reg_n_0),
        .I3(uart_rxq_empty),
        .O(\rptr[2]_i_2__0_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rptr[0]_i_1_n_0 ),
        .Q(rptr[0]),
        .R(\rst_r_reg[9] ));
  FDRE \rptr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rptr[1]_i_1_n_0 ),
        .Q(rptr[1]),
        .R(\rst_r_reg[9] ));
  FDRE \rptr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rptr[2]_i_1_n_0 ),
        .Q(rptr[2]),
        .R(\rst_r_reg[9] ));
  LUT4 #(
    .INIT(16'h8FB0)) 
    \wptr[0]_i_1 
       (.I0(rptr[0]),
        .I1(\wptr[2]_i_2_n_0 ),
        .I2(\wptr[2]_i_3_n_0 ),
        .I3(wptr[0]),
        .O(\wptr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8BFFB800)) 
    \wptr[1]_i_1 
       (.I0(rptr[1]),
        .I1(\wptr[2]_i_2_n_0 ),
        .I2(wptr[0]),
        .I3(\wptr[2]_i_3_n_0 ),
        .I4(wptr[1]),
        .O(\wptr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BBBFFFFB8880000)) 
    \wptr[2]_i_1 
       (.I0(rptr[2]),
        .I1(\wptr[2]_i_2_n_0 ),
        .I2(wptr[1]),
        .I3(wptr[0]),
        .I4(\wptr[2]_i_3_n_0 ),
        .I5(wptr[2]),
        .O(\wptr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \wptr[2]_i_2 
       (.I0(p_wdata),
        .I1(\rdata_reg[1] ),
        .I2(p_w_rb),
        .I3(p_addr[1]),
        .O(\wptr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444F44FF44FF44)) 
    \wptr[2]_i_3 
       (.I0(\wptr[2]_i_4_n_0 ),
        .I1(p_wdata),
        .I2(\rptr[1]_i_2_n_0 ),
        .I3(uart_rx_fetch_trig),
        .I4(uart_rxq_empty),
        .I5(full_reg_n_0),
        .O(\wptr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \wptr[2]_i_4 
       (.I0(p_req),
        .I1(p_addr[0]),
        .I2(p_addr[1]),
        .I3(p_w_rb),
        .I4(p_acc[0]),
        .I5(p_acc[1]),
        .O(\wptr[2]_i_4_n_0 ));
  FDRE \wptr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\wptr[0]_i_1_n_0 ),
        .Q(wptr[0]),
        .R(\rst_r_reg[9] ));
  FDRE \wptr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\wptr[1]_i_1_n_0 ),
        .Q(wptr[1]),
        .R(\rst_r_reg[9] ));
  FDRE \wptr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wptr[2]_i_1_n_0 ),
        .Q(wptr[2]),
        .R(\rst_r_reg[9] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module femto_bd_fifo__parameterized2
   (uart_txq_full,
    D,
    uart_tx_send_trig_reg,
    \rst_r_reg[9] ,
    clk,
    p_wdata,
    uart_tx_send_trig,
    rstn,
    p_req,
    p_addr,
    p_w_rb,
    p_acc,
    uart_tx_busy);
  output uart_txq_full;
  output [7:0]D;
  output uart_tx_send_trig_reg;
  input \rst_r_reg[9] ;
  input clk;
  input [7:0]p_wdata;
  input uart_tx_send_trig;
  input rstn;
  input p_req;
  input [1:0]p_addr;
  input p_w_rb;
  input [1:0]p_acc;
  input uart_tx_busy;

  wire [7:0]D;
  wire array_reg_0_7_0_5_i_1__0_n_0;
  wire clk;
  wire empty_i_1__0_n_0;
  wire empty_i_2__0_n_0;
  wire full_i_1__0_n_0;
  wire full_i_2_n_0;
  wire [1:0]p_acc;
  wire [1:0]p_addr;
  wire p_req;
  wire p_w_rb;
  wire [7:0]p_wdata;
  wire [2:0]rptr;
  wire \rptr[0]_i_1__0_n_0 ;
  wire \rptr[1]_i_1__0_n_0 ;
  wire \rptr[2]_i_1__0_n_0 ;
  wire \rptr[2]_i_2_n_0 ;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire uart_tx_busy;
  wire uart_tx_idle;
  wire uart_tx_send_trig;
  wire uart_tx_send_trig_reg;
  wire uart_txq_full;
  wire [2:0]wptr;
  wire \wptr[0]_i_1__0_n_0 ;
  wire \wptr[1]_i_1__0_n_0 ;
  wire \wptr[1]_i_2_n_0 ;
  wire \wptr[2]_i_1__0_n_0 ;
  wire \wptr[2]_i_2__0_n_0 ;
  wire [1:0]NLW_array_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_7_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_7_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_array_reg_0_7_6_7_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,rptr}),
        .ADDRB({1'b0,1'b0,rptr}),
        .ADDRC({1'b0,1'b0,rptr}),
        .ADDRD({1'b0,1'b0,wptr}),
        .DIA(p_wdata[1:0]),
        .DIB(p_wdata[3:2]),
        .DIC(p_wdata[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(D[1:0]),
        .DOB(D[3:2]),
        .DOC(D[5:4]),
        .DOD(NLW_array_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array_reg_0_7_0_5_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h75000000)) 
    array_reg_0_7_0_5_i_1__0
       (.I0(uart_txq_full),
        .I1(uart_tx_idle),
        .I2(uart_tx_send_trig),
        .I3(\wptr[1]_i_2_n_0 ),
        .I4(rstn),
        .O(array_reg_0_7_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M array_reg_0_7_6_7
       (.ADDRA({1'b0,1'b0,rptr}),
        .ADDRB({1'b0,1'b0,rptr}),
        .ADDRC({1'b0,1'b0,rptr}),
        .ADDRD({1'b0,1'b0,wptr}),
        .DIA(p_wdata[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(D[7:6]),
        .DOB(NLW_array_reg_0_7_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_array_reg_0_7_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_array_reg_0_7_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(array_reg_0_7_0_5_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hAAAA8E8A)) 
    empty_i_1__0
       (.I0(uart_tx_idle),
        .I1(uart_tx_send_trig),
        .I2(\wptr[1]_i_2_n_0 ),
        .I3(empty_i_2__0_n_0),
        .I4(uart_txq_full),
        .O(empty_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000900906900000)) 
    empty_i_2__0
       (.I0(rptr[2]),
        .I1(wptr[2]),
        .I2(wptr[1]),
        .I3(rptr[1]),
        .I4(rptr[0]),
        .I5(wptr[0]),
        .O(empty_i_2__0_n_0));
  FDSE empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_i_1__0_n_0),
        .Q(uart_tx_idle),
        .S(\rst_r_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hFF00DD04)) 
    full_i_1__0
       (.I0(uart_tx_send_trig),
        .I1(\wptr[1]_i_2_n_0 ),
        .I2(full_i_2_n_0),
        .I3(uart_txq_full),
        .I4(uart_tx_idle),
        .O(full_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF6FF6F96FFFFF)) 
    full_i_2
       (.I0(wptr[2]),
        .I1(rptr[2]),
        .I2(rptr[1]),
        .I3(wptr[1]),
        .I4(wptr[0]),
        .I5(rptr[0]),
        .O(full_i_2_n_0));
  FDRE full_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_i_1__0_n_0),
        .Q(uart_txq_full),
        .R(\rst_r_reg[9] ));
  LUT5 #(
    .INIT(32'hF73308CC)) 
    \rptr[0]_i_1__0 
       (.I0(\wptr[1]_i_2_n_0 ),
        .I1(uart_tx_send_trig),
        .I2(uart_txq_full),
        .I3(uart_tx_idle),
        .I4(rptr[0]),
        .O(\rptr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFDDFF2A002200)) 
    \rptr[1]_i_1__0 
       (.I0(rptr[0]),
        .I1(uart_tx_idle),
        .I2(uart_txq_full),
        .I3(uart_tx_send_trig),
        .I4(\wptr[1]_i_2_n_0 ),
        .I5(rptr[1]),
        .O(\rptr[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[2]_i_1__0 
       (.I0(rptr[1]),
        .I1(rptr[0]),
        .I2(\rptr[2]_i_2_n_0 ),
        .I3(rptr[2]),
        .O(\rptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h7050)) 
    \rptr[2]_i_2 
       (.I0(uart_tx_idle),
        .I1(uart_txq_full),
        .I2(uart_tx_send_trig),
        .I3(\wptr[1]_i_2_n_0 ),
        .O(\rptr[2]_i_2_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rptr[0]_i_1__0_n_0 ),
        .Q(rptr[0]),
        .R(\rst_r_reg[9] ));
  FDRE \rptr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rptr[1]_i_1__0_n_0 ),
        .Q(rptr[1]),
        .R(\rst_r_reg[9] ));
  FDRE \rptr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rptr[2]_i_1__0_n_0 ),
        .Q(rptr[2]),
        .R(\rst_r_reg[9] ));
  LUT3 #(
    .INIT(8'h01)) 
    uart_tx_send_trig_i_1
       (.I0(uart_tx_idle),
        .I1(uart_tx_busy),
        .I2(uart_tx_send_trig),
        .O(uart_tx_send_trig_reg));
  LUT5 #(
    .INIT(32'h8AFF7500)) 
    \wptr[0]_i_1__0 
       (.I0(uart_txq_full),
        .I1(uart_tx_idle),
        .I2(uart_tx_send_trig),
        .I3(\wptr[1]_i_2_n_0 ),
        .I4(wptr[0]),
        .O(\wptr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F777700808888)) 
    \wptr[1]_i_1__0 
       (.I0(wptr[0]),
        .I1(\wptr[1]_i_2_n_0 ),
        .I2(uart_tx_send_trig),
        .I3(uart_tx_idle),
        .I4(uart_txq_full),
        .I5(wptr[1]),
        .O(\wptr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \wptr[1]_i_2 
       (.I0(p_req),
        .I1(p_addr[0]),
        .I2(p_addr[1]),
        .I3(p_w_rb),
        .I4(p_acc[0]),
        .I5(p_acc[1]),
        .O(\wptr[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[2]_i_1__0 
       (.I0(wptr[1]),
        .I1(wptr[0]),
        .I2(\wptr[2]_i_2__0_n_0 ),
        .I3(wptr[2]),
        .O(\wptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \wptr[2]_i_2__0 
       (.I0(\wptr[1]_i_2_n_0 ),
        .I1(uart_tx_send_trig),
        .I2(uart_tx_idle),
        .I3(uart_txq_full),
        .O(\wptr[2]_i_2__0_n_0 ));
  FDRE \wptr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\wptr[0]_i_1__0_n_0 ),
        .Q(wptr[0]),
        .R(\rst_r_reg[9] ));
  FDRE \wptr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\wptr[1]_i_1__0_n_0 ),
        .Q(wptr[1]),
        .R(\rst_r_reg[9] ));
  FDRE \wptr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wptr[2]_i_1__0_n_0 ),
        .Q(wptr[2]),
        .R(\rst_r_reg[9] ));
endmodule

(* ORIG_REF_NAME = "gpio_controller" *) 
module femto_bd_gpio_controller
   (p_resp,
    dir,
    o,
    p_rdata,
    rstn,
    p_addr,
    p_w_rb,
    p_req,
    clk,
    p_acc,
    p_wdata,
    i);
  output p_resp;
  output [3:0]dir;
  output [3:0]o;
  output [3:0]p_rdata;
  input rstn;
  input [2:0]p_addr;
  input p_w_rb;
  input p_req;
  input clk;
  input [1:0]p_acc;
  input [3:0]p_wdata;
  input [3:0]i;

  wire \__0/i__n_0 ;
  wire clk;
  wire [3:0]dir;
  wire \dir[3]_i_2_n_0 ;
  wire [3:0]i;
  wire [3:0]o;
  wire p_0_in;
  wire [1:0]p_acc;
  wire [2:0]p_addr;
  wire [3:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [3:0]p_wdata;
  wire rdata_r;
  wire \rdata_r[0]_i_1_n_0 ;
  wire \rdata_r[1]_i_1_n_0 ;
  wire \rdata_r[2]_i_1_n_0 ;
  wire \rdata_r[3]_i_1_n_0 ;
  wire resp_i_1_n_0;
  wire rstn;

  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \__0/i_ 
       (.I0(rstn),
        .I1(p_addr[0]),
        .I2(p_addr[2]),
        .I3(p_w_rb),
        .I4(p_addr[1]),
        .I5(p_req),
        .O(\__0/i__n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \__1/i_ 
       (.I0(rstn),
        .I1(p_w_rb),
        .I2(p_req),
        .O(rdata_r));
  LUT1 #(
    .INIT(2'h1)) 
    \dir[3]_i_1 
       (.I0(rstn),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \dir[3]_i_2 
       (.I0(p_req),
        .I1(p_addr[1]),
        .I2(p_addr[0]),
        .I3(p_addr[2]),
        .I4(p_w_rb),
        .O(\dir[3]_i_2_n_0 ));
  FDRE \dir_reg[0] 
       (.C(clk),
        .CE(\dir[3]_i_2_n_0 ),
        .D(p_wdata[0]),
        .Q(dir[0]),
        .R(p_0_in));
  FDRE \dir_reg[1] 
       (.C(clk),
        .CE(\dir[3]_i_2_n_0 ),
        .D(p_wdata[1]),
        .Q(dir[1]),
        .R(p_0_in));
  FDRE \dir_reg[2] 
       (.C(clk),
        .CE(\dir[3]_i_2_n_0 ),
        .D(p_wdata[2]),
        .Q(dir[2]),
        .R(p_0_in));
  FDRE \dir_reg[3] 
       (.C(clk),
        .CE(\dir[3]_i_2_n_0 ),
        .D(p_wdata[3]),
        .Q(dir[3]),
        .R(p_0_in));
  FDRE \o_reg[0] 
       (.C(clk),
        .CE(\__0/i__n_0 ),
        .D(p_wdata[0]),
        .Q(o[0]),
        .R(1'b0));
  FDRE \o_reg[1] 
       (.C(clk),
        .CE(\__0/i__n_0 ),
        .D(p_wdata[1]),
        .Q(o[1]),
        .R(1'b0));
  FDRE \o_reg[2] 
       (.C(clk),
        .CE(\__0/i__n_0 ),
        .D(p_wdata[2]),
        .Q(o[2]),
        .R(1'b0));
  FDRE \o_reg[3] 
       (.C(clk),
        .CE(\__0/i__n_0 ),
        .D(p_wdata[3]),
        .Q(o[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFA0000000C)) 
    \rdata_r[0]_i_1 
       (.I0(o[0]),
        .I1(i[0]),
        .I2(p_addr[0]),
        .I3(p_addr[2]),
        .I4(p_addr[1]),
        .I5(dir[0]),
        .O(\rdata_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFA0000000C)) 
    \rdata_r[1]_i_1 
       (.I0(o[1]),
        .I1(i[1]),
        .I2(p_addr[0]),
        .I3(p_addr[2]),
        .I4(p_addr[1]),
        .I5(dir[1]),
        .O(\rdata_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFA0000000C)) 
    \rdata_r[2]_i_1 
       (.I0(o[2]),
        .I1(i[2]),
        .I2(p_addr[0]),
        .I3(p_addr[2]),
        .I4(p_addr[1]),
        .I5(dir[2]),
        .O(\rdata_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFA0000000C)) 
    \rdata_r[3]_i_1 
       (.I0(o[3]),
        .I1(i[3]),
        .I2(p_addr[0]),
        .I3(p_addr[2]),
        .I4(p_addr[1]),
        .I5(dir[3]),
        .O(\rdata_r[3]_i_1_n_0 ));
  FDRE \rdata_r_reg[0] 
       (.C(clk),
        .CE(rdata_r),
        .D(\rdata_r[0]_i_1_n_0 ),
        .Q(p_rdata[0]),
        .R(1'b0));
  FDRE \rdata_r_reg[1] 
       (.C(clk),
        .CE(rdata_r),
        .D(\rdata_r[1]_i_1_n_0 ),
        .Q(p_rdata[1]),
        .R(1'b0));
  FDRE \rdata_r_reg[2] 
       (.C(clk),
        .CE(rdata_r),
        .D(\rdata_r[2]_i_1_n_0 ),
        .Q(p_rdata[2]),
        .R(1'b0));
  FDRE \rdata_r_reg[3] 
       (.C(clk),
        .CE(rdata_r),
        .D(\rdata_r[3]_i_1_n_0 ),
        .Q(p_rdata[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    resp_i_1
       (.I0(p_acc[1]),
        .I1(p_acc[0]),
        .I2(p_addr[0]),
        .I3(p_addr[1]),
        .I4(p_req),
        .I5(rstn),
        .O(resp_i_1_n_0));
  FDRE resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(resp_i_1_n_0),
        .Q(p_resp),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gpio_wrapper" *) 
module femto_bd_gpio_wrapper
   (p_resp,
    dir,
    o,
    p_rdata,
    rstn,
    p_addr,
    p_w_rb,
    p_req,
    clk,
    p_acc,
    p_wdata,
    i);
  output p_resp;
  output [3:0]dir;
  output [3:0]o;
  output [3:0]p_rdata;
  input rstn;
  input [2:0]p_addr;
  input p_w_rb;
  input p_req;
  input clk;
  input [1:0]p_acc;
  input [3:0]p_wdata;
  input [3:0]i;

  wire clk;
  wire [3:0]dir;
  wire [3:0]i;
  wire [3:0]o;
  wire [1:0]p_acc;
  wire [2:0]p_addr;
  wire [3:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [3:0]p_wdata;
  wire rstn;

  femto_bd_gpio_controller gpio_controller
       (.clk(clk),
        .dir(dir),
        .i(i),
        .o(o),
        .p_acc(p_acc),
        .p_addr(p_addr),
        .p_rdata(p_rdata),
        .p_req(p_req),
        .p_resp(p_resp),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata),
        .rstn(rstn));
endmodule

(* ORIG_REF_NAME = "ibus_conn" *) 
module femto_bd_ibus_conn
   (m_rdata,
    s_rom_resp,
    s_sram_resp,
    s_nor_resp,
    s_tcm_resp,
    s_rom_rdata,
    s_tcm_rdata,
    s_sram_rdata,
    s_nor_rdata);
  output [31:0]m_rdata;
  input s_rom_resp;
  input s_sram_resp;
  input s_nor_resp;
  input s_tcm_resp;
  input [31:0]s_rom_rdata;
  input [31:0]s_tcm_rdata;
  input [31:0]s_sram_rdata;
  input [31:0]s_nor_rdata;

  wire [31:0]m_rdata;
  wire \m_rdata_reg[0]_i_1_n_0 ;
  wire \m_rdata_reg[0]_i_2_n_0 ;
  wire \m_rdata_reg[10]_i_1_n_0 ;
  wire \m_rdata_reg[10]_i_2_n_0 ;
  wire \m_rdata_reg[11]_i_1_n_0 ;
  wire \m_rdata_reg[11]_i_2_n_0 ;
  wire \m_rdata_reg[12]_i_1_n_0 ;
  wire \m_rdata_reg[12]_i_2_n_0 ;
  wire \m_rdata_reg[13]_i_1_n_0 ;
  wire \m_rdata_reg[13]_i_2_n_0 ;
  wire \m_rdata_reg[14]_i_1_n_0 ;
  wire \m_rdata_reg[14]_i_2_n_0 ;
  wire \m_rdata_reg[15]_i_1_n_0 ;
  wire \m_rdata_reg[15]_i_2_n_0 ;
  wire \m_rdata_reg[16]_i_1_n_0 ;
  wire \m_rdata_reg[16]_i_2_n_0 ;
  wire \m_rdata_reg[17]_i_1_n_0 ;
  wire \m_rdata_reg[17]_i_2_n_0 ;
  wire \m_rdata_reg[18]_i_1_n_0 ;
  wire \m_rdata_reg[18]_i_2_n_0 ;
  wire \m_rdata_reg[19]_i_1_n_0 ;
  wire \m_rdata_reg[19]_i_2_n_0 ;
  wire \m_rdata_reg[1]_i_1_n_0 ;
  wire \m_rdata_reg[1]_i_2_n_0 ;
  wire \m_rdata_reg[20]_i_1_n_0 ;
  wire \m_rdata_reg[20]_i_2_n_0 ;
  wire \m_rdata_reg[21]_i_1_n_0 ;
  wire \m_rdata_reg[21]_i_2_n_0 ;
  wire \m_rdata_reg[22]_i_1_n_0 ;
  wire \m_rdata_reg[22]_i_2_n_0 ;
  wire \m_rdata_reg[23]_i_1_n_0 ;
  wire \m_rdata_reg[23]_i_2_n_0 ;
  wire \m_rdata_reg[24]_i_1_n_0 ;
  wire \m_rdata_reg[24]_i_2_n_0 ;
  wire \m_rdata_reg[25]_i_1_n_0 ;
  wire \m_rdata_reg[25]_i_2_n_0 ;
  wire \m_rdata_reg[26]_i_1_n_0 ;
  wire \m_rdata_reg[26]_i_2_n_0 ;
  wire \m_rdata_reg[27]_i_1_n_0 ;
  wire \m_rdata_reg[27]_i_2_n_0 ;
  wire \m_rdata_reg[28]_i_1_n_0 ;
  wire \m_rdata_reg[28]_i_2_n_0 ;
  wire \m_rdata_reg[29]_i_1_n_0 ;
  wire \m_rdata_reg[29]_i_2_n_0 ;
  wire \m_rdata_reg[2]_i_1_n_0 ;
  wire \m_rdata_reg[2]_i_2_n_0 ;
  wire \m_rdata_reg[30]_i_1_n_0 ;
  wire \m_rdata_reg[30]_i_2_n_0 ;
  wire \m_rdata_reg[31]_i_1_n_0 ;
  wire \m_rdata_reg[31]_i_2_n_0 ;
  wire \m_rdata_reg[31]_i_3_n_0 ;
  wire \m_rdata_reg[3]_i_1_n_0 ;
  wire \m_rdata_reg[3]_i_2_n_0 ;
  wire \m_rdata_reg[4]_i_1_n_0 ;
  wire \m_rdata_reg[4]_i_2_n_0 ;
  wire \m_rdata_reg[5]_i_1_n_0 ;
  wire \m_rdata_reg[5]_i_2_n_0 ;
  wire \m_rdata_reg[6]_i_1_n_0 ;
  wire \m_rdata_reg[6]_i_2_n_0 ;
  wire \m_rdata_reg[7]_i_1_n_0 ;
  wire \m_rdata_reg[7]_i_2_n_0 ;
  wire \m_rdata_reg[8]_i_1_n_0 ;
  wire \m_rdata_reg[8]_i_2_n_0 ;
  wire \m_rdata_reg[9]_i_1_n_0 ;
  wire \m_rdata_reg[9]_i_2_n_0 ;
  wire [31:0]s_nor_rdata;
  wire s_nor_resp;
  wire [31:0]s_rom_rdata;
  wire s_rom_resp;
  wire [31:0]s_sram_rdata;
  wire s_sram_resp;
  wire [31:0]s_tcm_rdata;
  wire s_tcm_resp;

  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[0] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[0]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[0]_i_1 
       (.I0(s_rom_rdata[0]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[0]_i_2_n_0 ),
        .O(\m_rdata_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[0]_i_2 
       (.I0(s_tcm_rdata[0]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[0]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[0]),
        .O(\m_rdata_reg[0]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[10] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[10]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[10]_i_1 
       (.I0(s_rom_rdata[10]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[10]_i_2_n_0 ),
        .O(\m_rdata_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[10]_i_2 
       (.I0(s_tcm_rdata[10]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[10]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[10]),
        .O(\m_rdata_reg[10]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[11] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[11]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[11]_i_1 
       (.I0(s_rom_rdata[11]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[11]_i_2_n_0 ),
        .O(\m_rdata_reg[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[11]_i_2 
       (.I0(s_tcm_rdata[11]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[11]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[11]),
        .O(\m_rdata_reg[11]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[12] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[12]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[12]_i_1 
       (.I0(s_rom_rdata[12]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[12]_i_2_n_0 ),
        .O(\m_rdata_reg[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[12]_i_2 
       (.I0(s_tcm_rdata[12]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[12]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[12]),
        .O(\m_rdata_reg[12]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[13] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[13]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[13]_i_1 
       (.I0(s_rom_rdata[13]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[13]_i_2_n_0 ),
        .O(\m_rdata_reg[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[13]_i_2 
       (.I0(s_tcm_rdata[13]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[13]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[13]),
        .O(\m_rdata_reg[13]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[14] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[14]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[14]_i_1 
       (.I0(s_rom_rdata[14]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[14]_i_2_n_0 ),
        .O(\m_rdata_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[14]_i_2 
       (.I0(s_tcm_rdata[14]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[14]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[14]),
        .O(\m_rdata_reg[14]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[15] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[15]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[15]_i_1 
       (.I0(s_rom_rdata[15]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[15]_i_2_n_0 ),
        .O(\m_rdata_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[15]_i_2 
       (.I0(s_tcm_rdata[15]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[15]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[15]),
        .O(\m_rdata_reg[15]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[16] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[16]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[16]_i_1 
       (.I0(s_rom_rdata[16]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[16]_i_2_n_0 ),
        .O(\m_rdata_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[16]_i_2 
       (.I0(s_tcm_rdata[16]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[16]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[16]),
        .O(\m_rdata_reg[16]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[17] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[17]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[17]_i_1 
       (.I0(s_rom_rdata[17]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[17]_i_2_n_0 ),
        .O(\m_rdata_reg[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[17]_i_2 
       (.I0(s_tcm_rdata[17]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[17]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[17]),
        .O(\m_rdata_reg[17]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[18] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[18]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[18]_i_1 
       (.I0(s_rom_rdata[18]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[18]_i_2_n_0 ),
        .O(\m_rdata_reg[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[18]_i_2 
       (.I0(s_tcm_rdata[18]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[18]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[18]),
        .O(\m_rdata_reg[18]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[19] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[19]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[19]_i_1 
       (.I0(s_rom_rdata[19]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[19]_i_2_n_0 ),
        .O(\m_rdata_reg[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[19]_i_2 
       (.I0(s_tcm_rdata[19]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[19]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[19]),
        .O(\m_rdata_reg[19]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[1] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[1]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[1]_i_1 
       (.I0(s_rom_rdata[1]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[1]_i_2_n_0 ),
        .O(\m_rdata_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[1]_i_2 
       (.I0(s_tcm_rdata[1]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[1]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[1]),
        .O(\m_rdata_reg[1]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[20] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[20]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[20]_i_1 
       (.I0(s_rom_rdata[20]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[20]_i_2_n_0 ),
        .O(\m_rdata_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[20]_i_2 
       (.I0(s_tcm_rdata[20]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[20]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[20]),
        .O(\m_rdata_reg[20]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[21] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[21]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[21]_i_1 
       (.I0(s_rom_rdata[21]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[21]_i_2_n_0 ),
        .O(\m_rdata_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[21]_i_2 
       (.I0(s_tcm_rdata[21]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[21]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[21]),
        .O(\m_rdata_reg[21]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[22] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[22]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[22]_i_1 
       (.I0(s_rom_rdata[22]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[22]_i_2_n_0 ),
        .O(\m_rdata_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[22]_i_2 
       (.I0(s_tcm_rdata[22]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[22]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[22]),
        .O(\m_rdata_reg[22]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[23] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[23]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[23]_i_1 
       (.I0(s_rom_rdata[23]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[23]_i_2_n_0 ),
        .O(\m_rdata_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[23]_i_2 
       (.I0(s_tcm_rdata[23]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[23]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[23]),
        .O(\m_rdata_reg[23]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[24] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[24]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[24]_i_1 
       (.I0(s_rom_rdata[24]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[24]_i_2_n_0 ),
        .O(\m_rdata_reg[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[24]_i_2 
       (.I0(s_tcm_rdata[24]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[24]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[24]),
        .O(\m_rdata_reg[24]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[25] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[25]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[25]_i_1 
       (.I0(s_rom_rdata[25]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[25]_i_2_n_0 ),
        .O(\m_rdata_reg[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[25]_i_2 
       (.I0(s_tcm_rdata[25]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[25]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[25]),
        .O(\m_rdata_reg[25]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[26] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[26]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[26]_i_1 
       (.I0(s_rom_rdata[26]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[26]_i_2_n_0 ),
        .O(\m_rdata_reg[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[26]_i_2 
       (.I0(s_tcm_rdata[26]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[26]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[26]),
        .O(\m_rdata_reg[26]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[27] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[27]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[27]_i_1 
       (.I0(s_rom_rdata[27]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[27]_i_2_n_0 ),
        .O(\m_rdata_reg[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[27]_i_2 
       (.I0(s_tcm_rdata[27]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[27]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[27]),
        .O(\m_rdata_reg[27]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[28] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[28]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[28]_i_1 
       (.I0(s_rom_rdata[28]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[28]_i_2_n_0 ),
        .O(\m_rdata_reg[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[28]_i_2 
       (.I0(s_tcm_rdata[28]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[28]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[28]),
        .O(\m_rdata_reg[28]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[29] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[29]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[29]_i_1 
       (.I0(s_rom_rdata[29]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[29]_i_2_n_0 ),
        .O(\m_rdata_reg[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[29]_i_2 
       (.I0(s_tcm_rdata[29]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[29]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[29]),
        .O(\m_rdata_reg[29]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[2] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[2]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[2]_i_1 
       (.I0(s_rom_rdata[2]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[2]_i_2_n_0 ),
        .O(\m_rdata_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[2]_i_2 
       (.I0(s_tcm_rdata[2]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[2]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[2]),
        .O(\m_rdata_reg[2]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[30] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[30]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[30]_i_1 
       (.I0(s_rom_rdata[30]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[30]_i_2_n_0 ),
        .O(\m_rdata_reg[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[30]_i_2 
       (.I0(s_tcm_rdata[30]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[30]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[30]),
        .O(\m_rdata_reg[30]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[31] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[31]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[31]_i_1 
       (.I0(s_rom_rdata[31]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[31]_i_3_n_0 ),
        .O(\m_rdata_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m_rdata_reg[31]_i_2 
       (.I0(s_rom_resp),
        .I1(s_sram_resp),
        .I2(s_nor_resp),
        .I3(s_tcm_resp),
        .O(\m_rdata_reg[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[31]_i_3 
       (.I0(s_tcm_rdata[31]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[31]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[31]),
        .O(\m_rdata_reg[31]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[3] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[3]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[3]_i_1 
       (.I0(s_rom_rdata[3]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[3]_i_2_n_0 ),
        .O(\m_rdata_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[3]_i_2 
       (.I0(s_tcm_rdata[3]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[3]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[3]),
        .O(\m_rdata_reg[3]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[4] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[4]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[4]_i_1 
       (.I0(s_rom_rdata[4]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[4]_i_2_n_0 ),
        .O(\m_rdata_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[4]_i_2 
       (.I0(s_tcm_rdata[4]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[4]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[4]),
        .O(\m_rdata_reg[4]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[5] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[5]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[5]_i_1 
       (.I0(s_rom_rdata[5]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[5]_i_2_n_0 ),
        .O(\m_rdata_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[5]_i_2 
       (.I0(s_tcm_rdata[5]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[5]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[5]),
        .O(\m_rdata_reg[5]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[6] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[6]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[6]_i_1 
       (.I0(s_rom_rdata[6]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[6]_i_2_n_0 ),
        .O(\m_rdata_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[6]_i_2 
       (.I0(s_tcm_rdata[6]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[6]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[6]),
        .O(\m_rdata_reg[6]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[7] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[7]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[7]_i_1 
       (.I0(s_rom_rdata[7]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[7]_i_2_n_0 ),
        .O(\m_rdata_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[7]_i_2 
       (.I0(s_tcm_rdata[7]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[7]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[7]),
        .O(\m_rdata_reg[7]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[8] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[8]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[8]_i_1 
       (.I0(s_rom_rdata[8]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[8]_i_2_n_0 ),
        .O(\m_rdata_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[8]_i_2 
       (.I0(s_tcm_rdata[8]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[8]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[8]),
        .O(\m_rdata_reg[8]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[9] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[9]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_rdata_reg[9]_i_1 
       (.I0(s_rom_rdata[9]),
        .I1(s_rom_resp),
        .I2(\m_rdata_reg[9]_i_2_n_0 ),
        .O(\m_rdata_reg[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_rdata_reg[9]_i_2 
       (.I0(s_tcm_rdata[9]),
        .I1(s_tcm_resp),
        .I2(s_sram_rdata[9]),
        .I3(s_sram_resp),
        .I4(s_nor_rdata[9]),
        .O(\m_rdata_reg[9]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "pbus_conn" *) 
module femto_bd_pbus_conn
   (m_rdata,
    s_eic_resp,
    s_gpio_resp,
    s_tmr_resp,
    s_rst_resp,
    s_uart_resp,
    s_uart_rdata,
    s_eic_rdata,
    s_tmr_rdata,
    s_rst_rdata,
    s_gpio_rdata);
  output [31:0]m_rdata;
  input s_eic_resp;
  input s_gpio_resp;
  input s_tmr_resp;
  input s_rst_resp;
  input s_uart_resp;
  input [31:0]s_uart_rdata;
  input [31:0]s_eic_rdata;
  input [31:0]s_tmr_rdata;
  input [31:0]s_rst_rdata;
  input [31:0]s_gpio_rdata;

  wire [31:0]m_rdata;
  wire \m_rdata_reg[0]_i_1_n_0 ;
  wire \m_rdata_reg[0]_i_2_n_0 ;
  wire \m_rdata_reg[10]_i_1_n_0 ;
  wire \m_rdata_reg[10]_i_2_n_0 ;
  wire \m_rdata_reg[11]_i_1_n_0 ;
  wire \m_rdata_reg[11]_i_2_n_0 ;
  wire \m_rdata_reg[12]_i_1_n_0 ;
  wire \m_rdata_reg[12]_i_2_n_0 ;
  wire \m_rdata_reg[13]_i_1_n_0 ;
  wire \m_rdata_reg[13]_i_2_n_0 ;
  wire \m_rdata_reg[14]_i_1_n_0 ;
  wire \m_rdata_reg[14]_i_2_n_0 ;
  wire \m_rdata_reg[15]_i_1_n_0 ;
  wire \m_rdata_reg[15]_i_2_n_0 ;
  wire \m_rdata_reg[16]_i_1_n_0 ;
  wire \m_rdata_reg[16]_i_2_n_0 ;
  wire \m_rdata_reg[17]_i_1_n_0 ;
  wire \m_rdata_reg[17]_i_2_n_0 ;
  wire \m_rdata_reg[18]_i_1_n_0 ;
  wire \m_rdata_reg[18]_i_2_n_0 ;
  wire \m_rdata_reg[19]_i_1_n_0 ;
  wire \m_rdata_reg[19]_i_2_n_0 ;
  wire \m_rdata_reg[1]_i_1_n_0 ;
  wire \m_rdata_reg[1]_i_2_n_0 ;
  wire \m_rdata_reg[20]_i_1_n_0 ;
  wire \m_rdata_reg[20]_i_2_n_0 ;
  wire \m_rdata_reg[21]_i_1_n_0 ;
  wire \m_rdata_reg[21]_i_2_n_0 ;
  wire \m_rdata_reg[22]_i_1_n_0 ;
  wire \m_rdata_reg[22]_i_2_n_0 ;
  wire \m_rdata_reg[23]_i_1_n_0 ;
  wire \m_rdata_reg[23]_i_2_n_0 ;
  wire \m_rdata_reg[24]_i_1_n_0 ;
  wire \m_rdata_reg[24]_i_2_n_0 ;
  wire \m_rdata_reg[25]_i_1_n_0 ;
  wire \m_rdata_reg[25]_i_2_n_0 ;
  wire \m_rdata_reg[26]_i_1_n_0 ;
  wire \m_rdata_reg[26]_i_2_n_0 ;
  wire \m_rdata_reg[27]_i_1_n_0 ;
  wire \m_rdata_reg[27]_i_2_n_0 ;
  wire \m_rdata_reg[28]_i_1_n_0 ;
  wire \m_rdata_reg[28]_i_2_n_0 ;
  wire \m_rdata_reg[29]_i_1_n_0 ;
  wire \m_rdata_reg[29]_i_2_n_0 ;
  wire \m_rdata_reg[2]_i_1_n_0 ;
  wire \m_rdata_reg[2]_i_2_n_0 ;
  wire \m_rdata_reg[30]_i_1_n_0 ;
  wire \m_rdata_reg[30]_i_2_n_0 ;
  wire \m_rdata_reg[31]_i_1_n_0 ;
  wire \m_rdata_reg[31]_i_2_n_0 ;
  wire \m_rdata_reg[31]_i_3_n_0 ;
  wire \m_rdata_reg[3]_i_1_n_0 ;
  wire \m_rdata_reg[3]_i_2_n_0 ;
  wire \m_rdata_reg[4]_i_1_n_0 ;
  wire \m_rdata_reg[4]_i_2_n_0 ;
  wire \m_rdata_reg[5]_i_1_n_0 ;
  wire \m_rdata_reg[5]_i_2_n_0 ;
  wire \m_rdata_reg[6]_i_1_n_0 ;
  wire \m_rdata_reg[6]_i_2_n_0 ;
  wire \m_rdata_reg[7]_i_1_n_0 ;
  wire \m_rdata_reg[7]_i_2_n_0 ;
  wire \m_rdata_reg[8]_i_1_n_0 ;
  wire \m_rdata_reg[8]_i_2_n_0 ;
  wire \m_rdata_reg[9]_i_1_n_0 ;
  wire \m_rdata_reg[9]_i_2_n_0 ;
  wire [31:0]s_eic_rdata;
  wire s_eic_resp;
  wire [31:0]s_gpio_rdata;
  wire s_gpio_resp;
  wire [31:0]s_rst_rdata;
  wire s_rst_resp;
  wire [31:0]s_tmr_rdata;
  wire s_tmr_resp;
  wire [31:0]s_uart_rdata;
  wire s_uart_resp;

  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[0] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[0]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[0]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[0]_i_1 
       (.I0(\m_rdata_reg[0]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[0]),
        .I4(s_eic_rdata[0]),
        .O(\m_rdata_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[0]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[0]),
        .I2(s_rst_rdata[0]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[0]),
        .O(\m_rdata_reg[0]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[10] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[10]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[10]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[10]_i_1 
       (.I0(\m_rdata_reg[10]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[10]),
        .I4(s_eic_rdata[10]),
        .O(\m_rdata_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[10]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[10]),
        .I2(s_rst_rdata[10]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[10]),
        .O(\m_rdata_reg[10]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[11] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[11]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[11]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[11]_i_1 
       (.I0(\m_rdata_reg[11]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[11]),
        .I4(s_eic_rdata[11]),
        .O(\m_rdata_reg[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[11]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[11]),
        .I2(s_rst_rdata[11]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[11]),
        .O(\m_rdata_reg[11]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[12] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[12]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[12]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[12]_i_1 
       (.I0(\m_rdata_reg[12]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[12]),
        .I4(s_eic_rdata[12]),
        .O(\m_rdata_reg[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[12]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[12]),
        .I2(s_rst_rdata[12]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[12]),
        .O(\m_rdata_reg[12]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[13] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[13]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[13]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[13]_i_1 
       (.I0(\m_rdata_reg[13]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[13]),
        .I4(s_eic_rdata[13]),
        .O(\m_rdata_reg[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[13]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[13]),
        .I2(s_rst_rdata[13]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[13]),
        .O(\m_rdata_reg[13]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[14] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[14]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[14]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[14]_i_1 
       (.I0(\m_rdata_reg[14]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[14]),
        .I4(s_eic_rdata[14]),
        .O(\m_rdata_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[14]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[14]),
        .I2(s_rst_rdata[14]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[14]),
        .O(\m_rdata_reg[14]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[15] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[15]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[15]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[15]_i_1 
       (.I0(\m_rdata_reg[15]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[15]),
        .I4(s_eic_rdata[15]),
        .O(\m_rdata_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[15]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[15]),
        .I2(s_rst_rdata[15]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[15]),
        .O(\m_rdata_reg[15]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[16] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[16]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[16]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[16]_i_1 
       (.I0(\m_rdata_reg[16]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[16]),
        .I4(s_eic_rdata[16]),
        .O(\m_rdata_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[16]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[16]),
        .I2(s_rst_rdata[16]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[16]),
        .O(\m_rdata_reg[16]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[17] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[17]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[17]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[17]_i_1 
       (.I0(\m_rdata_reg[17]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[17]),
        .I4(s_eic_rdata[17]),
        .O(\m_rdata_reg[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[17]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[17]),
        .I2(s_rst_rdata[17]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[17]),
        .O(\m_rdata_reg[17]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[18] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[18]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[18]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[18]_i_1 
       (.I0(\m_rdata_reg[18]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[18]),
        .I4(s_eic_rdata[18]),
        .O(\m_rdata_reg[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[18]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[18]),
        .I2(s_rst_rdata[18]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[18]),
        .O(\m_rdata_reg[18]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[19] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[19]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[19]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[19]_i_1 
       (.I0(\m_rdata_reg[19]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[19]),
        .I4(s_eic_rdata[19]),
        .O(\m_rdata_reg[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[19]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[19]),
        .I2(s_rst_rdata[19]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[19]),
        .O(\m_rdata_reg[19]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[1] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[1]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[1]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[1]_i_1 
       (.I0(\m_rdata_reg[1]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[1]),
        .I4(s_eic_rdata[1]),
        .O(\m_rdata_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[1]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[1]),
        .I2(s_rst_rdata[1]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[1]),
        .O(\m_rdata_reg[1]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[20] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[20]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[20]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[20]_i_1 
       (.I0(\m_rdata_reg[20]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[20]),
        .I4(s_eic_rdata[20]),
        .O(\m_rdata_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[20]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[20]),
        .I2(s_rst_rdata[20]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[20]),
        .O(\m_rdata_reg[20]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[21] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[21]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[21]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[21]_i_1 
       (.I0(\m_rdata_reg[21]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[21]),
        .I4(s_eic_rdata[21]),
        .O(\m_rdata_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[21]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[21]),
        .I2(s_rst_rdata[21]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[21]),
        .O(\m_rdata_reg[21]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[22] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[22]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[22]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[22]_i_1 
       (.I0(\m_rdata_reg[22]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[22]),
        .I4(s_eic_rdata[22]),
        .O(\m_rdata_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[22]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[22]),
        .I2(s_rst_rdata[22]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[22]),
        .O(\m_rdata_reg[22]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[23] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[23]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[23]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[23]_i_1 
       (.I0(\m_rdata_reg[23]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[23]),
        .I4(s_eic_rdata[23]),
        .O(\m_rdata_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[23]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[23]),
        .I2(s_rst_rdata[23]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[23]),
        .O(\m_rdata_reg[23]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[24] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[24]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[24]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[24]_i_1 
       (.I0(\m_rdata_reg[24]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[24]),
        .I4(s_eic_rdata[24]),
        .O(\m_rdata_reg[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[24]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[24]),
        .I2(s_rst_rdata[24]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[24]),
        .O(\m_rdata_reg[24]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[25] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[25]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[25]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[25]_i_1 
       (.I0(\m_rdata_reg[25]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[25]),
        .I4(s_eic_rdata[25]),
        .O(\m_rdata_reg[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[25]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[25]),
        .I2(s_rst_rdata[25]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[25]),
        .O(\m_rdata_reg[25]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[26] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[26]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[26]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[26]_i_1 
       (.I0(\m_rdata_reg[26]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[26]),
        .I4(s_eic_rdata[26]),
        .O(\m_rdata_reg[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[26]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[26]),
        .I2(s_rst_rdata[26]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[26]),
        .O(\m_rdata_reg[26]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[27] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[27]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[27]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[27]_i_1 
       (.I0(\m_rdata_reg[27]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[27]),
        .I4(s_eic_rdata[27]),
        .O(\m_rdata_reg[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[27]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[27]),
        .I2(s_rst_rdata[27]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[27]),
        .O(\m_rdata_reg[27]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[28] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[28]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[28]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[28]_i_1 
       (.I0(\m_rdata_reg[28]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[28]),
        .I4(s_eic_rdata[28]),
        .O(\m_rdata_reg[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[28]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[28]),
        .I2(s_rst_rdata[28]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[28]),
        .O(\m_rdata_reg[28]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[29] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[29]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[29]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[29]_i_1 
       (.I0(\m_rdata_reg[29]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[29]),
        .I4(s_eic_rdata[29]),
        .O(\m_rdata_reg[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[29]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[29]),
        .I2(s_rst_rdata[29]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[29]),
        .O(\m_rdata_reg[29]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[2] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[2]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[2]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[2]_i_1 
       (.I0(\m_rdata_reg[2]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[2]),
        .I4(s_eic_rdata[2]),
        .O(\m_rdata_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[2]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[2]),
        .I2(s_rst_rdata[2]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[2]),
        .O(\m_rdata_reg[2]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[30] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[30]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[30]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[30]_i_1 
       (.I0(\m_rdata_reg[30]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[30]),
        .I4(s_eic_rdata[30]),
        .O(\m_rdata_reg[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[30]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[30]),
        .I2(s_rst_rdata[30]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[30]),
        .O(\m_rdata_reg[30]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[31] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[31]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[31]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[31]_i_1 
       (.I0(\m_rdata_reg[31]_i_3_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[31]),
        .I4(s_eic_rdata[31]),
        .O(\m_rdata_reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_rdata_reg[31]_i_2 
       (.I0(s_eic_resp),
        .I1(s_gpio_resp),
        .I2(s_tmr_resp),
        .I3(s_rst_resp),
        .I4(s_uart_resp),
        .O(\m_rdata_reg[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[31]_i_3 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[31]),
        .I2(s_rst_rdata[31]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[31]),
        .O(\m_rdata_reg[31]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[3] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[3]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[3]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[3]_i_1 
       (.I0(\m_rdata_reg[3]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[3]),
        .I4(s_eic_rdata[3]),
        .O(\m_rdata_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[3]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[3]),
        .I2(s_rst_rdata[3]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[3]),
        .O(\m_rdata_reg[3]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[4] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[4]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[4]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[4]_i_1 
       (.I0(\m_rdata_reg[4]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[4]),
        .I4(s_eic_rdata[4]),
        .O(\m_rdata_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[4]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[4]),
        .I2(s_rst_rdata[4]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[4]),
        .O(\m_rdata_reg[4]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[5] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[5]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[5]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[5]_i_1 
       (.I0(\m_rdata_reg[5]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[5]),
        .I4(s_eic_rdata[5]),
        .O(\m_rdata_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[5]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[5]),
        .I2(s_rst_rdata[5]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[5]),
        .O(\m_rdata_reg[5]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[6] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[6]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[6]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[6]_i_1 
       (.I0(\m_rdata_reg[6]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[6]),
        .I4(s_eic_rdata[6]),
        .O(\m_rdata_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[6]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[6]),
        .I2(s_rst_rdata[6]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[6]),
        .O(\m_rdata_reg[6]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[7] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[7]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[7]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[7]_i_1 
       (.I0(\m_rdata_reg[7]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[7]),
        .I4(s_eic_rdata[7]),
        .O(\m_rdata_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[7]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[7]),
        .I2(s_rst_rdata[7]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[7]),
        .O(\m_rdata_reg[7]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[8] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[8]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[8]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[8]_i_1 
       (.I0(\m_rdata_reg[8]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[8]),
        .I4(s_eic_rdata[8]),
        .O(\m_rdata_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[8]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[8]),
        .I2(s_rst_rdata[8]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[8]),
        .O(\m_rdata_reg[8]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \m_rdata_reg[9] 
       (.CLR(1'b0),
        .D(\m_rdata_reg[9]_i_1_n_0 ),
        .G(\m_rdata_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(m_rdata[9]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \m_rdata_reg[9]_i_1 
       (.I0(\m_rdata_reg[9]_i_2_n_0 ),
        .I1(s_uart_resp),
        .I2(s_eic_resp),
        .I3(s_uart_rdata[9]),
        .I4(s_eic_rdata[9]),
        .O(\m_rdata_reg[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \m_rdata_reg[9]_i_2 
       (.I0(s_tmr_resp),
        .I1(s_tmr_rdata[9]),
        .I2(s_rst_rdata[9]),
        .I3(s_gpio_resp),
        .I4(s_gpio_rdata[9]),
        .O(\m_rdata_reg[9]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "pipeline" *) 
module femto_bd_pipeline
   (\d_reg[105] ,
    p_8_in,
    \d_reg[103] ,
    \d_reg[32] ,
    \d_reg[100] ,
    \d_reg[99] ,
    \d_reg[98] ,
    \d_reg[97] ,
    p_0_in0_in,
    p_2_in,
    \d_reg[77] ,
    D,
    \s2_reg[0]_0 ,
    \s2_reg[0]_1 ,
    \d_reg[96] ,
    \d_reg[97]_0 ,
    \d_reg[95] ,
    \d_reg[94] ,
    \d_reg[93] ,
    \d_reg[86] ,
    \d_reg[84] ,
    \d_reg[82] ,
    \d_reg[82]_0 ,
    \d_reg[98]_0 ,
    \d_reg[96]_0 ,
    \d_reg[99]_0 ,
    \d_reg[100]_0 ,
    \d_reg[101] ,
    \d_reg[102] ,
    \d_reg[103]_0 ,
    \d_reg[104] ,
    \d_reg[105]_0 ,
    \d_reg[106] ,
    \d_reg[107] ,
    \d_reg[108] ,
    \d_reg[109] ,
    \d_reg[110] ,
    \d_reg[111] ,
    \d_reg[112] ,
    \d_reg[113] ,
    \d_reg[146] ,
    \d_reg[145] ,
    E,
    \d_reg[146]_0 ,
    \d_reg[147] ,
    \d_reg[148] ,
    \d_reg[149] ,
    \d_reg[69] ,
    \d_reg[97]_1 ,
    \d_reg[96]_1 ,
    \STAGE2.TRAP.csr_reg[0][3] ,
    \d_reg[145]_0 ,
    \d_reg[83] ,
    \d_reg[0] ,
    \d_reg[66] ,
    \d_reg[90] ,
    \d_reg[91] ,
    \d_reg[92] ,
    \d_reg[33] ,
    \d_reg[0]_0 ,
    \d_reg[2] ,
    \d_reg[93]_0 ,
    p_0_in,
    \rst_r_reg[9] ,
    if_ir,
    clk,
    if_pc,
    if_c,
    \s1_reg[0]_0 ,
    rsel_reg,
    rstn,
    \d_reg[1] ,
    \d_reg[2]_0 ,
    \s1_reg[57]_0 ,
    \s1_reg[38]_0 ,
    \s1_reg[57]_1 ,
    \s1_reg[38]_1 ,
    \s1_reg[57]_2 ,
    \s1_reg[38]_2 ,
    \d_reg[2]_1 ,
    \d_reg[69]_0 ,
    \d_reg[69]_1 ,
    \d_reg[69]_2 ,
    \d_reg[69]_3 ,
    \s1_reg[48]_0 ,
    \s1_reg[38]_3 ,
    \s1_reg[48]_1 ,
    \s1_reg[38]_4 ,
    \s1_reg[48]_2 ,
    \s1_reg[38]_5 ,
    \s1_reg[48]_3 ,
    \s1_reg[38]_6 ,
    \s1_reg[48]_4 ,
    \s1_reg[38]_7 ,
    \s1_reg[48]_5 ,
    \s1_reg[38]_8 ,
    \s1_reg[48]_6 ,
    \s1_reg[38]_9 ,
    \s1_reg[48]_7 ,
    \s1_reg[48]_8 ,
    \s1_reg[48]_9 ,
    \s1_reg[48]_10 ,
    \s1_reg[48]_11 ,
    \s1_reg[48]_12 ,
    \s1_reg[38]_10 ,
    \s1_reg[48]_13 ,
    \s1_reg[38]_11 ,
    \s1_reg[48]_14 ,
    \s1_reg[38]_12 ,
    \s1_reg[48]_15 ,
    \s1_reg[38]_13 ,
    \STAGE2.TRAP.csr_reg[0][3]_0 ,
    p_1_in9_in,
    ext_int_trigger,
    Q,
    p_1_in8_in,
    \STAGE2.TRAP.csr_reg[3][31] ,
    \d_reg[66]_0 ,
    \d_reg[49] ,
    \d_reg[149]_0 ,
    \s1_reg[52]_0 ,
    \s1_reg[48]_16 ,
    \s1_reg[57]_3 ,
    \d_reg[149]_1 ,
    \d_reg[69]_4 ,
    \s1_reg[52]_1 ,
    \d_reg[2]_2 ,
    \STAGE2.TRAP.csr_reg[0][3]_1 ,
    \d_reg[2]_3 ,
    \STAGE2.TRAP.csr_reg[0][3]_2 ,
    \d_reg[2]_4 ,
    \STAGE2.TRAP.csr_reg[0][3]_3 ,
    \d_reg[66]_1 ,
    \s1_reg[52]_2 ,
    \d_reg[69]_5 ,
    \d_reg[2]_5 ,
    \d_reg[66]_2 ,
    \s1_reg[52]_3 ,
    \d_reg[69]_6 ,
    \d_reg[2]_6 ,
    \s1_reg[57]_4 ,
    \s1_reg[52]_4 ,
    \d_reg[69]_7 ,
    \d_reg[2]_7 ,
    \s1_reg[52]_5 ,
    \d_reg[7] ,
    \d_reg[7]_0 ,
    \s1_reg[57]_5 ,
    \d_reg[6] ,
    \s1_reg[52]_6 ,
    \d_reg[6]_0 ,
    \s1_reg[57]_6 ,
    \s1_reg[52]_7 ,
    \d_reg[5] ,
    \d_reg[5]_0 ,
    \s1_reg[57]_7 ,
    \d_reg[69]_8 ,
    \s1_reg[52]_8 ,
    \d_reg[38] ,
    \d_reg[3] ,
    \s1_reg[52]_9 ,
    \d_reg[3]_0 ,
    \s1_reg[57]_8 ,
    \d_reg[69]_9 ,
    \s1_reg[52]_10 ,
    \d_reg[36] ,
    \d_reg[1]_0 ,
    \d_reg[69]_10 ,
    \d_reg[1]_1 ,
    \d_reg[1]_2 ,
    \d_reg[1]_3 ,
    \d_reg[1]_4 ,
    \STAGE2.TRAP.csr_reg[0][3]_4 ,
    \d_reg[1]_5 ,
    \d_reg[1]_6 ,
    \d_reg[1]_7 ,
    \s1_reg[57]_9 ,
    \d_reg[57] ,
    \d_reg[1]_8 ,
    \d_reg[66]_3 ,
    \d_reg[66]_4 ,
    \d_reg[58] ,
    \d_reg[1]_9 ,
    \s1_reg[57]_10 ,
    \d_reg[66]_5 ,
    \s1_reg[57]_11 ,
    \d_reg[59] ,
    \d_reg[1]_10 ,
    \d_reg[66]_6 ,
    \STAGE2.TRAP.csr_reg[0][3]_5 ,
    \d_reg[60] ,
    \d_reg[1]_11 ,
    \s1_reg[57]_12 ,
    \s1_reg[57]_13 ,
    \d_reg[61] ,
    \d_reg[1]_12 ,
    \d_reg[66]_7 ,
    \d_reg[1]_13 ,
    \STAGE2.TRAP.csr_reg[0][3]_6 ,
    \d_reg[1]_14 ,
    \d_reg[1]_15 ,
    \d_reg[1]_16 ,
    \STAGE2.TRAP.csr_reg[0][3]_7 ,
    d_req,
    dbus_resp,
    \BUS_REQ_CTRL.dbus_busy_post ,
    \STAGE2.TRAP.csr_reg[0][7] ,
    \s1_reg[47]_0 ,
    \STAGE2.TRAP.csr_reg[2][31] ,
    \STAGE2.TRAP.csr_reg[0][31] );
  output \d_reg[105] ;
  output p_8_in;
  output \d_reg[103] ;
  output \d_reg[32] ;
  output \d_reg[100] ;
  output \d_reg[99] ;
  output \d_reg[98] ;
  output \d_reg[97] ;
  output p_0_in0_in;
  output p_2_in;
  output \d_reg[77] ;
  output [31:0]D;
  output \s2_reg[0]_0 ;
  output \s2_reg[0]_1 ;
  output \d_reg[96] ;
  output \d_reg[97]_0 ;
  output \d_reg[95] ;
  output \d_reg[94] ;
  output \d_reg[93] ;
  output \d_reg[86] ;
  output \d_reg[84] ;
  output \d_reg[82] ;
  output \d_reg[82]_0 ;
  output \d_reg[98]_0 ;
  output \d_reg[96]_0 ;
  output \d_reg[99]_0 ;
  output \d_reg[100]_0 ;
  output \d_reg[101] ;
  output \d_reg[102] ;
  output \d_reg[103]_0 ;
  output \d_reg[104] ;
  output \d_reg[105]_0 ;
  output \d_reg[106] ;
  output \d_reg[107] ;
  output \d_reg[108] ;
  output \d_reg[109] ;
  output \d_reg[110] ;
  output \d_reg[111] ;
  output \d_reg[112] ;
  output \d_reg[113] ;
  output \d_reg[146] ;
  output \d_reg[145] ;
  output [0:0]E;
  output \d_reg[146]_0 ;
  output \d_reg[147] ;
  output \d_reg[148] ;
  output \d_reg[149] ;
  output \d_reg[69] ;
  output \d_reg[97]_1 ;
  output \d_reg[96]_1 ;
  output \STAGE2.TRAP.csr_reg[0][3] ;
  output [109:0]\d_reg[145]_0 ;
  output \d_reg[83] ;
  output \d_reg[0] ;
  output \d_reg[66] ;
  output \d_reg[90] ;
  output \d_reg[91] ;
  output \d_reg[92] ;
  output [1:0]\d_reg[33] ;
  output \d_reg[0]_0 ;
  output \d_reg[2] ;
  output \d_reg[93]_0 ;
  input [0:0]p_0_in;
  input \rst_r_reg[9] ;
  input [30:0]if_ir;
  input clk;
  input [31:0]if_pc;
  input if_c;
  input \s1_reg[0]_0 ;
  input rsel_reg;
  input rstn;
  input \d_reg[1] ;
  input \d_reg[2]_0 ;
  input \s1_reg[57]_0 ;
  input \s1_reg[38]_0 ;
  input \s1_reg[57]_1 ;
  input \s1_reg[38]_1 ;
  input \s1_reg[57]_2 ;
  input \s1_reg[38]_2 ;
  input \d_reg[2]_1 ;
  input \d_reg[69]_0 ;
  input \d_reg[69]_1 ;
  input \d_reg[69]_2 ;
  input \d_reg[69]_3 ;
  input \s1_reg[48]_0 ;
  input \s1_reg[38]_3 ;
  input \s1_reg[48]_1 ;
  input \s1_reg[38]_4 ;
  input \s1_reg[48]_2 ;
  input \s1_reg[38]_5 ;
  input \s1_reg[48]_3 ;
  input \s1_reg[38]_6 ;
  input \s1_reg[48]_4 ;
  input \s1_reg[38]_7 ;
  input \s1_reg[48]_5 ;
  input \s1_reg[38]_8 ;
  input \s1_reg[48]_6 ;
  input \s1_reg[38]_9 ;
  input \s1_reg[48]_7 ;
  input \s1_reg[48]_8 ;
  input \s1_reg[48]_9 ;
  input \s1_reg[48]_10 ;
  input \s1_reg[48]_11 ;
  input \s1_reg[48]_12 ;
  input \s1_reg[38]_10 ;
  input \s1_reg[48]_13 ;
  input \s1_reg[38]_11 ;
  input \s1_reg[48]_14 ;
  input \s1_reg[38]_12 ;
  input \s1_reg[48]_15 ;
  input \s1_reg[38]_13 ;
  input \STAGE2.TRAP.csr_reg[0][3]_0 ;
  input p_1_in9_in;
  input ext_int_trigger;
  input [31:0]Q;
  input p_1_in8_in;
  input [31:0]\STAGE2.TRAP.csr_reg[3][31] ;
  input \d_reg[66]_0 ;
  input \d_reg[49] ;
  input \d_reg[149]_0 ;
  input \s1_reg[52]_0 ;
  input \s1_reg[48]_16 ;
  input \s1_reg[57]_3 ;
  input \d_reg[149]_1 ;
  input \d_reg[69]_4 ;
  input \s1_reg[52]_1 ;
  input \d_reg[2]_2 ;
  input \STAGE2.TRAP.csr_reg[0][3]_1 ;
  input \d_reg[2]_3 ;
  input \STAGE2.TRAP.csr_reg[0][3]_2 ;
  input \d_reg[2]_4 ;
  input \STAGE2.TRAP.csr_reg[0][3]_3 ;
  input \d_reg[66]_1 ;
  input \s1_reg[52]_2 ;
  input \d_reg[69]_5 ;
  input \d_reg[2]_5 ;
  input \d_reg[66]_2 ;
  input \s1_reg[52]_3 ;
  input \d_reg[69]_6 ;
  input \d_reg[2]_6 ;
  input \s1_reg[57]_4 ;
  input \s1_reg[52]_4 ;
  input \d_reg[69]_7 ;
  input \d_reg[2]_7 ;
  input \s1_reg[52]_5 ;
  input \d_reg[7] ;
  input \d_reg[7]_0 ;
  input \s1_reg[57]_5 ;
  input \d_reg[6] ;
  input \s1_reg[52]_6 ;
  input \d_reg[6]_0 ;
  input \s1_reg[57]_6 ;
  input \s1_reg[52]_7 ;
  input \d_reg[5] ;
  input \d_reg[5]_0 ;
  input \s1_reg[57]_7 ;
  input \d_reg[69]_8 ;
  input \s1_reg[52]_8 ;
  input \d_reg[38] ;
  input \d_reg[3] ;
  input \s1_reg[52]_9 ;
  input \d_reg[3]_0 ;
  input \s1_reg[57]_8 ;
  input \d_reg[69]_9 ;
  input \s1_reg[52]_10 ;
  input \d_reg[36] ;
  input \d_reg[1]_0 ;
  input \d_reg[69]_10 ;
  input \d_reg[1]_1 ;
  input \d_reg[1]_2 ;
  input \d_reg[1]_3 ;
  input \d_reg[1]_4 ;
  input \STAGE2.TRAP.csr_reg[0][3]_4 ;
  input \d_reg[1]_5 ;
  input \d_reg[1]_6 ;
  input \d_reg[1]_7 ;
  input \s1_reg[57]_9 ;
  input \d_reg[57] ;
  input \d_reg[1]_8 ;
  input \d_reg[66]_3 ;
  input \d_reg[66]_4 ;
  input \d_reg[58] ;
  input \d_reg[1]_9 ;
  input \s1_reg[57]_10 ;
  input \d_reg[66]_5 ;
  input \s1_reg[57]_11 ;
  input \d_reg[59] ;
  input \d_reg[1]_10 ;
  input \d_reg[66]_6 ;
  input \STAGE2.TRAP.csr_reg[0][3]_5 ;
  input \d_reg[60] ;
  input \d_reg[1]_11 ;
  input \s1_reg[57]_12 ;
  input \s1_reg[57]_13 ;
  input \d_reg[61] ;
  input \d_reg[1]_12 ;
  input \d_reg[66]_7 ;
  input \d_reg[1]_13 ;
  input \STAGE2.TRAP.csr_reg[0][3]_6 ;
  input \d_reg[1]_14 ;
  input \d_reg[1]_15 ;
  input \d_reg[1]_16 ;
  input \STAGE2.TRAP.csr_reg[0][3]_7 ;
  input d_req;
  input dbus_resp;
  input \BUS_REQ_CTRL.dbus_busy_post ;
  input \STAGE2.TRAP.csr_reg[0][7] ;
  input \s1_reg[47]_0 ;
  input [30:0]\STAGE2.TRAP.csr_reg[2][31] ;
  input [29:0]\STAGE2.TRAP.csr_reg[0][31] ;

  wire \BUS_REQ_CTRL.dbus_busy_post ;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [6:0]\STAGE1.DECODE.funct7 ;
  wire [29:0]\STAGE2.TRAP.csr_reg[0][31] ;
  wire \STAGE2.TRAP.csr_reg[0][3] ;
  wire \STAGE2.TRAP.csr_reg[0][3]_0 ;
  wire \STAGE2.TRAP.csr_reg[0][3]_1 ;
  wire \STAGE2.TRAP.csr_reg[0][3]_2 ;
  wire \STAGE2.TRAP.csr_reg[0][3]_3 ;
  wire \STAGE2.TRAP.csr_reg[0][3]_4 ;
  wire \STAGE2.TRAP.csr_reg[0][3]_5 ;
  wire \STAGE2.TRAP.csr_reg[0][3]_6 ;
  wire \STAGE2.TRAP.csr_reg[0][3]_7 ;
  wire \STAGE2.TRAP.csr_reg[0][7] ;
  wire [30:0]\STAGE2.TRAP.csr_reg[2][31] ;
  wire [31:0]\STAGE2.TRAP.csr_reg[3][31] ;
  wire clk;
  wire \d[0]_i_10_n_0 ;
  wire \d[0]_i_11_n_0 ;
  wire \d[0]_i_12__0_n_0 ;
  wire \d[0]_i_13_n_0 ;
  wire \d[0]_i_14__0_n_0 ;
  wire \d[0]_i_15_n_0 ;
  wire \d[0]_i_16_n_0 ;
  wire \d[0]_i_17_n_0 ;
  wire \d[0]_i_18_n_0 ;
  wire \d[0]_i_19_n_0 ;
  wire \d[0]_i_20_n_0 ;
  wire \d[0]_i_21__0_n_0 ;
  wire \d[0]_i_22__0_n_0 ;
  wire \d[0]_i_23__0_n_0 ;
  wire \d[0]_i_24__0_n_0 ;
  wire \d[0]_i_25_n_0 ;
  wire \d[0]_i_26__0_n_0 ;
  wire \d[0]_i_27__0_n_0 ;
  wire \d[0]_i_28__0_n_0 ;
  wire \d[0]_i_29_n_0 ;
  wire \d[0]_i_2__2_n_0 ;
  wire \d[0]_i_4__0_n_0 ;
  wire \d[0]_i_5__0_n_0 ;
  wire \d[0]_i_5_n_0 ;
  wire \d[0]_i_6__1_n_0 ;
  wire \d[0]_i_6_n_0 ;
  wire \d[0]_i_8_n_0 ;
  wire \d[0]_i_9_n_0 ;
  wire \d[100]_i_4_n_0 ;
  wire \d[100]_i_5_n_0 ;
  wire \d[101]_i_4_n_0 ;
  wire \d[102]_i_4_n_0 ;
  wire \d[103]_i_4_n_0 ;
  wire \d[104]_i_4_n_0 ;
  wire \d[105]_i_3_n_0 ;
  wire \d[105]_i_4_n_0 ;
  wire \d[106]_i_3_n_0 ;
  wire \d[106]_i_4_n_0 ;
  wire \d[107]_i_3_n_0 ;
  wire \d[107]_i_4_n_0 ;
  wire \d[108]_i_3_n_0 ;
  wire \d[108]_i_4_n_0 ;
  wire \d[109]_i_3_n_0 ;
  wire \d[109]_i_4_n_0 ;
  wire \d[110]_i_4_n_0 ;
  wire \d[111]_i_4_n_0 ;
  wire \d[112]_i_4_n_0 ;
  wire \d[113]_i_5_n_0 ;
  wire \d[113]_i_7_n_0 ;
  wire \d[113]_i_8_n_0 ;
  wire \d[114]_i_2_n_0 ;
  wire \d[114]_i_4_n_0 ;
  wire \d[114]_i_6_n_0 ;
  wire \d[114]_i_7_n_0 ;
  wire \d[115]_i_2_n_0 ;
  wire \d[115]_i_3_n_0 ;
  wire \d[115]_i_4_n_0 ;
  wire \d[115]_i_5_n_0 ;
  wire \d[116]_i_2_n_0 ;
  wire \d[116]_i_3_n_0 ;
  wire \d[116]_i_5_n_0 ;
  wire \d[116]_i_6_n_0 ;
  wire \d[117]_i_2_n_0 ;
  wire \d[117]_i_3_n_0 ;
  wire \d[117]_i_5_n_0 ;
  wire \d[117]_i_6_n_0 ;
  wire \d[118]_i_2_n_0 ;
  wire \d[118]_i_3_n_0 ;
  wire \d[118]_i_5_n_0 ;
  wire \d[118]_i_6_n_0 ;
  wire \d[119]_i_2_n_0 ;
  wire \d[119]_i_4_n_0 ;
  wire \d[119]_i_6_n_0 ;
  wire \d[119]_i_7_n_0 ;
  wire \d[120]_i_2_n_0 ;
  wire \d[120]_i_3_n_0 ;
  wire \d[120]_i_5_n_0 ;
  wire \d[120]_i_6_n_0 ;
  wire \d[121]_i_2_n_0 ;
  wire \d[121]_i_4_n_0 ;
  wire \d[121]_i_6_n_0 ;
  wire \d[121]_i_7_n_0 ;
  wire \d[122]_i_2_n_0 ;
  wire \d[122]_i_4_n_0 ;
  wire \d[122]_i_6_n_0 ;
  wire \d[122]_i_7_n_0 ;
  wire \d[123]_i_2_n_0 ;
  wire \d[123]_i_4_n_0 ;
  wire \d[123]_i_6_n_0 ;
  wire \d[123]_i_7_n_0 ;
  wire \d[124]_i_2_n_0 ;
  wire \d[124]_i_4_n_0 ;
  wire \d[124]_i_6_n_0 ;
  wire \d[124]_i_7_n_0 ;
  wire \d[125]_i_2_n_0 ;
  wire \d[125]_i_5_n_0 ;
  wire \d[125]_i_6_n_0 ;
  wire \d[126]_i_2_n_0 ;
  wire \d[126]_i_5_n_0 ;
  wire \d[126]_i_6_n_0 ;
  wire \d[127]_i_2_n_0 ;
  wire \d[127]_i_5_n_0 ;
  wire \d[127]_i_6_n_0 ;
  wire \d[128]_i_2_n_0 ;
  wire \d[128]_i_4_n_0 ;
  wire \d[128]_i_7_n_0 ;
  wire \d[128]_i_8_n_0 ;
  wire \d[129]_i_2_n_0 ;
  wire \d[129]_i_3_n_0 ;
  wire \d[129]_i_5_n_0 ;
  wire \d[129]_i_6_n_0 ;
  wire \d[130]_i_2_n_0 ;
  wire \d[130]_i_4_n_0 ;
  wire \d[130]_i_6_n_0 ;
  wire \d[130]_i_7_n_0 ;
  wire \d[131]_i_2_n_0 ;
  wire \d[131]_i_4_n_0 ;
  wire \d[131]_i_6_n_0 ;
  wire \d[131]_i_7_n_0 ;
  wire \d[132]_i_2_n_0 ;
  wire \d[132]_i_4_n_0 ;
  wire \d[132]_i_6_n_0 ;
  wire \d[132]_i_7_n_0 ;
  wire \d[133]_i_2_n_0 ;
  wire \d[133]_i_5_n_0 ;
  wire \d[133]_i_6_n_0 ;
  wire \d[134]_i_2_n_0 ;
  wire \d[134]_i_4_n_0 ;
  wire \d[134]_i_6_n_0 ;
  wire \d[134]_i_7_n_0 ;
  wire \d[135]_i_2_n_0 ;
  wire \d[135]_i_3_n_0 ;
  wire \d[135]_i_5_n_0 ;
  wire \d[135]_i_6_n_0 ;
  wire \d[136]_i_2_n_0 ;
  wire \d[136]_i_3_n_0 ;
  wire \d[136]_i_5_n_0 ;
  wire \d[136]_i_6_n_0 ;
  wire \d[137]_i_2_n_0 ;
  wire \d[137]_i_4_n_0 ;
  wire \d[137]_i_7_n_0 ;
  wire \d[137]_i_8_n_0 ;
  wire \d[138]_i_2_n_0 ;
  wire \d[138]_i_4_n_0 ;
  wire \d[138]_i_6_n_0 ;
  wire \d[138]_i_7_n_0 ;
  wire \d[139]_i_2_n_0 ;
  wire \d[139]_i_3_n_0 ;
  wire \d[139]_i_5_n_0 ;
  wire \d[139]_i_6_n_0 ;
  wire \d[140]_i_2_n_0 ;
  wire \d[140]_i_5_n_0 ;
  wire \d[140]_i_6_n_0 ;
  wire \d[141]_i_2_n_0 ;
  wire \d[141]_i_4_n_0 ;
  wire \d[141]_i_7_n_0 ;
  wire \d[141]_i_8_n_0 ;
  wire \d[142]_i_2_n_0 ;
  wire \d[142]_i_5_n_0 ;
  wire \d[142]_i_6_n_0 ;
  wire \d[143]_i_2_n_0 ;
  wire \d[143]_i_3_n_0 ;
  wire \d[143]_i_5_n_0 ;
  wire \d[143]_i_6_n_0 ;
  wire \d[144]_i_2_n_0 ;
  wire \d[144]_i_3_n_0 ;
  wire \d[144]_i_5_n_0 ;
  wire \d[144]_i_6_n_0 ;
  wire \d[145]_i_2_n_0 ;
  wire \d[145]_i_4_n_0 ;
  wire \d[145]_i_5_n_0 ;
  wire \d[145]_i_7_n_0 ;
  wire \d[145]_i_8_n_0 ;
  wire \d[149]_i_3_n_0 ;
  wire \d[37]_i_2_n_0 ;
  wire \d[37]_i_3_n_0 ;
  wire \d[37]_i_4_n_0 ;
  wire \d[66]_i_3_n_0 ;
  wire \d[67]_i_2_n_0 ;
  wire \d[67]_i_3_n_0 ;
  wire \d[67]_i_4_n_0 ;
  wire \d[67]_i_5_n_0 ;
  wire \d[68]_i_2_n_0 ;
  wire \d[68]_i_3_n_0 ;
  wire \d[68]_i_4_n_0 ;
  wire \d[74]_i_2_n_0 ;
  wire \d[74]_i_3_n_0 ;
  wire \d[75]_i_2_n_0 ;
  wire \d[75]_i_3_n_0 ;
  wire \d[75]_i_4_n_0 ;
  wire \d[77]_i_2_n_0 ;
  wire \d[82]_i_2_n_0 ;
  wire \d[82]_i_4_n_0 ;
  wire \d[82]_i_5_n_0 ;
  wire \d[83]_i_2_n_0 ;
  wire \d[83]_i_3_n_0 ;
  wire \d[84]_i_2_n_0 ;
  wire \d[84]_i_4_n_0 ;
  wire \d[84]_i_5_n_0 ;
  wire \d[84]_i_6_n_0 ;
  wire \d[85]_i_2_n_0 ;
  wire \d[85]_i_3_n_0 ;
  wire \d[85]_i_4_n_0 ;
  wire \d[85]_i_5_n_0 ;
  wire \d[85]_i_6_n_0 ;
  wire \d[85]_i_7_n_0 ;
  wire \d[86]_i_2_n_0 ;
  wire \d[86]_i_4_n_0 ;
  wire \d[86]_i_5_n_0 ;
  wire \d[86]_i_6_n_0 ;
  wire \d[86]_i_7_n_0 ;
  wire \d[87]_i_2_n_0 ;
  wire \d[87]_i_3_n_0 ;
  wire \d[87]_i_4_n_0 ;
  wire \d[87]_i_5_n_0 ;
  wire \d[87]_i_6_n_0 ;
  wire \d[88]_i_2_n_0 ;
  wire \d[88]_i_3_n_0 ;
  wire \d[88]_i_4_n_0 ;
  wire \d[88]_i_5_n_0 ;
  wire \d[88]_i_6_n_0 ;
  wire \d[89]_i_2_n_0 ;
  wire \d[89]_i_3_n_0 ;
  wire \d[89]_i_4_n_0 ;
  wire \d[89]_i_5_n_0 ;
  wire \d[89]_i_6_n_0 ;
  wire \d[90]_i_3_n_0 ;
  wire \d[90]_i_4_n_0 ;
  wire \d[90]_i_8_n_0 ;
  wire \d[91]_i_3_n_0 ;
  wire \d[91]_i_4_n_0 ;
  wire \d[91]_i_8_n_0 ;
  wire \d[92]_i_3_n_0 ;
  wire \d[92]_i_4_n_0 ;
  wire \d[92]_i_8_n_0 ;
  wire \d[92]_i_9_n_0 ;
  wire \d[93]_i_3_n_0 ;
  wire \d[94]_i_3_n_0 ;
  wire \d[95]_i_3_n_0 ;
  wire \d[96]_i_10_n_0 ;
  wire \d[96]_i_11_n_0 ;
  wire \d[96]_i_15_n_0 ;
  wire \d[96]_i_17_n_0 ;
  wire \d[96]_i_2_n_0 ;
  wire \d[96]_i_3_n_0 ;
  wire \d[96]_i_6_n_0 ;
  wire \d[96]_i_9_n_0 ;
  wire \d[97]_i_2_n_0 ;
  wire \d[97]_i_3_n_0 ;
  wire \d[98]_i_4_n_0 ;
  wire \d[99]_i_4_n_0 ;
  wire \d_reg[0] ;
  wire \d_reg[0]_0 ;
  wire \d_reg[0]_i_7_n_0 ;
  wire \d_reg[100] ;
  wire \d_reg[100]_0 ;
  wire \d_reg[101] ;
  wire \d_reg[102] ;
  wire \d_reg[103] ;
  wire \d_reg[103]_0 ;
  wire \d_reg[104] ;
  wire \d_reg[105] ;
  wire \d_reg[105]_0 ;
  wire \d_reg[106] ;
  wire \d_reg[107] ;
  wire \d_reg[108] ;
  wire \d_reg[109] ;
  wire \d_reg[110] ;
  wire \d_reg[111] ;
  wire \d_reg[112] ;
  wire \d_reg[113] ;
  wire \d_reg[145] ;
  wire [109:0]\d_reg[145]_0 ;
  wire \d_reg[146] ;
  wire \d_reg[146]_0 ;
  wire \d_reg[147] ;
  wire \d_reg[148] ;
  wire \d_reg[149] ;
  wire \d_reg[149]_0 ;
  wire \d_reg[149]_1 ;
  wire \d_reg[1] ;
  wire \d_reg[1]_0 ;
  wire \d_reg[1]_1 ;
  wire \d_reg[1]_10 ;
  wire \d_reg[1]_11 ;
  wire \d_reg[1]_12 ;
  wire \d_reg[1]_13 ;
  wire \d_reg[1]_14 ;
  wire \d_reg[1]_15 ;
  wire \d_reg[1]_16 ;
  wire \d_reg[1]_2 ;
  wire \d_reg[1]_3 ;
  wire \d_reg[1]_4 ;
  wire \d_reg[1]_5 ;
  wire \d_reg[1]_6 ;
  wire \d_reg[1]_7 ;
  wire \d_reg[1]_8 ;
  wire \d_reg[1]_9 ;
  wire \d_reg[2] ;
  wire \d_reg[2]_0 ;
  wire \d_reg[2]_1 ;
  wire \d_reg[2]_2 ;
  wire \d_reg[2]_3 ;
  wire \d_reg[2]_4 ;
  wire \d_reg[2]_5 ;
  wire \d_reg[2]_6 ;
  wire \d_reg[2]_7 ;
  wire \d_reg[32] ;
  wire [1:0]\d_reg[33] ;
  wire \d_reg[36] ;
  wire \d_reg[37]_i_1_n_0 ;
  wire \d_reg[37]_i_1_n_1 ;
  wire \d_reg[37]_i_1_n_2 ;
  wire \d_reg[37]_i_1_n_3 ;
  wire \d_reg[38] ;
  wire \d_reg[3] ;
  wire \d_reg[3]_0 ;
  wire \d_reg[41]_i_1_n_0 ;
  wire \d_reg[41]_i_1_n_1 ;
  wire \d_reg[41]_i_1_n_2 ;
  wire \d_reg[41]_i_1_n_3 ;
  wire \d_reg[45]_i_1_n_0 ;
  wire \d_reg[45]_i_1_n_1 ;
  wire \d_reg[45]_i_1_n_2 ;
  wire \d_reg[45]_i_1_n_3 ;
  wire \d_reg[49] ;
  wire \d_reg[49]_i_1_n_0 ;
  wire \d_reg[49]_i_1_n_1 ;
  wire \d_reg[49]_i_1_n_2 ;
  wire \d_reg[49]_i_1_n_3 ;
  wire \d_reg[53]_i_1_n_0 ;
  wire \d_reg[53]_i_1_n_1 ;
  wire \d_reg[53]_i_1_n_2 ;
  wire \d_reg[53]_i_1_n_3 ;
  wire \d_reg[57] ;
  wire \d_reg[57]_i_1_n_0 ;
  wire \d_reg[57]_i_1_n_1 ;
  wire \d_reg[57]_i_1_n_2 ;
  wire \d_reg[57]_i_1_n_3 ;
  wire \d_reg[58] ;
  wire \d_reg[59] ;
  wire \d_reg[5] ;
  wire \d_reg[5]_0 ;
  wire \d_reg[60] ;
  wire \d_reg[61] ;
  wire \d_reg[61]_i_1_n_0 ;
  wire \d_reg[61]_i_1_n_1 ;
  wire \d_reg[61]_i_1_n_2 ;
  wire \d_reg[61]_i_1_n_3 ;
  wire \d_reg[65]_i_1_n_1 ;
  wire \d_reg[65]_i_1_n_2 ;
  wire \d_reg[65]_i_1_n_3 ;
  wire \d_reg[66] ;
  wire \d_reg[66]_0 ;
  wire \d_reg[66]_1 ;
  wire \d_reg[66]_2 ;
  wire \d_reg[66]_3 ;
  wire \d_reg[66]_4 ;
  wire \d_reg[66]_5 ;
  wire \d_reg[66]_6 ;
  wire \d_reg[66]_7 ;
  wire \d_reg[69] ;
  wire \d_reg[69]_0 ;
  wire \d_reg[69]_1 ;
  wire \d_reg[69]_10 ;
  wire \d_reg[69]_2 ;
  wire \d_reg[69]_3 ;
  wire \d_reg[69]_4 ;
  wire \d_reg[69]_5 ;
  wire \d_reg[69]_6 ;
  wire \d_reg[69]_7 ;
  wire \d_reg[69]_8 ;
  wire \d_reg[69]_9 ;
  wire \d_reg[6] ;
  wire \d_reg[6]_0 ;
  wire \d_reg[77] ;
  wire \d_reg[7] ;
  wire \d_reg[7]_0 ;
  wire \d_reg[82] ;
  wire \d_reg[82]_0 ;
  wire \d_reg[83] ;
  wire \d_reg[84] ;
  wire \d_reg[84]_i_3_n_0 ;
  wire \d_reg[86] ;
  wire \d_reg[86]_i_3_n_0 ;
  wire \d_reg[90] ;
  wire \d_reg[91] ;
  wire \d_reg[92] ;
  wire \d_reg[93] ;
  wire \d_reg[93]_0 ;
  wire \d_reg[94] ;
  wire \d_reg[95] ;
  wire \d_reg[96] ;
  wire \d_reg[96]_0 ;
  wire \d_reg[96]_1 ;
  wire \d_reg[97] ;
  wire \d_reg[97]_0 ;
  wire \d_reg[97]_1 ;
  wire \d_reg[98] ;
  wire \d_reg[98]_0 ;
  wire \d_reg[99] ;
  wire \d_reg[99]_0 ;
  wire d_req;
  wire dbus_resp;
  wire ext_int_trigger;
  wire if_c;
  wire [30:0]if_ir;
  wire [31:0]if_pc;
  wire [0:0]p_0_in;
  wire p_0_in0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire p_1_in7_in;
  wire p_1_in8_in;
  wire p_1_in9_in;
  wire p_2_in;
  wire p_8_in;
  wire rsel_reg;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire s1_c;
  wire \s1_reg[0]_0 ;
  wire \s1_reg[38]_0 ;
  wire \s1_reg[38]_1 ;
  wire \s1_reg[38]_10 ;
  wire \s1_reg[38]_11 ;
  wire \s1_reg[38]_12 ;
  wire \s1_reg[38]_13 ;
  wire \s1_reg[38]_2 ;
  wire \s1_reg[38]_3 ;
  wire \s1_reg[38]_4 ;
  wire \s1_reg[38]_5 ;
  wire \s1_reg[38]_6 ;
  wire \s1_reg[38]_7 ;
  wire \s1_reg[38]_8 ;
  wire \s1_reg[38]_9 ;
  wire \s1_reg[47]_0 ;
  wire \s1_reg[48]_0 ;
  wire \s1_reg[48]_1 ;
  wire \s1_reg[48]_10 ;
  wire \s1_reg[48]_11 ;
  wire \s1_reg[48]_12 ;
  wire \s1_reg[48]_13 ;
  wire \s1_reg[48]_14 ;
  wire \s1_reg[48]_15 ;
  wire \s1_reg[48]_16 ;
  wire \s1_reg[48]_2 ;
  wire \s1_reg[48]_3 ;
  wire \s1_reg[48]_4 ;
  wire \s1_reg[48]_5 ;
  wire \s1_reg[48]_6 ;
  wire \s1_reg[48]_7 ;
  wire \s1_reg[48]_8 ;
  wire \s1_reg[48]_9 ;
  wire \s1_reg[52]_0 ;
  wire \s1_reg[52]_1 ;
  wire \s1_reg[52]_10 ;
  wire \s1_reg[52]_2 ;
  wire \s1_reg[52]_3 ;
  wire \s1_reg[52]_4 ;
  wire \s1_reg[52]_5 ;
  wire \s1_reg[52]_6 ;
  wire \s1_reg[52]_7 ;
  wire \s1_reg[52]_8 ;
  wire \s1_reg[52]_9 ;
  wire \s1_reg[57]_0 ;
  wire \s1_reg[57]_1 ;
  wire \s1_reg[57]_10 ;
  wire \s1_reg[57]_11 ;
  wire \s1_reg[57]_12 ;
  wire \s1_reg[57]_13 ;
  wire \s1_reg[57]_2 ;
  wire \s1_reg[57]_3 ;
  wire \s1_reg[57]_4 ;
  wire \s1_reg[57]_5 ;
  wire \s1_reg[57]_6 ;
  wire \s1_reg[57]_7 ;
  wire \s1_reg[57]_8 ;
  wire \s1_reg[57]_9 ;
  wire \s1_reg_n_0_[34] ;
  wire \s1_reg_n_0_[36] ;
  wire \s1_reg_n_0_[37] ;
  wire \s1_reg_n_0_[38] ;
  wire \s1_reg_n_0_[39] ;
  wire \s1_reg_n_0_[40] ;
  wire \s1_reg_n_0_[41] ;
  wire \s1_reg_n_0_[42] ;
  wire \s1_reg_n_0_[43] ;
  wire \s1_reg_n_0_[44] ;
  wire \s2[0]_i_1_n_0 ;
  wire \s2_reg[0]_0 ;
  wire \s2_reg[0]_1 ;
  wire [3:3]\NLW_d_reg[65]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \STAGE2.TRAP.csr[0][3]_i_5 
       (.I0(\s2_reg[0]_1 ),
        .I1(\d_reg[2]_0 ),
        .O(\STAGE2.TRAP.csr_reg[0][3] ));
  LUT6 #(
    .INIT(64'h2040FFFFFF40FFFF)) 
    \d[0]_i_10 
       (.I0(\s1_reg_n_0_[37] ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\s1_reg_n_0_[36] ),
        .I3(\s1_reg_n_0_[40] ),
        .I4(\s1_reg_n_0_[34] ),
        .I5(\s1_reg_n_0_[39] ),
        .O(\d[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF3FBBBBFFFF0000)) 
    \d[0]_i_11 
       (.I0(\d[0]_i_17_n_0 ),
        .I1(\d[0]_i_18_n_0 ),
        .I2(\d[0]_i_19_n_0 ),
        .I3(\s1_reg_n_0_[39] ),
        .I4(\s1_reg_n_0_[37] ),
        .I5(\s1_reg_n_0_[36] ),
        .O(\d[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \d[0]_i_12__0 
       (.I0(\STAGE1.DECODE.funct7 [5]),
        .I1(\STAGE1.DECODE.funct7 [3]),
        .I2(p_0_in2_in),
        .I3(\d_reg[105] ),
        .I4(\d[0]_i_20_n_0 ),
        .O(\d[0]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \d[0]_i_13 
       (.I0(\d[0]_i_21__0_n_0 ),
        .I1(\d_reg[100] ),
        .I2(\d_reg[103] ),
        .I3(\s1_reg_n_0_[41] ),
        .I4(\d[0]_i_22__0_n_0 ),
        .I5(\d[0]_i_23__0_n_0 ),
        .O(\d[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00007500FFFFFFFF)) 
    \d[0]_i_14__0 
       (.I0(\d[0]_i_24__0_n_0 ),
        .I1(p_0_in0_in),
        .I2(\STAGE1.DECODE.funct7 [5]),
        .I3(\d_reg[77] ),
        .I4(p_2_in),
        .I5(\d[0]_i_18_n_0 ),
        .O(\d[0]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDFDFDF)) 
    \d[0]_i_15 
       (.I0(\d[0]_i_24__0_n_0 ),
        .I1(p_0_in2_in),
        .I2(\d[0]_i_18_n_0 ),
        .I3(\STAGE1.DECODE.funct7 [5]),
        .I4(\d[0]_i_25_n_0 ),
        .I5(p_2_in),
        .O(\d[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00003B080B083B08)) 
    \d[0]_i_16 
       (.I0(\d[0]_i_26__0_n_0 ),
        .I1(\s1_reg_n_0_[39] ),
        .I2(p_0_in0_in),
        .I3(\d[0]_i_18_n_0 ),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \d[0]_i_17 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\s1_reg_n_0_[39] ),
        .I2(\d_reg[77] ),
        .I3(p_2_in),
        .I4(p_0_in0_in),
        .O(\d[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \d[0]_i_18 
       (.I0(p_1_in),
        .I1(p_1_in7_in),
        .O(\d[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \d[0]_i_19 
       (.I0(p_2_in),
        .I1(p_0_in0_in),
        .O(\d[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0020F02000200020)) 
    \d[0]_i_1__3 
       (.I0(\d_reg[145] ),
        .I1(\d[0]_i_2__2_n_0 ),
        .I2(rstn),
        .I3(d_req),
        .I4(dbus_resp),
        .I5(\BUS_REQ_CTRL.dbus_busy_post ),
        .O(\d_reg[0] ));
  LUT6 #(
    .INIT(64'hEF2FE323EC2CE020)) 
    \d[0]_i_1__4 
       (.I0(\STAGE2.TRAP.csr_reg[2][31] [0]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [0]),
        .I4(Q[0]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [0]),
        .O(\d_reg[145]_0 [0]));
  LUT6 #(
    .INIT(64'hEEEEEEEEE00E0EE0)) 
    \d[0]_i_20 
       (.I0(p_2_in),
        .I1(\d_reg[77] ),
        .I2(\d_reg[32] ),
        .I3(p_8_in),
        .I4(\STAGE1.DECODE.funct7 [1]),
        .I5(\d[0]_i_27__0_n_0 ),
        .O(\d[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \d[0]_i_21__0 
       (.I0(\s1_reg_n_0_[42] ),
        .I1(\STAGE1.DECODE.funct7 [4]),
        .I2(p_0_in0_in),
        .I3(\d_reg[98] ),
        .I4(\d[0]_i_18_n_0 ),
        .I5(\d[0]_i_28__0_n_0 ),
        .O(\d[0]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \d[0]_i_22__0 
       (.I0(\d_reg[99] ),
        .I1(\s1_reg_n_0_[43] ),
        .I2(\d_reg[97] ),
        .I3(\s1_reg_n_0_[44] ),
        .O(\d[0]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \d[0]_i_23__0 
       (.I0(\STAGE1.DECODE.funct7 [2]),
        .I1(\STAGE1.DECODE.funct7 [6]),
        .I2(\STAGE1.DECODE.funct7 [0]),
        .I3(\STAGE1.DECODE.funct7 [1]),
        .O(\d[0]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \d[0]_i_24__0 
       (.I0(\STAGE1.DECODE.funct7 [1]),
        .I1(\STAGE1.DECODE.funct7 [0]),
        .I2(\STAGE1.DECODE.funct7 [6]),
        .I3(\STAGE1.DECODE.funct7 [2]),
        .I4(\STAGE1.DECODE.funct7 [3]),
        .I5(\STAGE1.DECODE.funct7 [4]),
        .O(\d[0]_i_24__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \d[0]_i_25 
       (.I0(\d_reg[77] ),
        .I1(p_0_in0_in),
        .O(\d[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \d[0]_i_26__0 
       (.I0(p_1_in),
        .I1(p_0_in2_in),
        .O(\d[0]_i_26__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    \d[0]_i_27__0 
       (.I0(p_1_in),
        .I1(p_0_in0_in),
        .I2(\STAGE1.DECODE.funct7 [6]),
        .I3(\STAGE1.DECODE.funct7 [2]),
        .I4(\d[0]_i_29_n_0 ),
        .O(\d[0]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d[0]_i_28__0 
       (.I0(\d_reg[32] ),
        .I1(p_8_in),
        .O(\d[0]_i_28__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \d[0]_i_29 
       (.I0(\STAGE1.DECODE.funct7 [4]),
        .I1(p_1_in7_in),
        .I2(\d_reg[103] ),
        .I3(\STAGE1.DECODE.funct7 [0]),
        .O(\d[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \d[0]_i_2__2 
       (.I0(\s1_reg_n_0_[37] ),
        .I1(\s1_reg_n_0_[34] ),
        .I2(\s1_reg_n_0_[40] ),
        .I3(\s1_reg_n_0_[36] ),
        .I4(\s1_reg_n_0_[38] ),
        .I5(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .O(\d[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h4440000044404440)) 
    \d[0]_i_2__3 
       (.I0(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I1(\d_reg[145] ),
        .I2(p_1_in7_in),
        .I3(\d[0]_i_4__0_n_0 ),
        .I4(\d[0]_i_5__0_n_0 ),
        .I5(\d[0]_i_6__1_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAAAA80AAAAAAAA)) 
    \d[0]_i_4 
       (.I0(\d_reg[145] ),
        .I1(\d[67]_i_4_n_0 ),
        .I2(\d_reg[77] ),
        .I3(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I4(\d[0]_i_5_n_0 ),
        .I5(\d[37]_i_4_n_0 ),
        .O(\d_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFF3FFFFF)) 
    \d[0]_i_4__0 
       (.I0(\s1_reg_n_0_[39] ),
        .I1(\s1_reg_n_0_[36] ),
        .I2(\s1_reg_n_0_[38] ),
        .I3(\s1_reg_n_0_[40] ),
        .I4(\s1_reg_n_0_[34] ),
        .I5(\s1_reg_n_0_[37] ),
        .O(\d[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h44444444444444F4)) 
    \d[0]_i_5 
       (.I0(\d[0]_i_6_n_0 ),
        .I1(\s1_reg[47]_0 ),
        .I2(\d[115]_i_3_n_0 ),
        .I3(p_0_in0_in),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
    \d[0]_i_5__0 
       (.I0(\d_reg[82]_0 ),
        .I1(\d_reg[0]_i_7_n_0 ),
        .I2(\d[0]_i_8_n_0 ),
        .I3(\d[0]_i_9_n_0 ),
        .I4(\d[0]_i_10_n_0 ),
        .I5(\d[0]_i_11_n_0 ),
        .O(\d[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \d[0]_i_6 
       (.I0(\s1_reg_n_0_[39] ),
        .I1(\s1_reg_n_0_[40] ),
        .I2(\s1_reg_n_0_[37] ),
        .I3(\s1_reg_n_0_[34] ),
        .I4(\s1_reg_n_0_[38] ),
        .I5(\s1_reg_n_0_[36] ),
        .O(\d[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00007577FFFFFFFF)) 
    \d[0]_i_6__1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d[0]_i_12__0_n_0 ),
        .I2(\d[0]_i_13_n_0 ),
        .I3(\d[68]_i_4_n_0 ),
        .I4(\s1_reg_n_0_[36] ),
        .I5(\s1_reg_n_0_[38] ),
        .O(\d[0]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011FFFF10110000)) 
    \d[0]_i_8 
       (.I0(p_0_in2_in),
        .I1(p_1_in),
        .I2(p_0_in0_in),
        .I3(p_2_in),
        .I4(\s1_reg_n_0_[40] ),
        .I5(\d[0]_i_16_n_0 ),
        .O(\d[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \d[0]_i_9 
       (.I0(\s1_reg_n_0_[36] ),
        .I1(\s1_reg_n_0_[38] ),
        .O(\d[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[100]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_2 ),
        .I3(\s1_reg[38]_5 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[100]_i_4_n_0 ),
        .O(\d_reg[100]_0 ));
  LUT5 #(
    .INIT(32'hF0F1FFF5)) 
    \d[100]_i_4 
       (.I0(\d[96]_i_10_n_0 ),
        .I1(\d[67]_i_3_n_0 ),
        .I2(\d[100]_i_5_n_0 ),
        .I3(\d[96]_i_11_n_0 ),
        .I4(\d_reg[100] ),
        .O(\d[100]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1115444455554444)) 
    \d[100]_i_5 
       (.I0(\d[68]_i_3_n_0 ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\d_reg[77] ),
        .I3(p_2_in),
        .I4(\s1_reg_n_0_[40] ),
        .I5(p_0_in0_in),
        .O(\d[100]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[101]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_3 ),
        .I3(\s1_reg[38]_6 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[101]_i_4_n_0 ),
        .O(\d_reg[101] ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \d[101]_i_4 
       (.I0(p_1_in),
        .I1(\d[0]_i_4__0_n_0 ),
        .I2(\d[96]_i_10_n_0 ),
        .O(\d[101]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[102]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_4 ),
        .I3(\s1_reg[38]_7 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[102]_i_4_n_0 ),
        .O(\d_reg[102] ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[102]_i_4 
       (.I0(\d[113]_i_7_n_0 ),
        .I1(\d[96]_i_11_n_0 ),
        .I2(\d_reg[32] ),
        .O(\d[102]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[103]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_5 ),
        .I3(\s1_reg[38]_8 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[103]_i_4_n_0 ),
        .O(\d_reg[103]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[103]_i_4 
       (.I0(\d[113]_i_7_n_0 ),
        .I1(\d_reg[103] ),
        .I2(\d[96]_i_11_n_0 ),
        .O(\d[103]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[104]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_6 ),
        .I3(\s1_reg[38]_9 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[104]_i_4_n_0 ),
        .O(\d_reg[104] ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[104]_i_4 
       (.I0(\d[113]_i_7_n_0 ),
        .I1(p_8_in),
        .I2(\d[96]_i_11_n_0 ),
        .O(\d[104]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[105]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_7 ),
        .I3(\d[105]_i_3_n_0 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[105]_i_4_n_0 ),
        .O(\d_reg[105]_0 ));
  LUT6 #(
    .INIT(64'h4404440444040004)) 
    \d[105]_i_3 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\s1_reg[57]_9 ),
        .I3(\d_reg[149]_1 ),
        .I4(\d_reg[57] ),
        .I5(\d_reg[1]_8 ),
        .O(\d[105]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[105]_i_4 
       (.I0(\d[113]_i_7_n_0 ),
        .I1(\d_reg[105] ),
        .I2(\d[96]_i_11_n_0 ),
        .O(\d[105]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[106]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_8 ),
        .I3(\d[106]_i_3_n_0 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[106]_i_4_n_0 ),
        .O(\d_reg[106] ));
  LUT6 #(
    .INIT(64'h4040400044444404)) 
    \d[106]_i_3 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\d_reg[149]_1 ),
        .I3(\d_reg[58] ),
        .I4(\d_reg[1]_9 ),
        .I5(\s1_reg[57]_10 ),
        .O(\d[106]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[106]_i_4 
       (.I0(\d[113]_i_7_n_0 ),
        .I1(p_0_in2_in),
        .I2(\d[96]_i_11_n_0 ),
        .O(\d[106]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[107]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_9 ),
        .I3(\d[107]_i_3_n_0 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[107]_i_4_n_0 ),
        .O(\d_reg[107] ));
  LUT6 #(
    .INIT(64'h4044404440440004)) 
    \d[107]_i_3 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\d_reg[149]_1 ),
        .I3(\s1_reg[57]_11 ),
        .I4(\d_reg[59] ),
        .I5(\d_reg[1]_10 ),
        .O(\d[107]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[107]_i_4 
       (.I0(\d[113]_i_7_n_0 ),
        .I1(\STAGE1.DECODE.funct7 [0]),
        .I2(\d[96]_i_11_n_0 ),
        .O(\d[107]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[108]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_10 ),
        .I3(\d[108]_i_3_n_0 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[108]_i_4_n_0 ),
        .O(\d_reg[108] ));
  LUT6 #(
    .INIT(64'h4040400044444404)) 
    \d[108]_i_3 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\d_reg[149]_1 ),
        .I3(\d_reg[60] ),
        .I4(\d_reg[1]_11 ),
        .I5(\s1_reg[57]_12 ),
        .O(\d[108]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[108]_i_4 
       (.I0(\d[113]_i_7_n_0 ),
        .I1(\STAGE1.DECODE.funct7 [1]),
        .I2(\d[96]_i_11_n_0 ),
        .O(\d[108]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[109]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_11 ),
        .I3(\d[109]_i_3_n_0 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[109]_i_4_n_0 ),
        .O(\d_reg[109] ));
  LUT6 #(
    .INIT(64'h4404440444040004)) 
    \d[109]_i_3 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\s1_reg[57]_13 ),
        .I3(\d_reg[149]_1 ),
        .I4(\d_reg[61] ),
        .I5(\d_reg[1]_12 ),
        .O(\d[109]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[109]_i_4 
       (.I0(\d[113]_i_7_n_0 ),
        .I1(\STAGE1.DECODE.funct7 [2]),
        .I2(\d[96]_i_11_n_0 ),
        .O(\d[109]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEF2FE323EC2CE020)) 
    \d[10]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[2][31] [10]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [10]),
        .I4(Q[10]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [8]),
        .O(\d_reg[145]_0 [10]));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[110]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_12 ),
        .I3(\s1_reg[38]_10 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[110]_i_4_n_0 ),
        .O(\d_reg[110] ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[110]_i_4 
       (.I0(\d[113]_i_7_n_0 ),
        .I1(\STAGE1.DECODE.funct7 [3]),
        .I2(\d[96]_i_11_n_0 ),
        .O(\d[110]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[111]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_13 ),
        .I3(\s1_reg[38]_11 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[111]_i_4_n_0 ),
        .O(\d_reg[111] ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[111]_i_4 
       (.I0(\d[113]_i_7_n_0 ),
        .I1(\STAGE1.DECODE.funct7 [4]),
        .I2(\d[96]_i_11_n_0 ),
        .O(\d[111]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[112]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_14 ),
        .I3(\s1_reg[38]_12 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[112]_i_4_n_0 ),
        .O(\d_reg[112] ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[112]_i_4 
       (.I0(\d[113]_i_7_n_0 ),
        .I1(\STAGE1.DECODE.funct7 [5]),
        .I2(\d[96]_i_11_n_0 ),
        .O(\d[112]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[113]_i_2 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_15 ),
        .I3(\s1_reg[38]_13 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[113]_i_5_n_0 ),
        .O(\d_reg[113] ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[113]_i_5 
       (.I0(\d[113]_i_7_n_0 ),
        .I1(\d[96]_i_11_n_0 ),
        .I2(\STAGE1.DECODE.funct7 [6]),
        .O(\d[113]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \d[113]_i_6 
       (.I0(p_0_in0_in),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\d_reg[77] ),
        .I3(p_2_in),
        .O(\d_reg[97]_1 ));
  LUT6 #(
    .INIT(64'h0F0F0D0F0F0F0F0F)) 
    \d[113]_i_7 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d[113]_i_8_n_0 ),
        .I2(\d[96]_i_10_n_0 ),
        .I3(\s1_reg_n_0_[39] ),
        .I4(\s1_reg_n_0_[38] ),
        .I5(\s1_reg_n_0_[37] ),
        .O(\d[113]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h02222222)) 
    \d[113]_i_8 
       (.I0(\s1_reg_n_0_[39] ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\s1_reg_n_0_[34] ),
        .I3(\s1_reg_n_0_[36] ),
        .I4(\STAGE1.DECODE.funct7 [6]),
        .O(\d[113]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[114]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [0]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[114]_i_2_n_0 ),
        .I3(\d_reg[69]_3 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[114]_i_4_n_0 ),
        .O(\d_reg[145]_0 [78]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[114]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[0]),
        .O(\d[114]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[114]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[114]_i_6_n_0 ),
        .I2(\d[114]_i_7_n_0 ),
        .I3(p_2_in),
        .O(\d[114]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[114]_i_6 
       (.I0(Q[0]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [0]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[114]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \d[114]_i_7 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [0]),
        .I1(Q[0]),
        .I2(\STAGE2.TRAP.csr_reg[3][31] [0]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[2][31] [0]),
        .O(\d[114]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F4F4F4F4F4F4)) 
    \d[115]_i_1 
       (.I0(\d[115]_i_2_n_0 ),
        .I1(\d[115]_i_3_n_0 ),
        .I2(\d[115]_i_4_n_0 ),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [1]),
        .I4(ext_int_trigger),
        .I5(p_1_in9_in),
        .O(\d_reg[145]_0 [79]));
  LUT6 #(
    .INIT(64'hACAFACACACAFAFAF)) 
    \d[115]_i_2 
       (.I0(\d[115]_i_5_n_0 ),
        .I1(\d_reg[77] ),
        .I2(p_2_in),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [1]),
        .I4(\STAGE2.TRAP.csr_reg[0][7] ),
        .I5(Q[1]),
        .O(\d[115]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \d[115]_i_3 
       (.I0(\s1_reg_n_0_[39] ),
        .I1(\s1_reg_n_0_[40] ),
        .I2(\s1_reg_n_0_[37] ),
        .I3(\s1_reg_n_0_[34] ),
        .I4(\s1_reg_n_0_[38] ),
        .I5(\s1_reg_n_0_[36] ),
        .O(\d[115]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h005C)) 
    \d[115]_i_4 
       (.I0(\d_reg[69]_10 ),
        .I1(D[1]),
        .I2(\d[145]_i_4_n_0 ),
        .I3(\d[145]_i_5_n_0 ),
        .O(\d[115]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \d[115]_i_5 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [1]),
        .I1(Q[1]),
        .I2(\STAGE2.TRAP.csr_reg[3][31] [1]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[2][31] [1]),
        .O(\d[115]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8BB)) 
    \d[116]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [2]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[116]_i_2_n_0 ),
        .I3(\d[116]_i_3_n_0 ),
        .I4(\d_reg[69]_9 ),
        .I5(\d[145]_i_4_n_0 ),
        .O(\d_reg[145]_0 [80]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[116]_i_2 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[116]_i_5_n_0 ),
        .I2(\d[116]_i_6_n_0 ),
        .I3(p_2_in),
        .O(\d[116]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[116]_i_3 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[2]),
        .O(\d[116]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[116]_i_5 
       (.I0(Q[2]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [2]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[116]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \d[116]_i_6 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [2]),
        .I1(Q[2]),
        .I2(\STAGE2.TRAP.csr_reg[2][31] [2]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [2]),
        .O(\d[116]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8BB)) 
    \d[117]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [3]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[117]_i_2_n_0 ),
        .I3(\d[117]_i_3_n_0 ),
        .I4(\d_reg[3] ),
        .I5(\d[145]_i_4_n_0 ),
        .O(\d_reg[145]_0 [81]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[117]_i_2 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[117]_i_5_n_0 ),
        .I2(\d[117]_i_6_n_0 ),
        .I3(p_2_in),
        .O(\d[117]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[117]_i_3 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[3]),
        .O(\d[117]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[117]_i_5 
       (.I0(Q[3]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [3]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[117]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \d[117]_i_6 
       (.I0(p_1_in9_in),
        .I1(Q[3]),
        .I2(\STAGE2.TRAP.csr_reg[2][31] [3]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [3]),
        .O(\d[117]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8BB)) 
    \d[118]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [4]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[118]_i_2_n_0 ),
        .I3(\d[118]_i_3_n_0 ),
        .I4(\d_reg[69]_8 ),
        .I5(\d[145]_i_4_n_0 ),
        .O(\d_reg[145]_0 [82]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[118]_i_2 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[118]_i_5_n_0 ),
        .I2(\d[118]_i_6_n_0 ),
        .I3(p_2_in),
        .O(\d[118]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[118]_i_3 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[4]),
        .O(\d[118]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[118]_i_5 
       (.I0(Q[4]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [4]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[118]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \d[118]_i_6 
       (.I0(Q[4]),
        .I1(\STAGE2.TRAP.csr_reg[3][31] [4]),
        .I2(\STAGE2.TRAP.csr_reg[0][31] [3]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[2][31] [4]),
        .O(\d[118]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[119]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [5]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[119]_i_2_n_0 ),
        .I3(\d_reg[5]_0 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[119]_i_4_n_0 ),
        .O(\d_reg[145]_0 [83]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[119]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[5]),
        .O(\d[119]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[119]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[119]_i_6_n_0 ),
        .I2(\d[119]_i_7_n_0 ),
        .I3(p_2_in),
        .O(\d[119]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[119]_i_6 
       (.I0(Q[5]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [5]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[119]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \d[119]_i_7 
       (.I0(Q[5]),
        .I1(\STAGE2.TRAP.csr_reg[3][31] [5]),
        .I2(\STAGE2.TRAP.csr_reg[0][31] [4]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[2][31] [5]),
        .O(\d[119]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEF2FE323EC2CE020)) 
    \d[11]_i_1__2 
       (.I0(ext_int_trigger),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [11]),
        .I4(Q[11]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [9]),
        .O(\d_reg[145]_0 [11]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8BB)) 
    \d[120]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [6]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[120]_i_2_n_0 ),
        .I3(\d[120]_i_3_n_0 ),
        .I4(\d_reg[6] ),
        .I5(\d[145]_i_4_n_0 ),
        .O(\d_reg[145]_0 [84]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[120]_i_2 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[120]_i_5_n_0 ),
        .I2(\d[120]_i_6_n_0 ),
        .I3(p_2_in),
        .O(\d[120]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[120]_i_3 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[6]),
        .O(\d[120]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[120]_i_5 
       (.I0(Q[6]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [6]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[120]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \d[120]_i_6 
       (.I0(Q[6]),
        .I1(\STAGE2.TRAP.csr_reg[2][31] [6]),
        .I2(\STAGE2.TRAP.csr_reg[0][31] [5]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [6]),
        .O(\d[120]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[121]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [7]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[121]_i_2_n_0 ),
        .I3(\d_reg[7]_0 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[121]_i_4_n_0 ),
        .O(\d_reg[145]_0 [85]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[121]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[7]),
        .O(\d[121]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[121]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[121]_i_6_n_0 ),
        .I2(\d[121]_i_7_n_0 ),
        .I3(p_2_in),
        .O(\d[121]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[121]_i_6 
       (.I0(Q[7]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [7]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[121]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \d[121]_i_7 
       (.I0(p_1_in8_in),
        .I1(Q[7]),
        .I2(\STAGE2.TRAP.csr_reg[2][31] [7]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [7]),
        .O(\d[121]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[122]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [8]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[122]_i_2_n_0 ),
        .I3(\d_reg[2]_7 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[122]_i_4_n_0 ),
        .O(\d_reg[145]_0 [86]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[122]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[8]),
        .O(\d[122]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[122]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[122]_i_6_n_0 ),
        .I2(\d[122]_i_7_n_0 ),
        .I3(p_2_in),
        .O(\d[122]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[122]_i_6 
       (.I0(Q[8]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [8]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[122]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \d[122]_i_7 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [6]),
        .I1(Q[8]),
        .I2(\STAGE2.TRAP.csr_reg[2][31] [8]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [8]),
        .O(\d[122]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[123]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [9]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[123]_i_2_n_0 ),
        .I3(\d_reg[2]_6 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[123]_i_4_n_0 ),
        .O(\d_reg[145]_0 [87]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[123]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[9]),
        .O(\d[123]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[123]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[123]_i_6_n_0 ),
        .I2(\d[123]_i_7_n_0 ),
        .I3(p_2_in),
        .O(\d[123]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[123]_i_6 
       (.I0(Q[9]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [9]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[123]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \d[123]_i_7 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [7]),
        .I1(Q[9]),
        .I2(\STAGE2.TRAP.csr_reg[3][31] [9]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[2][31] [9]),
        .O(\d[123]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[124]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [10]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[124]_i_2_n_0 ),
        .I3(\d_reg[2]_5 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[124]_i_4_n_0 ),
        .O(\d_reg[145]_0 [88]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[124]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[10]),
        .O(\d[124]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[124]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[124]_i_6_n_0 ),
        .I2(\d[124]_i_7_n_0 ),
        .I3(p_2_in),
        .O(\d[124]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[124]_i_6 
       (.I0(Q[10]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [10]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[124]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \d[124]_i_7 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [8]),
        .I1(Q[10]),
        .I2(\STAGE2.TRAP.csr_reg[3][31] [10]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[2][31] [10]),
        .O(\d[124]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBFA)) 
    \d[125]_i_1 
       (.I0(\d[125]_i_2_n_0 ),
        .I1(\d_reg[2]_4 ),
        .I2(D[11]),
        .I3(\d[145]_i_4_n_0 ),
        .I4(\d[145]_i_5_n_0 ),
        .I5(\STAGE2.TRAP.csr_reg[0][3]_3 ),
        .O(\d_reg[145]_0 [89]));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    \d[125]_i_2 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(p_2_in),
        .I3(\d[125]_i_5_n_0 ),
        .I4(\d[125]_i_6_n_0 ),
        .I5(\d[115]_i_3_n_0 ),
        .O(\d[125]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \d[125]_i_5 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [9]),
        .I1(Q[11]),
        .I2(\STAGE2.TRAP.csr_reg[3][31] [11]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(ext_int_trigger),
        .O(\d[125]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[125]_i_6 
       (.I0(Q[11]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [11]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[125]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBFA)) 
    \d[126]_i_1 
       (.I0(\d[126]_i_2_n_0 ),
        .I1(\d_reg[2]_3 ),
        .I2(D[12]),
        .I3(\d[145]_i_4_n_0 ),
        .I4(\d[145]_i_5_n_0 ),
        .I5(\STAGE2.TRAP.csr_reg[0][3]_2 ),
        .O(\d_reg[145]_0 [90]));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    \d[126]_i_2 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(p_2_in),
        .I3(\d[126]_i_5_n_0 ),
        .I4(\d[126]_i_6_n_0 ),
        .I5(\d[115]_i_3_n_0 ),
        .O(\d[126]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \d[126]_i_5 
       (.I0(Q[12]),
        .I1(\STAGE2.TRAP.csr_reg[2][31] [11]),
        .I2(\STAGE2.TRAP.csr_reg[0][31] [10]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [12]),
        .O(\d[126]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[126]_i_6 
       (.I0(Q[12]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [12]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[126]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBFA)) 
    \d[127]_i_1 
       (.I0(\d[127]_i_2_n_0 ),
        .I1(\d_reg[2]_2 ),
        .I2(D[13]),
        .I3(\d[145]_i_4_n_0 ),
        .I4(\d[145]_i_5_n_0 ),
        .I5(\STAGE2.TRAP.csr_reg[0][3]_1 ),
        .O(\d_reg[145]_0 [91]));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    \d[127]_i_2 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(p_2_in),
        .I3(\d[127]_i_5_n_0 ),
        .I4(\d[127]_i_6_n_0 ),
        .I5(\d[115]_i_3_n_0 ),
        .O(\d[127]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \d[127]_i_5 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [11]),
        .I1(Q[13]),
        .I2(\STAGE2.TRAP.csr_reg[2][31] [12]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [13]),
        .O(\d[127]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[127]_i_6 
       (.I0(Q[13]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [13]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[127]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[128]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [14]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[128]_i_2_n_0 ),
        .I3(\s1_reg[52]_1 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[128]_i_4_n_0 ),
        .O(\d_reg[145]_0 [92]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[128]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[14]),
        .O(\d[128]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[128]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[128]_i_7_n_0 ),
        .I2(\d[128]_i_8_n_0 ),
        .I3(p_2_in),
        .O(\d[128]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[128]_i_7 
       (.I0(Q[14]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [14]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[128]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \d[128]_i_8 
       (.I0(Q[14]),
        .I1(\STAGE2.TRAP.csr_reg[2][31] [13]),
        .I2(\STAGE2.TRAP.csr_reg[0][31] [12]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [14]),
        .O(\d[128]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8BB)) 
    \d[129]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [15]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[129]_i_2_n_0 ),
        .I3(\d[129]_i_3_n_0 ),
        .I4(\d_reg[66]_0 ),
        .I5(\d[145]_i_4_n_0 ),
        .O(\d_reg[145]_0 [93]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[129]_i_2 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[129]_i_5_n_0 ),
        .I2(\d[129]_i_6_n_0 ),
        .I3(p_2_in),
        .O(\d[129]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[129]_i_3 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[15]),
        .O(\d[129]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[129]_i_5 
       (.I0(Q[15]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [15]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[129]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \d[129]_i_6 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [13]),
        .I1(Q[15]),
        .I2(\STAGE2.TRAP.csr_reg[3][31] [15]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[2][31] [14]),
        .O(\d[129]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \d[12]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [12]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[0][31] [10]),
        .I4(\STAGE2.TRAP.csr_reg[2][31] [11]),
        .I5(Q[12]),
        .O(\d_reg[145]_0 [12]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[130]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [16]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[130]_i_2_n_0 ),
        .I3(\d_reg[1]_1 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[130]_i_4_n_0 ),
        .O(\d_reg[145]_0 [94]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[130]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[16]),
        .O(\d[130]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[130]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[130]_i_6_n_0 ),
        .I2(\d[130]_i_7_n_0 ),
        .I3(p_2_in),
        .O(\d[130]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[130]_i_6 
       (.I0(Q[16]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [16]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[130]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \d[130]_i_7 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [14]),
        .I1(Q[16]),
        .I2(\STAGE2.TRAP.csr_reg[3][31] [16]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[2][31] [15]),
        .O(\d[130]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[131]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [17]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[131]_i_2_n_0 ),
        .I3(\d_reg[1]_2 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[131]_i_4_n_0 ),
        .O(\d_reg[145]_0 [95]));
  LUT3 #(
    .INIT(8'hAB)) 
    \d[131]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[17]),
        .O(\d[131]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[131]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[131]_i_6_n_0 ),
        .I2(\d[131]_i_7_n_0 ),
        .I3(p_2_in),
        .O(\d[131]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[131]_i_6 
       (.I0(Q[17]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [17]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[131]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \d[131]_i_7 
       (.I0(Q[17]),
        .I1(\STAGE2.TRAP.csr_reg[2][31] [16]),
        .I2(\STAGE2.TRAP.csr_reg[0][31] [15]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [17]),
        .O(\d[131]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[132]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [18]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[132]_i_2_n_0 ),
        .I3(\d_reg[1]_3 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[132]_i_4_n_0 ),
        .O(\d_reg[145]_0 [96]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[132]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[18]),
        .O(\d[132]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[132]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[132]_i_6_n_0 ),
        .I2(\d[132]_i_7_n_0 ),
        .I3(p_2_in),
        .O(\d[132]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[132]_i_6 
       (.I0(Q[18]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [18]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[132]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \d[132]_i_7 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [16]),
        .I1(Q[18]),
        .I2(\STAGE2.TRAP.csr_reg[3][31] [18]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[2][31] [17]),
        .O(\d[132]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBFA)) 
    \d[133]_i_1 
       (.I0(\d[133]_i_2_n_0 ),
        .I1(\d_reg[1]_4 ),
        .I2(D[19]),
        .I3(\d[145]_i_4_n_0 ),
        .I4(\d[145]_i_5_n_0 ),
        .I5(\STAGE2.TRAP.csr_reg[0][3]_4 ),
        .O(\d_reg[145]_0 [97]));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    \d[133]_i_2 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(p_2_in),
        .I3(\d[133]_i_5_n_0 ),
        .I4(\d[133]_i_6_n_0 ),
        .I5(\d[115]_i_3_n_0 ),
        .O(\d[133]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \d[133]_i_5 
       (.I0(Q[19]),
        .I1(\STAGE2.TRAP.csr_reg[2][31] [18]),
        .I2(\STAGE2.TRAP.csr_reg[0][31] [17]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [19]),
        .O(\d[133]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[133]_i_6 
       (.I0(Q[19]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [19]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[133]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[134]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [20]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[134]_i_2_n_0 ),
        .I3(\d_reg[1]_5 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[134]_i_4_n_0 ),
        .O(\d_reg[145]_0 [98]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[134]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[20]),
        .O(\d[134]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[134]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[134]_i_6_n_0 ),
        .I2(\d[134]_i_7_n_0 ),
        .I3(p_2_in),
        .O(\d[134]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[134]_i_6 
       (.I0(Q[20]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [20]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[134]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \d[134]_i_7 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [18]),
        .I1(Q[20]),
        .I2(\STAGE2.TRAP.csr_reg[2][31] [19]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [20]),
        .O(\d[134]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8BB)) 
    \d[135]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [21]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[135]_i_2_n_0 ),
        .I3(\d[135]_i_3_n_0 ),
        .I4(\d_reg[1]_6 ),
        .I5(\d[145]_i_4_n_0 ),
        .O(\d_reg[145]_0 [99]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[135]_i_2 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[135]_i_5_n_0 ),
        .I2(\d[135]_i_6_n_0 ),
        .I3(p_2_in),
        .O(\d[135]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[135]_i_3 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[21]),
        .O(\d[135]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[135]_i_5 
       (.I0(Q[21]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [21]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[135]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \d[135]_i_6 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [19]),
        .I1(Q[21]),
        .I2(\STAGE2.TRAP.csr_reg[2][31] [20]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [21]),
        .O(\d[135]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8BB)) 
    \d[136]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [22]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[136]_i_2_n_0 ),
        .I3(\d[136]_i_3_n_0 ),
        .I4(\d_reg[1]_7 ),
        .I5(\d[145]_i_4_n_0 ),
        .O(\d_reg[145]_0 [100]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[136]_i_2 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[136]_i_5_n_0 ),
        .I2(\d[136]_i_6_n_0 ),
        .I3(p_2_in),
        .O(\d[136]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[136]_i_3 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[22]),
        .O(\d[136]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[136]_i_5 
       (.I0(Q[22]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [22]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[136]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \d[136]_i_6 
       (.I0(Q[22]),
        .I1(\STAGE2.TRAP.csr_reg[2][31] [21]),
        .I2(\STAGE2.TRAP.csr_reg[0][31] [20]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [22]),
        .O(\d[136]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[137]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [23]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[137]_i_2_n_0 ),
        .I3(\d_reg[66]_3 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[137]_i_4_n_0 ),
        .O(\d_reg[145]_0 [101]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[137]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[23]),
        .O(\d[137]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[137]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[137]_i_7_n_0 ),
        .I2(\d[137]_i_8_n_0 ),
        .I3(p_2_in),
        .O(\d[137]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[137]_i_7 
       (.I0(Q[23]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [23]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[137]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \d[137]_i_8 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [21]),
        .I1(Q[23]),
        .I2(\STAGE2.TRAP.csr_reg[2][31] [22]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [23]),
        .O(\d[137]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[138]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [24]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[138]_i_2_n_0 ),
        .I3(\d_reg[66]_4 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[138]_i_4_n_0 ),
        .O(\d_reg[145]_0 [102]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[138]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[24]),
        .O(\d[138]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[138]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[138]_i_6_n_0 ),
        .I2(\d[138]_i_7_n_0 ),
        .I3(p_2_in),
        .O(\d[138]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[138]_i_6 
       (.I0(Q[24]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [24]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[138]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \d[138]_i_7 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [22]),
        .I1(Q[24]),
        .I2(\STAGE2.TRAP.csr_reg[2][31] [23]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [24]),
        .O(\d[138]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8BB)) 
    \d[139]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [25]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[139]_i_2_n_0 ),
        .I3(\d[139]_i_3_n_0 ),
        .I4(\d_reg[66]_5 ),
        .I5(\d[145]_i_4_n_0 ),
        .O(\d_reg[145]_0 [103]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[139]_i_2 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[139]_i_5_n_0 ),
        .I2(\d[139]_i_6_n_0 ),
        .I3(p_2_in),
        .O(\d[139]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[139]_i_3 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[25]),
        .O(\d[139]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[139]_i_5 
       (.I0(Q[25]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [25]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[139]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \d[139]_i_6 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [23]),
        .I1(Q[25]),
        .I2(\STAGE2.TRAP.csr_reg[3][31] [25]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[2][31] [24]),
        .O(\d[139]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \d[13]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [13]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[2][31] [12]),
        .I4(Q[13]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [11]),
        .O(\d_reg[145]_0 [13]));
  LUT6 #(
    .INIT(64'h00000000AAAABBFA)) 
    \d[140]_i_1 
       (.I0(\d[140]_i_2_n_0 ),
        .I1(\d_reg[66]_6 ),
        .I2(D[26]),
        .I3(\d[145]_i_4_n_0 ),
        .I4(\d[145]_i_5_n_0 ),
        .I5(\STAGE2.TRAP.csr_reg[0][3]_5 ),
        .O(\d_reg[145]_0 [104]));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    \d[140]_i_2 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(p_2_in),
        .I3(\d[140]_i_5_n_0 ),
        .I4(\d[140]_i_6_n_0 ),
        .I5(\d[115]_i_3_n_0 ),
        .O(\d[140]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \d[140]_i_5 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [24]),
        .I1(Q[26]),
        .I2(\STAGE2.TRAP.csr_reg[2][31] [25]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [26]),
        .O(\d[140]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[140]_i_6 
       (.I0(Q[26]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [26]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[140]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8B8B)) 
    \d[141]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [27]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[141]_i_2_n_0 ),
        .I3(\d_reg[66]_7 ),
        .I4(\d[145]_i_4_n_0 ),
        .I5(\d[141]_i_4_n_0 ),
        .O(\d_reg[145]_0 [105]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[141]_i_2 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[27]),
        .O(\d[141]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[141]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[141]_i_7_n_0 ),
        .I2(\d[141]_i_8_n_0 ),
        .I3(p_2_in),
        .O(\d[141]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[141]_i_7 
       (.I0(Q[27]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [27]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[141]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \d[141]_i_8 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [25]),
        .I1(Q[27]),
        .I2(\STAGE2.TRAP.csr_reg[2][31] [26]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [27]),
        .O(\d[141]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBFA)) 
    \d[142]_i_1 
       (.I0(\d[142]_i_2_n_0 ),
        .I1(\d_reg[1]_13 ),
        .I2(D[28]),
        .I3(\d[145]_i_4_n_0 ),
        .I4(\d[145]_i_5_n_0 ),
        .I5(\STAGE2.TRAP.csr_reg[0][3]_6 ),
        .O(\d_reg[145]_0 [106]));
  LUT6 #(
    .INIT(64'hFFFF88F888888888)) 
    \d[142]_i_2 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(p_2_in),
        .I3(\d[142]_i_5_n_0 ),
        .I4(\d[142]_i_6_n_0 ),
        .I5(\d[115]_i_3_n_0 ),
        .O(\d[142]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \d[142]_i_5 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [26]),
        .I1(Q[28]),
        .I2(\STAGE2.TRAP.csr_reg[3][31] [28]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[2][31] [27]),
        .O(\d[142]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[142]_i_6 
       (.I0(Q[28]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [28]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[142]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8BB)) 
    \d[143]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [29]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[143]_i_2_n_0 ),
        .I3(\d[143]_i_3_n_0 ),
        .I4(\d_reg[1]_14 ),
        .I5(\d[145]_i_4_n_0 ),
        .O(\d_reg[145]_0 [107]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[143]_i_2 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[143]_i_5_n_0 ),
        .I2(\d[143]_i_6_n_0 ),
        .I3(p_2_in),
        .O(\d[143]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[143]_i_3 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[29]),
        .O(\d[143]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[143]_i_5 
       (.I0(Q[29]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [29]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[143]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    \d[143]_i_6 
       (.I0(\STAGE2.TRAP.csr_reg[0][31] [27]),
        .I1(Q[29]),
        .I2(\STAGE2.TRAP.csr_reg[3][31] [29]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[2][31] [28]),
        .O(\d[143]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8BBB8BB)) 
    \d[144]_i_1 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [30]),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d[144]_i_2_n_0 ),
        .I3(\d[144]_i_3_n_0 ),
        .I4(\d_reg[1]_15 ),
        .I5(\d[145]_i_4_n_0 ),
        .O(\d_reg[145]_0 [108]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \d[144]_i_2 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[144]_i_5_n_0 ),
        .I2(\d[144]_i_6_n_0 ),
        .I3(p_2_in),
        .O(\d[144]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \d[144]_i_3 
       (.I0(\d[145]_i_5_n_0 ),
        .I1(\d[145]_i_4_n_0 ),
        .I2(D[30]),
        .O(\d[144]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[144]_i_5 
       (.I0(Q[30]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [30]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[144]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \d[144]_i_6 
       (.I0(Q[30]),
        .I1(\STAGE2.TRAP.csr_reg[2][31] [29]),
        .I2(\STAGE2.TRAP.csr_reg[0][31] [28]),
        .I3(p_8_in),
        .I4(\d_reg[96] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [30]),
        .O(\d[144]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBFA)) 
    \d[145]_i_1 
       (.I0(\d[145]_i_2_n_0 ),
        .I1(\d_reg[1]_16 ),
        .I2(D[31]),
        .I3(\d[145]_i_4_n_0 ),
        .I4(\d[145]_i_5_n_0 ),
        .I5(\STAGE2.TRAP.csr_reg[0][3]_7 ),
        .O(\d_reg[145]_0 [109]));
  LUT6 #(
    .INIT(64'hF8F8F8F888F88888)) 
    \d[145]_i_2 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(\d[115]_i_3_n_0 ),
        .I3(\d[145]_i_7_n_0 ),
        .I4(p_2_in),
        .I5(\d[145]_i_8_n_0 ),
        .O(\d[145]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB6FF7FFFFFFFF)) 
    \d[145]_i_4 
       (.I0(\s1_reg_n_0_[37] ),
        .I1(\s1_reg_n_0_[36] ),
        .I2(\s1_reg_n_0_[39] ),
        .I3(\s1_reg_n_0_[40] ),
        .I4(\s1_reg_n_0_[38] ),
        .I5(\s1_reg_n_0_[34] ),
        .O(\d[145]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000088000000000)) 
    \d[145]_i_5 
       (.I0(\s1_reg_n_0_[38] ),
        .I1(\s1_reg_n_0_[39] ),
        .I2(\s1_reg_n_0_[40] ),
        .I3(\s1_reg_n_0_[36] ),
        .I4(\s1_reg_n_0_[37] ),
        .I5(\s1_reg_n_0_[34] ),
        .O(\d[145]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \d[145]_i_7 
       (.I0(Q[31]),
        .I1(\STAGE2.TRAP.csr_reg[2][31] [30]),
        .I2(\STAGE2.TRAP.csr_reg[0][31] [29]),
        .I3(p_8_in),
        .I4(\d_reg[32] ),
        .I5(\STAGE2.TRAP.csr_reg[3][31] [31]),
        .O(\d[145]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \d[145]_i_8 
       (.I0(Q[31]),
        .I1(p_1_in8_in),
        .I2(ext_int_trigger),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [31]),
        .I4(p_2_in),
        .I5(\d_reg[77] ),
        .O(\d[145]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[146]_i_1 
       (.I0(\s1_reg_n_0_[41] ),
        .I1(p_1_in9_in),
        .I2(ext_int_trigger),
        .O(\d_reg[146]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[147]_i_1 
       (.I0(\s1_reg_n_0_[42] ),
        .I1(p_1_in9_in),
        .I2(ext_int_trigger),
        .O(\d_reg[147] ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[148]_i_1 
       (.I0(\s1_reg_n_0_[43] ),
        .I1(p_1_in9_in),
        .I2(ext_int_trigger),
        .O(\d_reg[148] ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h8888888A)) 
    \d[149]_i_1 
       (.I0(\d_reg[145] ),
        .I1(\d[149]_i_3_n_0 ),
        .I2(\s1_reg_n_0_[40] ),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\d[68]_i_3_n_0 ),
        .O(\d_reg[146] ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \d[149]_i_2 
       (.I0(\s1_reg_n_0_[44] ),
        .I1(p_1_in9_in),
        .I2(ext_int_trigger),
        .O(\d_reg[149] ));
  LUT6 #(
    .INIT(64'h0010000000002000)) 
    \d[149]_i_3 
       (.I0(\s1_reg_n_0_[36] ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\s1_reg_n_0_[34] ),
        .I3(\s1_reg_n_0_[37] ),
        .I4(\s1_reg_n_0_[40] ),
        .I5(\s1_reg_n_0_[39] ),
        .O(\d[149]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \d[14]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [14]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[0][31] [12]),
        .I4(\STAGE2.TRAP.csr_reg[2][31] [13]),
        .I5(Q[14]),
        .O(\d_reg[145]_0 [14]));
  LUT6 #(
    .INIT(64'hEF2FE323EC2CE020)) 
    \d[15]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[2][31] [14]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [15]),
        .I4(Q[15]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [13]),
        .O(\d_reg[145]_0 [15]));
  LUT6 #(
    .INIT(64'hEF2FE323EC2CE020)) 
    \d[16]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[2][31] [15]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [16]),
        .I4(Q[16]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [14]),
        .O(\d_reg[145]_0 [16]));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \d[17]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [17]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[0][31] [15]),
        .I4(\STAGE2.TRAP.csr_reg[2][31] [16]),
        .I5(Q[17]),
        .O(\d_reg[145]_0 [17]));
  LUT6 #(
    .INIT(64'hEF2FE323EC2CE020)) 
    \d[18]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[2][31] [17]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [18]),
        .I4(Q[18]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [16]),
        .O(\d_reg[145]_0 [18]));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \d[19]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [19]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[0][31] [17]),
        .I4(\STAGE2.TRAP.csr_reg[2][31] [18]),
        .I5(Q[19]),
        .O(\d_reg[145]_0 [19]));
  LUT6 #(
    .INIT(64'hEF2FE323EC2CE020)) 
    \d[1]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[2][31] [1]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [1]),
        .I4(Q[1]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [1]),
        .O(\d_reg[145]_0 [1]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \d[20]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [20]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[2][31] [19]),
        .I4(Q[20]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [18]),
        .O(\d_reg[145]_0 [20]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \d[21]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [21]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[2][31] [20]),
        .I4(Q[21]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [19]),
        .O(\d_reg[145]_0 [21]));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \d[22]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [22]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[0][31] [20]),
        .I4(\STAGE2.TRAP.csr_reg[2][31] [21]),
        .I5(Q[22]),
        .O(\d_reg[145]_0 [22]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \d[23]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [23]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[2][31] [22]),
        .I4(Q[23]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [21]),
        .O(\d_reg[145]_0 [23]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \d[24]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [24]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[2][31] [23]),
        .I4(Q[24]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [22]),
        .O(\d_reg[145]_0 [24]));
  LUT6 #(
    .INIT(64'hEF2FE323EC2CE020)) 
    \d[25]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[2][31] [24]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [25]),
        .I4(Q[25]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [23]),
        .O(\d_reg[145]_0 [25]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \d[26]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [26]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[2][31] [25]),
        .I4(Q[26]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [24]),
        .O(\d_reg[145]_0 [26]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \d[27]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [27]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[2][31] [26]),
        .I4(Q[27]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [25]),
        .O(\d_reg[145]_0 [27]));
  LUT6 #(
    .INIT(64'hEF2FE323EC2CE020)) 
    \d[28]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[2][31] [27]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [28]),
        .I4(Q[28]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [26]),
        .O(\d_reg[145]_0 [28]));
  LUT6 #(
    .INIT(64'hEF2FE323EC2CE020)) 
    \d[29]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[2][31] [28]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [29]),
        .I4(Q[29]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [27]),
        .O(\d_reg[145]_0 [29]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \d[2]_i_1__3 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [2]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[2][31] [2]),
        .I4(Q[2]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [2]),
        .O(\d_reg[145]_0 [2]));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    \d[2]_i_2__0 
       (.I0(\d_reg[145] ),
        .I1(p_1_in9_in),
        .I2(ext_int_trigger),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[36] ),
        .I5(\d[75]_i_4_n_0 ),
        .O(\d_reg[2] ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \d[30]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [30]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[0][31] [28]),
        .I4(\STAGE2.TRAP.csr_reg[2][31] [29]),
        .I5(Q[30]),
        .O(\d_reg[145]_0 [30]));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \d[31]_i_1__0 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [31]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[0][31] [29]),
        .I4(\STAGE2.TRAP.csr_reg[2][31] [30]),
        .I5(Q[31]),
        .O(\d_reg[145]_0 [31]));
  LUT2 #(
    .INIT(4'h8)) 
    \d[32]_i_1 
       (.I0(\s2_reg[0]_0 ),
        .I1(\d_reg[2]_0 ),
        .O(\d_reg[145] ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \d[32]_i_2 
       (.I0(\s1_reg_n_0_[34] ),
        .I1(\s1_reg_n_0_[36] ),
        .I2(\s1_reg_n_0_[39] ),
        .I3(\s1_reg_n_0_[37] ),
        .I4(\s1_reg_n_0_[38] ),
        .I5(\s1_reg_n_0_[40] ),
        .O(\d_reg[33] [0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \d[33]_i_1 
       (.I0(\d_reg[77] ),
        .I1(p_2_in),
        .O(\d_reg[33] [1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \d[37]_i_2 
       (.I0(D[2]),
        .I1(\d[37]_i_4_n_0 ),
        .I2(s1_c),
        .O(\d[37]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \d[37]_i_3 
       (.I0(D[1]),
        .I1(\d[37]_i_4_n_0 ),
        .I2(s1_c),
        .O(\d[37]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \d[37]_i_4 
       (.I0(\s1_reg_n_0_[34] ),
        .I1(\s1_reg_n_0_[40] ),
        .I2(\s1_reg_n_0_[39] ),
        .I3(\s1_reg_n_0_[36] ),
        .I4(\s1_reg_n_0_[38] ),
        .O(\d[37]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \d[3]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [3]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[2][31] [3]),
        .I4(Q[3]),
        .I5(p_1_in9_in),
        .O(\d_reg[145]_0 [3]));
  LUT6 #(
    .INIT(64'hEFEC2F2CE3E02320)) 
    \d[4]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[2][31] [4]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[0][31] [3]),
        .I4(\STAGE2.TRAP.csr_reg[3][31] [4]),
        .I5(Q[4]),
        .O(\d_reg[145]_0 [4]));
  LUT6 #(
    .INIT(64'hEFEC2F2CE3E02320)) 
    \d[5]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[2][31] [5]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[0][31] [4]),
        .I4(\STAGE2.TRAP.csr_reg[3][31] [5]),
        .I5(Q[5]),
        .O(\d_reg[145]_0 [5]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \d[66]_i_2 
       (.I0(\d[68]_i_4_n_0 ),
        .I1(\STAGE2.TRAP.csr_reg[0][7] ),
        .I2(\d[115]_i_3_n_0 ),
        .I3(p_0_in0_in),
        .I4(\d[68]_i_2_n_0 ),
        .I5(\d[66]_i_3_n_0 ),
        .O(\d_reg[66] ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \d[66]_i_3 
       (.I0(\d[67]_i_3_n_0 ),
        .I1(\d_reg[77] ),
        .I2(\d[67]_i_4_n_0 ),
        .O(\d[66]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \d[67]_i_1 
       (.I0(\d[67]_i_2_n_0 ),
        .I1(\d[67]_i_3_n_0 ),
        .I2(\d_reg[77] ),
        .I3(\d[67]_i_4_n_0 ),
        .I4(\d[67]_i_5_n_0 ),
        .O(\d_reg[145]_0 [64]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEAAAAA)) 
    \d[67]_i_2 
       (.I0(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\d_reg[77] ),
        .I3(p_2_in),
        .I4(\s1_reg_n_0_[40] ),
        .I5(\d[68]_i_3_n_0 ),
        .O(\d[67]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \d[67]_i_3 
       (.I0(\s1_reg_n_0_[37] ),
        .I1(\s1_reg_n_0_[36] ),
        .I2(\s1_reg_n_0_[39] ),
        .I3(\s1_reg_n_0_[40] ),
        .I4(\s1_reg_n_0_[38] ),
        .I5(\s1_reg_n_0_[34] ),
        .O(\d[67]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \d[67]_i_4 
       (.I0(\s1_reg_n_0_[36] ),
        .I1(\s1_reg_n_0_[37] ),
        .I2(\s1_reg_n_0_[39] ),
        .I3(\s1_reg_n_0_[40] ),
        .I4(\s1_reg_n_0_[34] ),
        .I5(\s1_reg_n_0_[38] ),
        .O(\d[67]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \d[67]_i_5 
       (.I0(\s1_reg_n_0_[38] ),
        .I1(\s1_reg_n_0_[36] ),
        .I2(\s1_reg_n_0_[39] ),
        .I3(\s1_reg_n_0_[40] ),
        .I4(\s1_reg_n_0_[37] ),
        .I5(\s1_reg_n_0_[34] ),
        .O(\d[67]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAABAAAAA)) 
    \d[68]_i_1 
       (.I0(\d[68]_i_2_n_0 ),
        .I1(\d[68]_i_3_n_0 ),
        .I2(\s1_reg_n_0_[40] ),
        .I3(\d[68]_i_4_n_0 ),
        .I4(\s1_reg_n_0_[38] ),
        .I5(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .O(\d_reg[145]_0 [65]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \d[68]_i_2 
       (.I0(\s1_reg_n_0_[38] ),
        .I1(\s1_reg_n_0_[36] ),
        .I2(\s1_reg_n_0_[40] ),
        .I3(\s1_reg_n_0_[34] ),
        .I4(\s1_reg_n_0_[37] ),
        .I5(\s1_reg_n_0_[39] ),
        .O(\d[68]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \d[68]_i_3 
       (.I0(\s1_reg_n_0_[34] ),
        .I1(\s1_reg_n_0_[36] ),
        .I2(\s1_reg_n_0_[39] ),
        .I3(\s1_reg_n_0_[37] ),
        .O(\d[68]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \d[68]_i_4 
       (.I0(\d_reg[77] ),
        .I1(p_2_in),
        .O(\d[68]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \d[69]_i_1 
       (.I0(p_2_in),
        .I1(\d_reg[77] ),
        .I2(\d[115]_i_3_n_0 ),
        .O(\d_reg[69] ));
  LUT6 #(
    .INIT(64'hBFBC8F8CB3B08380)) 
    \d[6]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [6]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[0][31] [5]),
        .I4(\STAGE2.TRAP.csr_reg[2][31] [6]),
        .I5(Q[6]),
        .O(\d_reg[145]_0 [6]));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \d[74]_i_1 
       (.I0(\d[74]_i_2_n_0 ),
        .I1(\d[115]_i_3_n_0 ),
        .I2(p_2_in),
        .I3(\d_reg[77] ),
        .I4(ext_int_trigger),
        .I5(p_1_in9_in),
        .O(\d_reg[145]_0 [66]));
  LUT6 #(
    .INIT(64'hEEBFBBABEEBFBBBB)) 
    \d[74]_i_2 
       (.I0(\d[77]_i_2_n_0 ),
        .I1(p_0_in0_in),
        .I2(\STAGE1.DECODE.funct7 [5]),
        .I3(p_2_in),
        .I4(\d_reg[77] ),
        .I5(\d[74]_i_3_n_0 ),
        .O(\d[74]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \d[74]_i_3 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\s1_reg_n_0_[34] ),
        .I2(\s1_reg_n_0_[37] ),
        .I3(\s1_reg_n_0_[39] ),
        .I4(\s1_reg_n_0_[38] ),
        .I5(\s1_reg_n_0_[36] ),
        .O(\d[74]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \d[75]_i_1 
       (.I0(p_0_in0_in),
        .I1(p_2_in),
        .I2(\d_reg[77] ),
        .I3(\d[75]_i_2_n_0 ),
        .I4(\d[75]_i_3_n_0 ),
        .I5(\d[77]_i_2_n_0 ),
        .O(\d_reg[145]_0 [67]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \d[75]_i_2 
       (.I0(\s1_reg_n_0_[36] ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\s1_reg_n_0_[39] ),
        .I3(\d[75]_i_4_n_0 ),
        .I4(\STAGE1.DECODE.funct7 [5]),
        .O(\d[75]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEEFFEEEEEFEEE)) 
    \d[75]_i_3 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I2(\d_reg[77] ),
        .I3(p_0_in0_in),
        .I4(\STAGE1.DECODE.funct7 [5]),
        .I5(p_2_in),
        .O(\d[75]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \d[75]_i_4 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\s1_reg_n_0_[34] ),
        .I2(\s1_reg_n_0_[37] ),
        .O(\d[75]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \d[76]_i_1 
       (.I0(\d[77]_i_2_n_0 ),
        .I1(\d_reg[77] ),
        .I2(p_0_in0_in),
        .I3(p_2_in),
        .I4(\d[115]_i_3_n_0 ),
        .I5(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .O(\d_reg[145]_0 [68]));
  LUT6 #(
    .INIT(64'h0000000000707070)) 
    \d[77]_i_1 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(\d_reg[77] ),
        .I3(p_2_in),
        .I4(p_0_in0_in),
        .I5(\d[77]_i_2_n_0 ),
        .O(\d_reg[145]_0 [69]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \d[77]_i_2 
       (.I0(\s1_reg_n_0_[36] ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\s1_reg_n_0_[37] ),
        .I3(\s1_reg_n_0_[34] ),
        .I4(\s1_reg_n_0_[40] ),
        .O(\d[77]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \d[7]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [7]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[2][31] [7]),
        .I4(Q[7]),
        .I5(p_1_in8_in),
        .O(\d_reg[145]_0 [7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEFFAEAE)) 
    \d[82]_i_1 
       (.I0(\d[82]_i_2_n_0 ),
        .I1(\d_reg[82]_0 ),
        .I2(\d_reg[69]_2 ),
        .I3(\d_reg[69]_3 ),
        .I4(\d[82]_i_4_n_0 ),
        .I5(\d[68]_i_3_n_0 ),
        .O(\d_reg[82] ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \d[82]_i_2 
       (.I0(\d_reg[97] ),
        .I1(\d[86]_i_4_n_0 ),
        .I2(\s1_reg_n_0_[41] ),
        .I3(\d[86]_i_5_n_0 ),
        .I4(\d_reg[32] ),
        .I5(\d[82]_i_5_n_0 ),
        .O(\d[82]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \d[82]_i_3 
       (.I0(\s1_reg_n_0_[38] ),
        .I1(\s1_reg_n_0_[40] ),
        .O(\d_reg[82]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h44400000)) 
    \d[82]_i_4 
       (.I0(p_0_in0_in),
        .I1(\s1_reg_n_0_[40] ),
        .I2(p_2_in),
        .I3(\d_reg[77] ),
        .I4(\s1_reg_n_0_[38] ),
        .O(\d[82]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000F7CCFFFFFFFF)) 
    \d[82]_i_5 
       (.I0(p_0_in0_in),
        .I1(\s1_reg_n_0_[40] ),
        .I2(\d[68]_i_4_n_0 ),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[0]_i_4__0_n_0 ),
        .O(\d[82]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55555555001DFF1D)) 
    \d[83]_i_1 
       (.I0(\d[83]_i_2_n_0 ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\d_reg[1]_0 ),
        .I3(\s1_reg_n_0_[40] ),
        .I4(\d[83]_i_3_n_0 ),
        .I5(\d[68]_i_3_n_0 ),
        .O(\d_reg[83] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCC1DFF1D)) 
    \d[83]_i_2 
       (.I0(\d_reg[98] ),
        .I1(\d[86]_i_4_n_0 ),
        .I2(\s1_reg_n_0_[42] ),
        .I3(\d[86]_i_5_n_0 ),
        .I4(\d_reg[103] ),
        .I5(\d[96]_i_11_n_0 ),
        .O(\d[83]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEAE0000FEAEFFFF)) 
    \d[83]_i_3 
       (.I0(\d[68]_i_4_n_0 ),
        .I1(\d_reg[69]_10 ),
        .I2(p_0_in0_in),
        .I3(\d[83]_i_2_n_0 ),
        .I4(\s1_reg_n_0_[38] ),
        .I5(\s1_reg_n_0_[42] ),
        .O(\d[83]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555533330F55)) 
    \d[84]_i_1 
       (.I0(\d[84]_i_2_n_0 ),
        .I1(\d_reg[84]_i_3_n_0 ),
        .I2(\d_reg[69]_1 ),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[40] ),
        .I5(\d[68]_i_3_n_0 ),
        .O(\d_reg[84] ));
  LUT5 #(
    .INIT(32'hFFFFFF01)) 
    \d[84]_i_2 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[86]_i_4_n_0 ),
        .I2(p_8_in),
        .I3(\d[84]_i_4_n_0 ),
        .I4(\d[96]_i_11_n_0 ),
        .O(\d[84]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000ABABAB00AB)) 
    \d[84]_i_4 
       (.I0(\d[115]_i_3_n_0 ),
        .I1(\d[85]_i_7_n_0 ),
        .I2(\d[68]_i_3_n_0 ),
        .I3(\d_reg[99] ),
        .I4(\d[86]_i_4_n_0 ),
        .I5(\s1_reg_n_0_[43] ),
        .O(\d[84]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[84]_i_5 
       (.I0(\s1_reg_n_0_[43] ),
        .O(\d[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \d[84]_i_6 
       (.I0(\d[68]_i_4_n_0 ),
        .I1(\s1_reg[52]_10 ),
        .I2(\d_reg[149]_0 ),
        .I3(\d_reg[36] ),
        .I4(p_0_in0_in),
        .I5(\d[84]_i_2_n_0 ),
        .O(\d[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEA)) 
    \d[85]_i_1 
       (.I0(\d[85]_i_2_n_0 ),
        .I1(\s1_reg_n_0_[40] ),
        .I2(\s1_reg_n_0_[44] ),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\d[85]_i_3_n_0 ),
        .I5(\d[85]_i_4_n_0 ),
        .O(\d_reg[145]_0 [70]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEAEE)) 
    \d[85]_i_2 
       (.I0(\d[85]_i_5_n_0 ),
        .I1(\d_reg[82]_0 ),
        .I2(\d_reg[149]_1 ),
        .I3(\s1_reg[57]_8 ),
        .I4(\d_reg[3]_0 ),
        .I5(\d[68]_i_3_n_0 ),
        .O(\d[85]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \d[85]_i_3 
       (.I0(\d[68]_i_4_n_0 ),
        .I1(\s1_reg[52]_9 ),
        .I2(\d_reg[149]_0 ),
        .I3(\d_reg[3]_0 ),
        .I4(p_0_in0_in),
        .I5(\d[85]_i_6_n_0 ),
        .O(\d[85]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    \d[85]_i_4 
       (.I0(\STAGE2.TRAP.csr_reg[0][3]_0 ),
        .I1(\s1_reg_n_0_[34] ),
        .I2(\s1_reg_n_0_[36] ),
        .I3(\s1_reg_n_0_[39] ),
        .I4(\s1_reg_n_0_[37] ),
        .I5(\d[85]_i_6_n_0 ),
        .O(\d[85]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0505540400005404)) 
    \d[85]_i_5 
       (.I0(\d[85]_i_7_n_0 ),
        .I1(\d_reg[100] ),
        .I2(\d[86]_i_4_n_0 ),
        .I3(\s1_reg_n_0_[44] ),
        .I4(\d[86]_i_5_n_0 ),
        .I5(\d_reg[105] ),
        .O(\d[85]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCC1DFF1D)) 
    \d[85]_i_6 
       (.I0(\d_reg[100] ),
        .I1(\d[86]_i_4_n_0 ),
        .I2(\s1_reg_n_0_[44] ),
        .I3(\d[86]_i_5_n_0 ),
        .I4(\d_reg[105] ),
        .I5(\d[96]_i_11_n_0 ),
        .O(\d[85]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \d[85]_i_7 
       (.I0(\s1_reg_n_0_[38] ),
        .I1(\s1_reg_n_0_[40] ),
        .O(\d[85]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555555533330F55)) 
    \d[86]_i_1 
       (.I0(\d[86]_i_2_n_0 ),
        .I1(\d_reg[86]_i_3_n_0 ),
        .I2(\d_reg[69]_0 ),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[40] ),
        .I5(\d[68]_i_3_n_0 ),
        .O(\d_reg[86] ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \d[86]_i_2 
       (.I0(\d[96]_i_11_n_0 ),
        .I1(p_1_in),
        .I2(\d[86]_i_4_n_0 ),
        .I3(p_1_in7_in),
        .I4(\d[86]_i_5_n_0 ),
        .I5(p_0_in2_in),
        .O(\d[86]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000820)) 
    \d[86]_i_4 
       (.I0(\s1_reg_n_0_[34] ),
        .I1(\s1_reg_n_0_[36] ),
        .I2(\s1_reg_n_0_[39] ),
        .I3(\s1_reg_n_0_[37] ),
        .I4(\s1_reg_n_0_[38] ),
        .I5(\s1_reg_n_0_[40] ),
        .O(\d[86]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFEFFFFFFFFF)) 
    \d[86]_i_5 
       (.I0(\s1_reg_n_0_[36] ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\s1_reg_n_0_[34] ),
        .I3(\s1_reg_n_0_[37] ),
        .I4(\s1_reg_n_0_[40] ),
        .I5(\s1_reg_n_0_[39] ),
        .O(\d[86]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \d[86]_i_6 
       (.I0(p_1_in7_in),
        .O(\d[86]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \d[86]_i_7 
       (.I0(\d[68]_i_4_n_0 ),
        .I1(\s1_reg[52]_8 ),
        .I2(\d_reg[149]_0 ),
        .I3(\d_reg[38] ),
        .I4(p_0_in0_in),
        .I5(\d[86]_i_2_n_0 ),
        .O(\d[86]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEA)) 
    \d[87]_i_1 
       (.I0(\d[87]_i_2_n_0 ),
        .I1(\s1_reg_n_0_[40] ),
        .I2(\STAGE1.DECODE.funct7 [0]),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\d[87]_i_3_n_0 ),
        .I5(\d[87]_i_4_n_0 ),
        .O(\d_reg[145]_0 [71]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005300)) 
    \d[87]_i_2 
       (.I0(\d_reg[5] ),
        .I1(\s1_reg[57]_7 ),
        .I2(\d_reg[149]_1 ),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[40] ),
        .I5(\d[87]_i_5_n_0 ),
        .O(\d[87]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \d[87]_i_3 
       (.I0(\d[68]_i_4_n_0 ),
        .I1(\s1_reg[52]_7 ),
        .I2(\d_reg[149]_0 ),
        .I3(\d_reg[5] ),
        .I4(p_0_in0_in),
        .I5(\d[87]_i_6_n_0 ),
        .O(\d[87]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \d[87]_i_4 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(\d[68]_i_3_n_0 ),
        .I3(\d[92]_i_9_n_0 ),
        .I4(\STAGE1.DECODE.funct7 [0]),
        .O(\d[87]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \d[87]_i_5 
       (.I0(\d[68]_i_3_n_0 ),
        .I1(\d[92]_i_9_n_0 ),
        .I2(\STAGE1.DECODE.funct7 [0]),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[40] ),
        .O(\d[87]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \d[87]_i_6 
       (.I0(\d[92]_i_9_n_0 ),
        .I1(\STAGE1.DECODE.funct7 [0]),
        .O(\d[87]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEA)) 
    \d[88]_i_1 
       (.I0(\d[88]_i_2_n_0 ),
        .I1(\s1_reg_n_0_[40] ),
        .I2(\STAGE1.DECODE.funct7 [1]),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\d[88]_i_3_n_0 ),
        .I5(\d[88]_i_4_n_0 ),
        .O(\d_reg[145]_0 [72]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005300)) 
    \d[88]_i_2 
       (.I0(\d_reg[6]_0 ),
        .I1(\s1_reg[57]_6 ),
        .I2(\d_reg[149]_1 ),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[40] ),
        .I5(\d[88]_i_5_n_0 ),
        .O(\d[88]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \d[88]_i_3 
       (.I0(\d[68]_i_4_n_0 ),
        .I1(\s1_reg[52]_6 ),
        .I2(\d_reg[149]_0 ),
        .I3(\d_reg[6]_0 ),
        .I4(p_0_in0_in),
        .I5(\d[88]_i_6_n_0 ),
        .O(\d[88]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \d[88]_i_4 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(\d[68]_i_3_n_0 ),
        .I3(\d[92]_i_9_n_0 ),
        .I4(\STAGE1.DECODE.funct7 [1]),
        .O(\d[88]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \d[88]_i_5 
       (.I0(\d[68]_i_3_n_0 ),
        .I1(\d[92]_i_9_n_0 ),
        .I2(\STAGE1.DECODE.funct7 [1]),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[40] ),
        .O(\d[88]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \d[88]_i_6 
       (.I0(\d[92]_i_9_n_0 ),
        .I1(\STAGE1.DECODE.funct7 [1]),
        .O(\d[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEA)) 
    \d[89]_i_1 
       (.I0(\d[89]_i_2_n_0 ),
        .I1(\s1_reg_n_0_[40] ),
        .I2(\STAGE1.DECODE.funct7 [2]),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\d[89]_i_3_n_0 ),
        .I5(\d[89]_i_4_n_0 ),
        .O(\d_reg[145]_0 [73]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00003500)) 
    \d[89]_i_2 
       (.I0(\s1_reg[57]_5 ),
        .I1(\d_reg[7] ),
        .I2(\d_reg[149]_1 ),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[40] ),
        .I5(\d[89]_i_5_n_0 ),
        .O(\d[89]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \d[89]_i_3 
       (.I0(\d[68]_i_4_n_0 ),
        .I1(\s1_reg[52]_5 ),
        .I2(\d_reg[149]_0 ),
        .I3(\d_reg[7] ),
        .I4(p_0_in0_in),
        .I5(\d[89]_i_6_n_0 ),
        .O(\d[89]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \d[89]_i_4 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(\d[68]_i_3_n_0 ),
        .I3(\d[92]_i_9_n_0 ),
        .I4(\STAGE1.DECODE.funct7 [2]),
        .O(\d[89]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \d[89]_i_5 
       (.I0(\d[68]_i_3_n_0 ),
        .I1(\d[92]_i_9_n_0 ),
        .I2(\STAGE1.DECODE.funct7 [2]),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[40] ),
        .O(\d[89]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \d[89]_i_6 
       (.I0(\d[92]_i_9_n_0 ),
        .I1(\STAGE1.DECODE.funct7 [2]),
        .O(\d[89]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \d[8]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[3][31] [8]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[2][31] [8]),
        .I4(Q[8]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [6]),
        .O(\d_reg[145]_0 [8]));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEA)) 
    \d[90]_i_1 
       (.I0(\s1_reg[57]_4 ),
        .I1(\s1_reg_n_0_[40] ),
        .I2(\STAGE1.DECODE.funct7 [3]),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\d[90]_i_3_n_0 ),
        .I5(\d[90]_i_4_n_0 ),
        .O(\d_reg[145]_0 [74]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \d[90]_i_3 
       (.I0(\d[68]_i_4_n_0 ),
        .I1(\s1_reg[52]_4 ),
        .I2(\d_reg[149]_0 ),
        .I3(\d_reg[69]_7 ),
        .I4(p_0_in0_in),
        .I5(\d[90]_i_8_n_0 ),
        .O(\d[90]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \d[90]_i_4 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(\d[68]_i_3_n_0 ),
        .I3(\d[92]_i_9_n_0 ),
        .I4(\STAGE1.DECODE.funct7 [3]),
        .O(\d[90]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \d[90]_i_6 
       (.I0(\d[68]_i_3_n_0 ),
        .I1(\d[92]_i_9_n_0 ),
        .I2(\STAGE1.DECODE.funct7 [3]),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[40] ),
        .O(\d_reg[90] ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \d[90]_i_8 
       (.I0(\d[92]_i_9_n_0 ),
        .I1(\STAGE1.DECODE.funct7 [3]),
        .O(\d[90]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEA)) 
    \d[91]_i_1 
       (.I0(\d_reg[66]_2 ),
        .I1(\s1_reg_n_0_[40] ),
        .I2(\STAGE1.DECODE.funct7 [4]),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\d[91]_i_3_n_0 ),
        .I5(\d[91]_i_4_n_0 ),
        .O(\d_reg[145]_0 [75]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \d[91]_i_3 
       (.I0(\d[68]_i_4_n_0 ),
        .I1(\s1_reg[52]_3 ),
        .I2(\d_reg[149]_0 ),
        .I3(\d_reg[69]_6 ),
        .I4(p_0_in0_in),
        .I5(\d[91]_i_8_n_0 ),
        .O(\d[91]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \d[91]_i_4 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(\d[68]_i_3_n_0 ),
        .I3(\d[92]_i_9_n_0 ),
        .I4(\STAGE1.DECODE.funct7 [4]),
        .O(\d[91]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \d[91]_i_6 
       (.I0(\d[68]_i_3_n_0 ),
        .I1(\d[92]_i_9_n_0 ),
        .I2(\STAGE1.DECODE.funct7 [4]),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[40] ),
        .O(\d_reg[91] ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \d[91]_i_8 
       (.I0(\d[92]_i_9_n_0 ),
        .I1(\STAGE1.DECODE.funct7 [4]),
        .O(\d[91]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEA)) 
    \d[92]_i_1 
       (.I0(\d_reg[66]_1 ),
        .I1(\s1_reg_n_0_[40] ),
        .I2(\STAGE1.DECODE.funct7 [5]),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\d[92]_i_3_n_0 ),
        .I5(\d[92]_i_4_n_0 ),
        .O(\d_reg[145]_0 [76]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \d[92]_i_3 
       (.I0(\d[68]_i_4_n_0 ),
        .I1(\s1_reg[52]_2 ),
        .I2(\d_reg[149]_0 ),
        .I3(\d_reg[69]_5 ),
        .I4(p_0_in0_in),
        .I5(\d[92]_i_8_n_0 ),
        .O(\d[92]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \d[92]_i_4 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(\d[68]_i_3_n_0 ),
        .I3(\d[92]_i_9_n_0 ),
        .I4(\STAGE1.DECODE.funct7 [5]),
        .O(\d[92]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \d[92]_i_6 
       (.I0(\d[68]_i_3_n_0 ),
        .I1(\d[92]_i_9_n_0 ),
        .I2(\STAGE1.DECODE.funct7 [5]),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[40] ),
        .O(\d_reg[92] ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \d[92]_i_8 
       (.I0(\d[92]_i_9_n_0 ),
        .I1(\STAGE1.DECODE.funct7 [5]),
        .O(\d[92]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h000000FE)) 
    \d[92]_i_9 
       (.I0(\d[68]_i_3_n_0 ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\s1_reg_n_0_[40] ),
        .I3(\d[96]_i_15_n_0 ),
        .I4(\d[67]_i_3_n_0 ),
        .O(\d[92]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00005530FFFFFFFF)) 
    \d[93]_i_1 
       (.I0(\s1_reg[38]_2 ),
        .I1(\d_reg[2]_1 ),
        .I2(\s1_reg_n_0_[38] ),
        .I3(\s1_reg_n_0_[40] ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[93]_i_3_n_0 ),
        .O(\d_reg[93] ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \d[93]_i_3 
       (.I0(\d[67]_i_3_n_0 ),
        .I1(\d_reg[32] ),
        .I2(\d[96]_i_10_n_0 ),
        .O(\d[93]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \d[93]_i_4 
       (.I0(\s1_reg_n_0_[38] ),
        .I1(\s1_reg_n_0_[41] ),
        .O(\d_reg[93]_0 ));
  LUT6 #(
    .INIT(64'h00005530FFFFFFFF)) 
    \d[94]_i_1 
       (.I0(\s1_reg[38]_1 ),
        .I1(\s1_reg[57]_2 ),
        .I2(\s1_reg_n_0_[38] ),
        .I3(\s1_reg_n_0_[40] ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[94]_i_3_n_0 ),
        .O(\d_reg[94] ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \d[94]_i_3 
       (.I0(\d_reg[77] ),
        .I1(\d[0]_i_4__0_n_0 ),
        .I2(\d[96]_i_10_n_0 ),
        .O(\d[94]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00005530FFFFFFFF)) 
    \d[95]_i_1 
       (.I0(\s1_reg[38]_0 ),
        .I1(\s1_reg[57]_1 ),
        .I2(\s1_reg_n_0_[38] ),
        .I3(\s1_reg_n_0_[40] ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[95]_i_3_n_0 ),
        .O(\d_reg[95] ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \d[95]_i_3 
       (.I0(\d[96]_i_11_n_0 ),
        .I1(p_2_in),
        .I2(\d[67]_i_3_n_0 ),
        .I3(\d[96]_i_10_n_0 ),
        .O(\d[95]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEE)) 
    \d[96]_i_1 
       (.I0(\d[96]_i_2_n_0 ),
        .I1(\s1_reg_n_0_[40] ),
        .I2(\d[96]_i_3_n_0 ),
        .I3(\s1_reg[48]_16 ),
        .I4(\d_reg[96]_0 ),
        .I5(\d[96]_i_6_n_0 ),
        .O(\d_reg[145]_0 [77]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h8888888A)) 
    \d[96]_i_10 
       (.I0(\STAGE1.DECODE.funct7 [6]),
        .I1(\d[96]_i_15_n_0 ),
        .I2(\s1_reg_n_0_[40] ),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\d[68]_i_3_n_0 ),
        .O(\d[96]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \d[96]_i_11 
       (.I0(\s1_reg_n_0_[37] ),
        .I1(\s1_reg_n_0_[34] ),
        .I2(\s1_reg_n_0_[40] ),
        .I3(\s1_reg_n_0_[38] ),
        .I4(\s1_reg_n_0_[36] ),
        .O(\d[96]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \d[96]_i_12 
       (.I0(p_2_in),
        .I1(\d_reg[77] ),
        .I2(\s1_reg_n_0_[38] ),
        .O(\d_reg[96]_1 ));
  LUT6 #(
    .INIT(64'h0000000030000007)) 
    \d[96]_i_15 
       (.I0(\d_reg[33] [1]),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\s1_reg_n_0_[36] ),
        .I3(\s1_reg_n_0_[39] ),
        .I4(\s1_reg_n_0_[40] ),
        .I5(\d[96]_i_17_n_0 ),
        .O(\d[96]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \d[96]_i_17 
       (.I0(\s1_reg_n_0_[37] ),
        .I1(\s1_reg_n_0_[34] ),
        .O(\d[96]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEEAE)) 
    \d[96]_i_2 
       (.I0(\d[68]_i_3_n_0 ),
        .I1(\d_reg[82]_0 ),
        .I2(\s1_reg[57]_3 ),
        .I3(\d_reg[149]_1 ),
        .I4(\d_reg[69]_4 ),
        .I5(\d[96]_i_9_n_0 ),
        .O(\d[96]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \d[96]_i_3 
       (.I0(\d[96]_i_10_n_0 ),
        .I1(\d[96]_i_11_n_0 ),
        .I2(p_0_in0_in),
        .I3(\d[67]_i_3_n_0 ),
        .O(\d[96]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \d[96]_i_5 
       (.I0(\s1_reg_n_0_[38] ),
        .I1(\STAGE1.DECODE.funct7 [6]),
        .O(\d_reg[96]_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \d[96]_i_6 
       (.I0(p_1_in9_in),
        .I1(ext_int_trigger),
        .I2(\d[96]_i_10_n_0 ),
        .I3(\d[0]_i_4__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\d[68]_i_3_n_0 ),
        .O(\d[96]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h11101010)) 
    \d[96]_i_9 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\d[96]_i_10_n_0 ),
        .I3(\d_reg[96] ),
        .I4(\d[67]_i_3_n_0 ),
        .O(\d[96]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00005530FFFFFFFF)) 
    \d[97]_i_1 
       (.I0(\d[97]_i_2_n_0 ),
        .I1(\s1_reg[57]_0 ),
        .I2(\s1_reg_n_0_[38] ),
        .I3(\s1_reg_n_0_[40] ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[97]_i_3_n_0 ),
        .O(\d_reg[97]_0 ));
  LUT6 #(
    .INIT(64'hD0DDD000DDDDDDDD)) 
    \d[97]_i_2 
       (.I0(\STAGE1.DECODE.funct7 [6]),
        .I1(\s1_reg_n_0_[38] ),
        .I2(\d_reg[49] ),
        .I3(\d_reg[149]_0 ),
        .I4(\s1_reg[52]_0 ),
        .I5(\d_reg[97]_1 ),
        .O(\d[97]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \d[97]_i_3 
       (.I0(\d_reg[97] ),
        .I1(\d[0]_i_4__0_n_0 ),
        .I2(\d[96]_i_10_n_0 ),
        .O(\d[97]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[98]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_0 ),
        .I3(\s1_reg[38]_3 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[98]_i_4_n_0 ),
        .O(\d_reg[98]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \d[98]_i_4 
       (.I0(\d_reg[98] ),
        .I1(\d[0]_i_4__0_n_0 ),
        .I2(\d[96]_i_10_n_0 ),
        .O(\d[98]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFA2FFFFFFFF)) 
    \d[99]_i_1 
       (.I0(\s1_reg_n_0_[40] ),
        .I1(\d_reg[96]_0 ),
        .I2(\s1_reg[48]_1 ),
        .I3(\s1_reg[38]_4 ),
        .I4(\d[68]_i_3_n_0 ),
        .I5(\d[99]_i_4_n_0 ),
        .O(\d_reg[99]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \d[99]_i_4 
       (.I0(\d_reg[99] ),
        .I1(\d[0]_i_4__0_n_0 ),
        .I2(\d[96]_i_10_n_0 ),
        .O(\d[99]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEF2FE323EC2CE020)) 
    \d[9]_i_1__2 
       (.I0(\STAGE2.TRAP.csr_reg[2][31] [9]),
        .I1(\d_reg[32] ),
        .I2(p_8_in),
        .I3(\STAGE2.TRAP.csr_reg[3][31] [9]),
        .I4(Q[9]),
        .I5(\STAGE2.TRAP.csr_reg[0][31] [7]),
        .O(\d_reg[145]_0 [9]));
  MUXF7 \d_reg[0]_i_7 
       (.I0(\d[0]_i_14__0_n_0 ),
        .I1(\d[0]_i_15_n_0 ),
        .O(\d_reg[0]_i_7_n_0 ),
        .S(\s1_reg_n_0_[39] ));
  CARRY4 \d_reg[37]_i_1 
       (.CI(1'b0),
        .CO({\d_reg[37]_i_1_n_0 ,\d_reg[37]_i_1_n_1 ,\d_reg[37]_i_1_n_2 ,\d_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,D[2:1],1'b0}),
        .O(\d_reg[145]_0 [35:32]),
        .S({D[3],\d[37]_i_2_n_0 ,\d[37]_i_3_n_0 ,D[0]}));
  CARRY4 \d_reg[41]_i_1 
       (.CI(\d_reg[37]_i_1_n_0 ),
        .CO({\d_reg[41]_i_1_n_0 ,\d_reg[41]_i_1_n_1 ,\d_reg[41]_i_1_n_2 ,\d_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\d_reg[145]_0 [39:36]),
        .S(D[7:4]));
  CARRY4 \d_reg[45]_i_1 
       (.CI(\d_reg[41]_i_1_n_0 ),
        .CO({\d_reg[45]_i_1_n_0 ,\d_reg[45]_i_1_n_1 ,\d_reg[45]_i_1_n_2 ,\d_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\d_reg[145]_0 [43:40]),
        .S(D[11:8]));
  CARRY4 \d_reg[49]_i_1 
       (.CI(\d_reg[45]_i_1_n_0 ),
        .CO({\d_reg[49]_i_1_n_0 ,\d_reg[49]_i_1_n_1 ,\d_reg[49]_i_1_n_2 ,\d_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\d_reg[145]_0 [47:44]),
        .S(D[15:12]));
  CARRY4 \d_reg[53]_i_1 
       (.CI(\d_reg[49]_i_1_n_0 ),
        .CO({\d_reg[53]_i_1_n_0 ,\d_reg[53]_i_1_n_1 ,\d_reg[53]_i_1_n_2 ,\d_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\d_reg[145]_0 [51:48]),
        .S(D[19:16]));
  CARRY4 \d_reg[57]_i_1 
       (.CI(\d_reg[53]_i_1_n_0 ),
        .CO({\d_reg[57]_i_1_n_0 ,\d_reg[57]_i_1_n_1 ,\d_reg[57]_i_1_n_2 ,\d_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\d_reg[145]_0 [55:52]),
        .S(D[23:20]));
  CARRY4 \d_reg[61]_i_1 
       (.CI(\d_reg[57]_i_1_n_0 ),
        .CO({\d_reg[61]_i_1_n_0 ,\d_reg[61]_i_1_n_1 ,\d_reg[61]_i_1_n_2 ,\d_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\d_reg[145]_0 [59:56]),
        .S(D[27:24]));
  CARRY4 \d_reg[65]_i_1 
       (.CI(\d_reg[61]_i_1_n_0 ),
        .CO({\NLW_d_reg[65]_i_1_CO_UNCONNECTED [3],\d_reg[65]_i_1_n_1 ,\d_reg[65]_i_1_n_2 ,\d_reg[65]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\d_reg[145]_0 [63:60]),
        .S(D[31:28]));
  MUXF7 \d_reg[84]_i_3 
       (.I0(\d[84]_i_5_n_0 ),
        .I1(\d[84]_i_6_n_0 ),
        .O(\d_reg[84]_i_3_n_0 ),
        .S(\s1_reg_n_0_[38] ));
  MUXF7 \d_reg[86]_i_3 
       (.I0(\d[86]_i_6_n_0 ),
        .I1(\d[86]_i_7_n_0 ),
        .O(\d_reg[86]_i_3_n_0 ),
        .S(\s1_reg_n_0_[38] ));
  FDRE \s1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s1_reg[0]_0 ),
        .Q(\s2_reg[0]_0 ),
        .R(1'b0));
  FDRE \s1_reg[10] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[8]),
        .Q(D[8]),
        .R(p_0_in));
  FDRE \s1_reg[11] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[9]),
        .Q(D[9]),
        .R(p_0_in));
  FDRE \s1_reg[12] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[10]),
        .Q(D[10]),
        .R(p_0_in));
  FDRE \s1_reg[13] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[11]),
        .Q(D[11]),
        .R(p_0_in));
  FDRE \s1_reg[14] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[12]),
        .Q(D[12]),
        .R(p_0_in));
  FDRE \s1_reg[15] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[13]),
        .Q(D[13]),
        .R(p_0_in));
  FDRE \s1_reg[16] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[14]),
        .Q(D[14]),
        .R(p_0_in));
  FDRE \s1_reg[17] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[15]),
        .Q(D[15]),
        .R(p_0_in));
  FDRE \s1_reg[18] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[16]),
        .Q(D[16]),
        .R(p_0_in));
  FDRE \s1_reg[19] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[17]),
        .Q(D[17]),
        .R(p_0_in));
  FDRE \s1_reg[1] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_c),
        .Q(s1_c),
        .R(p_0_in));
  FDRE \s1_reg[20] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[18]),
        .Q(D[18]),
        .R(p_0_in));
  FDRE \s1_reg[21] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[19]),
        .Q(D[19]),
        .R(p_0_in));
  FDRE \s1_reg[22] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[20]),
        .Q(D[20]),
        .R(p_0_in));
  FDRE \s1_reg[23] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[21]),
        .Q(D[21]),
        .R(p_0_in));
  FDRE \s1_reg[24] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[22]),
        .Q(D[22]),
        .R(p_0_in));
  FDRE \s1_reg[25] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[23]),
        .Q(D[23]),
        .R(p_0_in));
  FDRE \s1_reg[26] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[24]),
        .Q(D[24]),
        .R(p_0_in));
  FDRE \s1_reg[27] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[25]),
        .Q(D[25]),
        .R(p_0_in));
  FDRE \s1_reg[28] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[26]),
        .Q(D[26]),
        .R(p_0_in));
  FDRE \s1_reg[29] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[27]),
        .Q(D[27]),
        .R(p_0_in));
  FDRE \s1_reg[2] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[0]),
        .Q(D[0]),
        .R(p_0_in));
  FDRE \s1_reg[30] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[28]),
        .Q(D[28]),
        .R(p_0_in));
  FDRE \s1_reg[31] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[29]),
        .Q(D[29]),
        .R(p_0_in));
  FDRE \s1_reg[32] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[30]),
        .Q(D[30]),
        .R(p_0_in));
  FDRE \s1_reg[33] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[31]),
        .Q(D[31]),
        .R(p_0_in));
  FDRE \s1_reg[34] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[0]),
        .Q(\s1_reg_n_0_[34] ),
        .R(p_0_in));
  FDRE \s1_reg[36] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[1]),
        .Q(\s1_reg_n_0_[36] ),
        .R(p_0_in));
  FDRE \s1_reg[37] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[2]),
        .Q(\s1_reg_n_0_[37] ),
        .R(p_0_in));
  FDRE \s1_reg[38] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[3]),
        .Q(\s1_reg_n_0_[38] ),
        .R(p_0_in));
  FDRE \s1_reg[39] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[4]),
        .Q(\s1_reg_n_0_[39] ),
        .R(p_0_in));
  FDRE \s1_reg[3] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[1]),
        .Q(D[1]),
        .R(p_0_in));
  FDRE \s1_reg[40] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[5]),
        .Q(\s1_reg_n_0_[40] ),
        .R(p_0_in));
  FDRE \s1_reg[41] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[6]),
        .Q(\s1_reg_n_0_[41] ),
        .R(p_0_in));
  FDRE \s1_reg[42] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[7]),
        .Q(\s1_reg_n_0_[42] ),
        .R(p_0_in));
  FDRE \s1_reg[43] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[8]),
        .Q(\s1_reg_n_0_[43] ),
        .R(p_0_in));
  FDRE \s1_reg[44] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[9]),
        .Q(\s1_reg_n_0_[44] ),
        .R(p_0_in));
  FDRE \s1_reg[45] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[10]),
        .Q(p_1_in7_in),
        .R(p_0_in));
  FDRE \s1_reg[46] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[11]),
        .Q(\d_reg[77] ),
        .R(p_0_in));
  FDRE \s1_reg[47] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[12]),
        .Q(p_2_in),
        .R(p_0_in));
  FDRE \s1_reg[48] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[13]),
        .Q(p_0_in0_in),
        .R(p_0_in));
  FDRE \s1_reg[49] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[14]),
        .Q(\d_reg[97] ),
        .R(p_0_in));
  FDRE \s1_reg[4] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[2]),
        .Q(D[2]),
        .R(p_0_in));
  FDRE \s1_reg[50] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[15]),
        .Q(\d_reg[98] ),
        .R(p_0_in));
  FDRE \s1_reg[51] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[16]),
        .Q(\d_reg[99] ),
        .R(p_0_in));
  FDRE \s1_reg[52] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[17]),
        .Q(\d_reg[100] ),
        .R(p_0_in));
  FDRE \s1_reg[53] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[18]),
        .Q(p_1_in),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "s1_reg[54]" *) 
  FDRE \s1_reg[54] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[19]),
        .Q(\d_reg[32] ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "s1_reg[54]" *) 
  FDRE \s1_reg[54]_rep 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(rsel_reg),
        .Q(\d_reg[96] ),
        .R(p_0_in));
  FDRE \s1_reg[55] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[20]),
        .Q(\d_reg[103] ),
        .R(p_0_in));
  FDRE \s1_reg[56] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[21]),
        .Q(p_8_in),
        .R(p_0_in));
  FDRE \s1_reg[57] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[22]),
        .Q(\d_reg[105] ),
        .R(p_0_in));
  FDRE \s1_reg[58] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[23]),
        .Q(p_0_in2_in),
        .R(p_0_in));
  FDRE \s1_reg[59] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[24]),
        .Q(\STAGE1.DECODE.funct7 [0]),
        .R(p_0_in));
  FDRE \s1_reg[5] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[3]),
        .Q(D[3]),
        .R(p_0_in));
  FDRE \s1_reg[60] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[25]),
        .Q(\STAGE1.DECODE.funct7 [1]),
        .R(p_0_in));
  FDRE \s1_reg[61] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[26]),
        .Q(\STAGE1.DECODE.funct7 [2]),
        .R(p_0_in));
  FDRE \s1_reg[62] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[27]),
        .Q(\STAGE1.DECODE.funct7 [3]),
        .R(p_0_in));
  FDRE \s1_reg[63] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[28]),
        .Q(\STAGE1.DECODE.funct7 [4]),
        .R(p_0_in));
  FDRE \s1_reg[64] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[29]),
        .Q(\STAGE1.DECODE.funct7 [5]),
        .R(p_0_in));
  FDRE \s1_reg[65] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_ir[30]),
        .Q(\STAGE1.DECODE.funct7 [6]),
        .R(p_0_in));
  FDRE \s1_reg[6] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[4]),
        .Q(D[4]),
        .R(p_0_in));
  FDRE \s1_reg[7] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[5]),
        .Q(D[5]),
        .R(p_0_in));
  FDRE \s1_reg[8] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[6]),
        .Q(D[6]),
        .R(p_0_in));
  FDRE \s1_reg[9] 
       (.C(clk),
        .CE(\rst_r_reg[9] ),
        .D(if_pc[7]),
        .Q(D[7]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h8A888088)) 
    \s2[0]_i_1 
       (.I0(rstn),
        .I1(\s2_reg[0]_1 ),
        .I2(\d_reg[1] ),
        .I3(\d_reg[2]_0 ),
        .I4(\s2_reg[0]_0 ),
        .O(\s2[0]_i_1_n_0 ));
  FDRE \s2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s2[0]_i_1_n_0 ),
        .Q(\s2_reg[0]_1 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "prefetch_queue" *) 
module femto_bd_prefetch_queue
   (wsel,
    \d_reg[0] ,
    \d_reg[0]_0 ,
    S,
    if_vld,
    ibus_acc,
    \d_reg[1] ,
    if_c,
    if_ir,
    \s1_reg[54]_rep ,
    \rst_r_reg[9] ,
    clk,
    \d_reg[2] ,
    rstn,
    ibus_resp,
    \BUS_REQ_CTRL.ibus_busy_post ,
    if_pc,
    \d_reg[2]_0 ,
    ibus_addr,
    \pingpong[0].w ,
    \pingpong[1].w ,
    ibus_rdata,
    \PIPELINE.state ,
    \d_reg[1]_0 ,
    i_resp_latched,
    \PREFETCHER.i_resp_16_32b );
  output wsel;
  output \d_reg[0] ;
  output \d_reg[0]_0 ;
  output [1:0]S;
  output if_vld;
  output [0:0]ibus_acc;
  output \d_reg[1] ;
  output if_c;
  output [30:0]if_ir;
  output \s1_reg[54]_rep ;
  input \rst_r_reg[9] ;
  input clk;
  input \d_reg[2] ;
  input rstn;
  input ibus_resp;
  input \BUS_REQ_CTRL.ibus_busy_post ;
  input [1:0]if_pc;
  input \d_reg[2]_0 ;
  input [0:0]ibus_addr;
  input \pingpong[0].w ;
  input \pingpong[1].w ;
  input [31:0]ibus_rdata;
  input [2:0]\PIPELINE.state ;
  input \d_reg[1]_0 ;
  input i_resp_latched;
  input \PREFETCHER.i_resp_16_32b ;

  wire \BUS_REQ_CTRL.ibus_busy_post ;
  wire [2:0]\PIPELINE.state ;
  wire \PREFETCHER.i_resp_16_32b ;
  wire [1:0]S;
  wire clk;
  wire \d_reg[0] ;
  wire \d_reg[0]_0 ;
  wire \d_reg[1] ;
  wire \d_reg[1]_0 ;
  wire \d_reg[2] ;
  wire \d_reg[2]_0 ;
  wire [15:0]dout;
  wire i_resp_latched;
  wire [0:0]ibus_acc;
  wire [0:0]ibus_addr;
  wire [31:0]ibus_rdata;
  wire ibus_resp;
  wire if_c;
  wire [30:0]if_ir;
  wire [1:0]if_pc;
  wire if_vld;
  wire \pingpong[0].empty ;
  wire \pingpong[0].fifo_n_24 ;
  wire \pingpong[0].fifo_n_25 ;
  wire \pingpong[0].fifo_n_26 ;
  wire \pingpong[0].full ;
  wire \pingpong[0].r ;
  wire \pingpong[0].w ;
  wire \pingpong[1].fifo_n_10 ;
  wire \pingpong[1].fifo_n_15 ;
  wire \pingpong[1].fifo_n_16 ;
  wire \pingpong[1].fifo_n_3 ;
  wire \pingpong[1].fifo_n_4 ;
  wire \pingpong[1].fifo_n_5 ;
  wire \pingpong[1].fifo_n_6 ;
  wire \pingpong[1].fifo_n_7 ;
  wire \pingpong[1].fifo_n_8 ;
  wire \pingpong[1].fifo_n_9 ;
  wire \pingpong[1].full ;
  wire \pingpong[1].r ;
  wire \pingpong[1].w ;
  wire rptr;
  wire rsel;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire \s1_reg[54]_rep ;
  wire wptr;
  wire wsel;

  femto_bd_fifo \pingpong[0].fifo 
       (.\BUS_REQ_CTRL.ibus_busy_post (\BUS_REQ_CTRL.ibus_busy_post ),
        .\PIPELINE.state (\PIPELINE.state ),
        .clk(clk),
        .\d_reg[0] (\d_reg[0] ),
        .\d_reg[0]_0 (\d_reg[0]_0 ),
        .\d_reg[1] (\d_reg[1]_0 ),
        .\d_reg[2] (\d_reg[2] ),
        .dout(dout),
        .empty_reg_0(if_vld),
        .ibus_rdata(ibus_rdata),
        .ibus_resp(ibus_resp),
        .if_c(if_c),
        .\pingpong[0].empty (\pingpong[0].empty ),
        .\pingpong[0].full (\pingpong[0].full ),
        .\pingpong[0].r (\pingpong[0].r ),
        .\pingpong[0].w (\pingpong[0].w ),
        .\pingpong[1].full (\pingpong[1].full ),
        .\pingpong[1].r (\pingpong[1].r ),
        .rptr(rptr),
        .\rptr_reg[0]_0 (\pingpong[1].fifo_n_10 ),
        .\rptr_reg[0]_1 ({\pingpong[1].fifo_n_3 ,\pingpong[1].fifo_n_4 ,\pingpong[1].fifo_n_5 ,\pingpong[1].fifo_n_6 ,\pingpong[1].fifo_n_7 ,\pingpong[1].fifo_n_8 ,\pingpong[1].fifo_n_9 }),
        .rsel(rsel),
        .\rst_r_reg[9] (\rst_r_reg[9] ),
        .rstn(rstn),
        .\s1_reg[54]_rep (\pingpong[0].fifo_n_24 ),
        .\s1_reg[54]_rep_0 (\pingpong[0].fifo_n_25 ),
        .\s1_reg[54]_rep_1 (\pingpong[0].fifo_n_26 ),
        .wptr(wptr),
        .wsel_reg(wsel));
  femto_bd_fifo_2 \pingpong[1].fifo 
       (.\PIPELINE.state (\PIPELINE.state ),
        .\PREFETCHER.i_resp_16_32b (\PREFETCHER.i_resp_16_32b ),
        .S(S),
        .clk(clk),
        .\d_reg[0] (\pingpong[1].fifo_n_10 ),
        .\d_reg[1] (\d_reg[1] ),
        .\d_reg[1]_0 (\d_reg[1]_0 ),
        .\d_reg[2] (\d_reg[2] ),
        .\d_reg[2]_0 (\d_reg[2]_0 ),
        .dout({\pingpong[1].fifo_n_3 ,\pingpong[1].fifo_n_4 ,\pingpong[1].fifo_n_5 ,\pingpong[1].fifo_n_6 ,\pingpong[1].fifo_n_7 ,\pingpong[1].fifo_n_8 ,\pingpong[1].fifo_n_9 }),
        .i_resp_latched(i_resp_latched),
        .ibus_acc(ibus_acc),
        .ibus_addr(ibus_addr),
        .ibus_rdata(ibus_rdata),
        .if_c(if_c),
        .if_ir(if_ir),
        .if_pc(if_pc),
        .\pingpong[0].empty (\pingpong[0].empty ),
        .\pingpong[0].full (\pingpong[0].full ),
        .\pingpong[0].r (\pingpong[0].r ),
        .\pingpong[1].full (\pingpong[1].full ),
        .\pingpong[1].r (\pingpong[1].r ),
        .\pingpong[1].w (\pingpong[1].w ),
        .rptr(rptr),
        .\rptr_reg[0]_0 (dout),
        .rsel(rsel),
        .rsel_reg(if_vld),
        .rsel_reg_0(\pingpong[1].fifo_n_15 ),
        .rsel_reg_1(\pingpong[0].fifo_n_24 ),
        .rsel_reg_2(\pingpong[0].fifo_n_25 ),
        .rsel_reg_3(\pingpong[0].fifo_n_26 ),
        .\rst_r_reg[9] (\rst_r_reg[9] ),
        .rstn(rstn),
        .\s1_reg[54]_rep (\s1_reg[54]_rep ),
        .wptr(wptr),
        .wsel_reg(\pingpong[1].fifo_n_16 ),
        .wsel_reg_0(wsel));
  FDRE rsel_reg
       (.C(clk),
        .CE(1'b1),
        .D(\pingpong[1].fifo_n_15 ),
        .Q(rsel),
        .R(1'b0));
  FDRE wsel_reg
       (.C(clk),
        .CE(1'b1),
        .D(\pingpong[1].fifo_n_16 ),
        .Q(wsel),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "qspi_bus_read_controller" *) 
module femto_bd_qspi_bus_read_controller
   (out,
    nor_resp,
    nor_spi_csb,
    \txq_d_reg[7]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[31]_0 ,
    spi_csb_reg_0,
    spi_csb_reg_1,
    spi_csb_reg_2,
    \cnt_reg[3]_0 ,
    \rxq_d_reg[5] ,
    \rxq_d_reg[5]_0 ,
    \rxq_d_reg[7] ,
    \cnt_reg[1]_0 ,
    \state_reg[0] ,
    \state_reg[1] ,
    \cnt_reg[3]_1 ,
    \cnt_reg[3]_2 ,
    \state_reg[0]_0 ,
    \cnt_reg[3]_3 ,
    \d_reg[25] ,
    nor_d_rdata,
    \rxq_d_reg[3] ,
    \rst_r_reg[9] ,
    clk,
    Q,
    D,
    \norcmd_reg[4] ,
    \norcmd_reg[3] ,
    \norcsr_reg[5] ,
    \d_reg[0] ,
    \norcsr_reg[4] ,
    io_dmy_resp,
    \d_reg[0]_0 ,
    \norcsr_reg[7] ,
    \d_reg[0]_1 ,
    \norcsr_reg[4]_0 ,
    io_rx_resp,
    rstn,
    qspi_tx_req,
    io_tx_resp,
    qspi_spi_csb,
    spi_csb_reg_3,
    \cnt_reg[3]_4 ,
    \d_reg[6] ,
    tx_resp_reg,
    \norcsr_reg[4]_1 ,
    \cnt_reg[7]_0 ,
    txq_empty,
    rxq_full,
    \state_reg[1]_0 ,
    \state_reg[0]_1 ,
    rxq_d);
  output [0:0]out;
  output nor_resp;
  output nor_spi_csb;
  output \txq_d_reg[7]_0 ;
  output [0:0]\rdata_reg[15]_0 ;
  output \rdata_reg[31]_0 ;
  output spi_csb_reg_0;
  output spi_csb_reg_1;
  output spi_csb_reg_2;
  output \cnt_reg[3]_0 ;
  output \rxq_d_reg[5] ;
  output \rxq_d_reg[5]_0 ;
  output \rxq_d_reg[7] ;
  output \cnt_reg[1]_0 ;
  output \state_reg[0] ;
  output \state_reg[1] ;
  output \cnt_reg[3]_1 ;
  output \cnt_reg[3]_2 ;
  output \state_reg[0]_0 ;
  output [0:0]\cnt_reg[3]_3 ;
  output [25:0]\d_reg[25] ;
  output [31:0]nor_d_rdata;
  output [7:0]\rxq_d_reg[3] ;
  input \rst_r_reg[9] ;
  input clk;
  input [5:0]Q;
  input [25:0]D;
  input \norcmd_reg[4] ;
  input \norcmd_reg[3] ;
  input \norcsr_reg[5] ;
  input \d_reg[0] ;
  input \norcsr_reg[4] ;
  input io_dmy_resp;
  input \d_reg[0]_0 ;
  input [5:0]\norcsr_reg[7] ;
  input \d_reg[0]_1 ;
  input \norcsr_reg[4]_0 ;
  input io_rx_resp;
  input rstn;
  input qspi_tx_req;
  input io_tx_resp;
  input qspi_spi_csb;
  input spi_csb_reg_3;
  input [0:0]\cnt_reg[3]_4 ;
  input [0:0]\d_reg[6] ;
  input tx_resp_reg;
  input \norcsr_reg[4]_1 ;
  input \cnt_reg[7]_0 ;
  input txq_empty;
  input rxq_full;
  input \state_reg[1]_0 ;
  input \state_reg[0]_1 ;
  input [7:0]rxq_d;

  wire [25:0]D;
  wire \FSM_onehot_state[6]_i_3_n_0 ;
  wire \FSM_onehot_state[6]_i_4_n_0 ;
  wire \FSM_onehot_state[6]_i_5_n_0 ;
  wire [5:0]Q;
  wire clk;
  wire [7:1]cnt;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2__0_n_0 ;
  wire \cnt[0]_i_3_n_0 ;
  wire \cnt[1]_i_1__1_n_0 ;
  wire \cnt[1]_i_3_n_0 ;
  wire \cnt[1]_i_4_n_0 ;
  wire \cnt[1]_i_7_n_0 ;
  wire \cnt[2]_i_1__0_n_0 ;
  wire \cnt[3]_i_1__0_n_0 ;
  wire \cnt[3]_i_2__1_n_0 ;
  wire \cnt[3]_i_3_n_0 ;
  wire \cnt[4]_i_1__1_n_0 ;
  wire \cnt[4]_i_2__1_n_0 ;
  wire \cnt[4]_i_3_n_0 ;
  wire \cnt[4]_i_4__0_n_0 ;
  wire \cnt[5]_i_1__1_n_0 ;
  wire \cnt[6]_i_1__1_n_0 ;
  wire \cnt[6]_i_2__0_n_0 ;
  wire \cnt[6]_i_3_n_0 ;
  wire \cnt[6]_i_4_n_0 ;
  wire \cnt[6]_i_5_n_0 ;
  wire \cnt[6]_i_6_n_0 ;
  wire \cnt[7]_i_1__1_n_0 ;
  wire \cnt[7]_i_2__1_n_0 ;
  wire \cnt[7]_i_3__1_n_0 ;
  wire \cnt[7]_i_4__0_n_0 ;
  wire \cnt_reg[1]_0 ;
  wire \cnt_reg[3]_0 ;
  wire \cnt_reg[3]_1 ;
  wire \cnt_reg[3]_2 ;
  wire [0:0]\cnt_reg[3]_3 ;
  wire [0:0]\cnt_reg[3]_4 ;
  wire \cnt_reg[7]_0 ;
  wire \d_reg[0] ;
  wire \d_reg[0]_0 ;
  wire \d_reg[0]_1 ;
  wire [25:0]\d_reg[25] ;
  wire [0:0]\d_reg[6] ;
  wire io_dmy_resp;
  wire io_rx_resp;
  wire io_tx_resp;
  wire [6:0]next_state__0;
  wire [31:0]nor_d_rdata;
  wire nor_resp;
  wire nor_spi_csb;
  wire \norcmd_reg[3] ;
  wire \norcmd_reg[4] ;
  wire \norcsr_reg[4] ;
  wire \norcsr_reg[4]_0 ;
  wire \norcsr_reg[4]_1 ;
  wire \norcsr_reg[5] ;
  wire [5:0]\norcsr_reg[7] ;
  (* RTL_KEEP = "yes" *) wire [0:0]out;
  wire qspi_spi_csb;
  wire qspi_tx_req;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire [0:0]\rdata_reg[15]_0 ;
  wire \rdata_reg[31]_0 ;
  wire resp0;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire [7:0]rxq_d;
  wire [7:0]\rxq_d_reg[3] ;
  wire \rxq_d_reg[5] ;
  wire \rxq_d_reg[5]_0 ;
  wire \rxq_d_reg[7] ;
  wire rxq_full;
  wire spi_csb_i_1_n_0;
  wire spi_csb_reg_0;
  wire spi_csb_reg_1;
  wire spi_csb_reg_2;
  wire spi_csb_reg_3;
  wire \spi_dir[1]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire [6:0]state;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire tx_resp_reg;
  wire [7:0]txq_d;
  wire \txq_d[0]_i_2_n_0 ;
  wire \txq_d[1]_i_2_n_0 ;
  wire \txq_d[2]_i_2_n_0 ;
  wire \txq_d[3]_i_3_n_0 ;
  wire \txq_d[3]_i_4_n_0 ;
  wire \txq_d[4]_i_3_n_0 ;
  wire \txq_d[4]_i_4_n_0 ;
  wire \txq_d[4]_i_5_n_0 ;
  wire \txq_d[4]_i_6_n_0 ;
  wire \txq_d[5]_i_2_n_0 ;
  wire \txq_d[6]_i_2_n_0 ;
  wire \txq_d[7]_i_11_n_0 ;
  wire \txq_d[7]_i_12_n_0 ;
  wire \txq_d[7]_i_13_n_0 ;
  wire \txq_d[7]_i_3_n_0 ;
  wire \txq_d[7]_i_4_n_0 ;
  wire \txq_d[7]_i_5_n_0 ;
  wire \txq_d[7]_i_6_n_0 ;
  wire \txq_d[7]_i_7_n_0 ;
  wire \txq_d[7]_i_8_n_0 ;
  wire \txq_d[7]_i_9_n_0 ;
  wire \txq_d_reg[7]_0 ;
  wire txq_empty;

  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\d_reg[0] ),
        .I1(state[0]),
        .I2(state[6]),
        .I3(\rdata_reg[31]_0 ),
        .I4(io_rx_resp),
        .O(next_state__0[0]));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\rdata_reg[31]_0 ),
        .I1(qspi_spi_csb),
        .I2(state[1]),
        .I3(\d_reg[0] ),
        .I4(state[0]),
        .O(next_state__0[1]));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(state[1]),
        .I1(qspi_spi_csb),
        .I2(\rdata_reg[31]_0 ),
        .O(next_state__0[2]));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(state[2]),
        .I1(io_tx_resp),
        .I2(out),
        .O(next_state__0[3]));
  LUT4 #(
    .INIT(16'hBFA0)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(out),
        .I1(\rdata_reg[31]_0 ),
        .I2(io_tx_resp),
        .I3(state[4]),
        .O(next_state__0[4]));
  LUT6 #(
    .INIT(64'h44444444F4444444)) 
    \FSM_onehot_state[5]_i_1 
       (.I0(\FSM_onehot_state[6]_i_5_n_0 ),
        .I1(state[5]),
        .I2(state[4]),
        .I3(io_tx_resp),
        .I4(\rdata_reg[31]_0 ),
        .I5(\norcsr_reg[4]_0 ),
        .O(next_state__0[5]));
  LUT5 #(
    .INIT(32'hFFF2F2F2)) 
    \FSM_onehot_state[6]_i_1 
       (.I0(\norcsr_reg[4]_0 ),
        .I1(\FSM_onehot_state[6]_i_3_n_0 ),
        .I2(\FSM_onehot_state[6]_i_4_n_0 ),
        .I3(state[5]),
        .I4(\FSM_onehot_state[6]_i_5_n_0 ),
        .O(next_state__0[6]));
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_onehot_state[6]_i_3 
       (.I0(state[4]),
        .I1(io_tx_resp),
        .I2(\rdata_reg[31]_0 ),
        .O(\FSM_onehot_state[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_onehot_state[6]_i_4 
       (.I0(state[6]),
        .I1(io_rx_resp),
        .I2(\rdata_reg[31]_0 ),
        .O(\FSM_onehot_state[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \FSM_onehot_state[6]_i_5 
       (.I0(cnt[3]),
        .I1(cnt[2]),
        .I2(\cnt[4]_i_4__0_n_0 ),
        .I3(\rdata_reg[15]_0 ),
        .I4(cnt[1]),
        .I5(io_dmy_resp),
        .O(\FSM_onehot_state[6]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state__0[0]),
        .Q(state[0]),
        .S(\rst_r_reg[9] ));
  (* FSM_ENCODED_STATES = "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state__0[1]),
        .Q(state[1]),
        .R(\rst_r_reg[9] ));
  (* FSM_ENCODED_STATES = "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state__0[2]),
        .Q(state[2]),
        .R(\rst_r_reg[9] ));
  (* FSM_ENCODED_STATES = "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state__0[3]),
        .Q(out),
        .R(\rst_r_reg[9] ));
  (* FSM_ENCODED_STATES = "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state__0[4]),
        .Q(state[4]),
        .R(\rst_r_reg[9] ));
  (* FSM_ENCODED_STATES = "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state__0[5]),
        .Q(state[5]),
        .R(\rst_r_reg[9] ));
  (* FSM_ENCODED_STATES = "WAIT:0000010,PREP:0000100,CMD:0001000,ADDR:0010000,DMY:0100000,DATA:1000000,IDLE:0000001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state__0[6]),
        .Q(state[6]),
        .R(\rst_r_reg[9] ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \cnt[0]_i_1 
       (.I0(\d_reg[0] ),
        .I1(state[0]),
        .I2(\cnt[0]_i_2__0_n_0 ),
        .I3(\cnt[0]_i_3_n_0 ),
        .I4(state[4]),
        .I5(\norcsr_reg[4] ),
        .O(\cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F2200002F22F888)) 
    \cnt[0]_i_2__0 
       (.I0(state[1]),
        .I1(qspi_spi_csb),
        .I2(io_rx_resp),
        .I3(state[6]),
        .I4(\rdata_reg[15]_0 ),
        .I5(\rdata_reg[31]_0 ),
        .O(\cnt[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0880AAAAAAAA0880)) 
    \cnt[0]_i_3 
       (.I0(state[5]),
        .I1(\FSM_onehot_state[6]_i_5_n_0 ),
        .I2(D[1]),
        .I3(D[0]),
        .I4(io_dmy_resp),
        .I5(\rdata_reg[15]_0 ),
        .O(\cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5400)) 
    \cnt[1]_i_1__1 
       (.I0(\norcsr_reg[5] ),
        .I1(cnt[1]),
        .I2(io_tx_resp),
        .I3(state[4]),
        .I4(\cnt[1]_i_3_n_0 ),
        .I5(\cnt[1]_i_4_n_0 ),
        .O(\cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1001FF01)) 
    \cnt[1]_i_3 
       (.I0(\cnt[6]_i_5_n_0 ),
        .I1(\rdata_reg[31]_0 ),
        .I2(\rdata_reg[15]_0 ),
        .I3(cnt[1]),
        .I4(\cnt[6]_i_6_n_0 ),
        .I5(tx_resp_reg),
        .O(\cnt[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAE666E00000000)) 
    \cnt[1]_i_4 
       (.I0(cnt[1]),
        .I1(io_dmy_resp),
        .I2(\cnt[1]_i_7_n_0 ),
        .I3(\d_reg[0]_1 ),
        .I4(\rdata_reg[15]_0 ),
        .I5(state[5]),
        .O(\cnt[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt[1]_i_5 
       (.I0(\rdata_reg[15]_0 ),
        .I1(cnt[1]),
        .O(\cnt_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \cnt[1]_i_7 
       (.I0(\cnt[4]_i_4__0_n_0 ),
        .I1(cnt[2]),
        .I2(cnt[3]),
        .I3(\rdata_reg[15]_0 ),
        .I4(cnt[1]),
        .O(\cnt[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h11F144F4FFFF44F4)) 
    \cnt[2]_i_1__0 
       (.I0(\cnt[6]_i_2__0_n_0 ),
        .I1(\cnt[3]_i_2__1_n_0 ),
        .I2(\norcsr_reg[7] [4]),
        .I3(\FSM_onehot_state[6]_i_3_n_0 ),
        .I4(cnt[2]),
        .I5(\cnt[6]_i_4_n_0 ),
        .O(\cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5050D3F0)) 
    \cnt[3]_i_1__0 
       (.I0(\cnt[6]_i_4_n_0 ),
        .I1(cnt[2]),
        .I2(cnt[3]),
        .I3(\cnt[3]_i_2__1_n_0 ),
        .I4(\cnt[6]_i_2__0_n_0 ),
        .I5(\cnt[3]_i_3_n_0 ),
        .O(\cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0A1B0A1BFFFF0000)) 
    \cnt[3]_i_1__1 
       (.I0(\cnt_reg[3]_0 ),
        .I1(\state_reg[1]_0 ),
        .I2(\cnt_reg[3]_1 ),
        .I3(\cnt_reg[3]_2 ),
        .I4(\state_reg[0]_1 ),
        .I5(\cnt_reg[7]_0 ),
        .O(\cnt_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cnt[3]_i_2__1 
       (.I0(\rdata_reg[15]_0 ),
        .I1(cnt[1]),
        .O(\cnt[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt[3]_i_3 
       (.I0(\norcsr_reg[7] [5]),
        .I1(\rdata_reg[31]_0 ),
        .I2(io_tx_resp),
        .I3(state[4]),
        .O(\cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \cnt[3]_i_3__1 
       (.I0(nor_spi_csb),
        .I1(txq_empty),
        .I2(\rxq_d_reg[5]_0 ),
        .I3(spi_csb_reg_3),
        .O(\cnt_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \cnt[3]_i_4__0 
       (.I0(nor_spi_csb),
        .I1(rxq_full),
        .I2(\rxq_d_reg[5]_0 ),
        .I3(spi_csb_reg_3),
        .O(\cnt_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h5555333F777F0000)) 
    \cnt[4]_i_1__1 
       (.I0(\cnt[6]_i_4_n_0 ),
        .I1(\cnt[4]_i_2__1_n_0 ),
        .I2(\cnt[4]_i_3_n_0 ),
        .I3(\cnt[4]_i_4__0_n_0 ),
        .I4(cnt[4]),
        .I5(\cnt[6]_i_3_n_0 ),
        .O(\cnt[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFFFFFFFFFF)) 
    \cnt[4]_i_2__1 
       (.I0(\rdata[7]_i_3_n_0 ),
        .I1(\cnt[4]_i_4__0_n_0 ),
        .I2(\rdata_reg[15]_0 ),
        .I3(cnt[1]),
        .I4(state[5]),
        .I5(io_dmy_resp),
        .O(\cnt[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \cnt[4]_i_3 
       (.I0(state[6]),
        .I1(io_rx_resp),
        .I2(qspi_spi_csb),
        .I3(state[1]),
        .I4(state[4]),
        .I5(io_tx_resp),
        .O(\cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cnt[4]_i_4__0 
       (.I0(cnt[5]),
        .I1(cnt[4]),
        .I2(cnt[6]),
        .I3(cnt[7]),
        .O(\cnt[4]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h70537070)) 
    \cnt[5]_i_1__1 
       (.I0(\cnt[6]_i_4_n_0 ),
        .I1(\cnt[6]_i_2__0_n_0 ),
        .I2(cnt[5]),
        .I3(cnt[4]),
        .I4(\cnt[6]_i_3_n_0 ),
        .O(\cnt[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5551FFFF00040004)) 
    \cnt[6]_i_1__1 
       (.I0(\cnt[6]_i_2__0_n_0 ),
        .I1(\cnt[6]_i_3_n_0 ),
        .I2(cnt[4]),
        .I3(cnt[5]),
        .I4(\cnt[6]_i_4_n_0 ),
        .I5(cnt[6]),
        .O(\cnt[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    \cnt[6]_i_2__0 
       (.I0(\cnt[4]_i_2__1_n_0 ),
        .I1(\cnt[6]_i_5_n_0 ),
        .I2(state[4]),
        .I3(io_tx_resp),
        .I4(\rdata_reg[31]_0 ),
        .O(\cnt[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cnt[6]_i_3 
       (.I0(cnt[1]),
        .I1(\rdata_reg[15]_0 ),
        .I2(cnt[3]),
        .I3(cnt[2]),
        .O(\cnt[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hD000D0D0)) 
    \cnt[6]_i_4 
       (.I0(state[4]),
        .I1(io_tx_resp),
        .I2(\cnt[6]_i_6_n_0 ),
        .I3(io_dmy_resp),
        .I4(state[5]),
        .O(\cnt[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \cnt[6]_i_5 
       (.I0(state[1]),
        .I1(qspi_spi_csb),
        .I2(io_rx_resp),
        .I3(state[6]),
        .O(\cnt[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \cnt[6]_i_6 
       (.I0(state[6]),
        .I1(io_rx_resp),
        .I2(qspi_spi_csb),
        .I3(state[1]),
        .O(\cnt[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA0FF6060A0FF60FF)) 
    \cnt[7]_i_1__1 
       (.I0(cnt[7]),
        .I1(io_dmy_resp),
        .I2(state[5]),
        .I3(\cnt[7]_i_2__1_n_0 ),
        .I4(\cnt[7]_i_3__1_n_0 ),
        .I5(\cnt[7]_i_4__0_n_0 ),
        .O(\cnt[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \cnt[7]_i_2__1 
       (.I0(state[4]),
        .I1(state[1]),
        .I2(state[6]),
        .I3(cnt[7]),
        .O(\cnt[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFAAAAEAAAAA)) 
    \cnt[7]_i_3 
       (.I0(qspi_tx_req),
        .I1(spi_csb_reg_0),
        .I2(io_tx_resp),
        .I3(spi_csb_reg_1),
        .I4(spi_csb_reg_2),
        .I5(state[2]),
        .O(\cnt_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \cnt[7]_i_3__1 
       (.I0(cnt[6]),
        .I1(\cnt[6]_i_3_n_0 ),
        .I2(cnt[4]),
        .I3(cnt[5]),
        .O(\cnt[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \cnt[7]_i_4__0 
       (.I0(state[1]),
        .I1(qspi_spi_csb),
        .I2(io_rx_resp),
        .I3(state[6]),
        .I4(io_tx_resp),
        .I5(state[4]),
        .O(\cnt[7]_i_4__0_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(\rdata_reg[15]_0 ),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[1]_i_1__1_n_0 ),
        .Q(cnt[1]),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[2]_i_1__0_n_0 ),
        .Q(cnt[2]),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[3]_i_1__0_n_0 ),
        .Q(cnt[3]),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[4]_i_1__1_n_0 ),
        .Q(cnt[4]),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[5]_i_1__1_n_0 ),
        .Q(cnt[5]),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[6]_i_1__1_n_0 ),
        .Q(cnt[6]),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt[7]_i_1__1_n_0 ),
        .Q(cnt[7]),
        .R(\rst_r_reg[9] ));
  LUT6 #(
    .INIT(64'h4040404040FF4040)) 
    \rdata[15]_i_1 
       (.I0(D[1]),
        .I1(D[0]),
        .I2(\rdata[15]_i_2_n_0 ),
        .I3(\rdata[23]_i_2_n_0 ),
        .I4(cnt[1]),
        .I5(\rdata_reg[15]_0 ),
        .O(\rdata[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[15]_i_2 
       (.I0(io_rx_resp),
        .I1(\rdata_reg[31]_0 ),
        .I2(state[6]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[23]_i_1 
       (.I0(cnt[1]),
        .I1(\rdata_reg[15]_0 ),
        .I2(\rdata[23]_i_2_n_0 ),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \rdata[23]_i_2 
       (.I0(\d_reg[0]_1 ),
        .I1(state[6]),
        .I2(io_rx_resp),
        .I3(cnt[3]),
        .I4(cnt[2]),
        .I5(\cnt[4]_i_4__0_n_0 ),
        .O(\rdata[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \rdata[31]_i_1 
       (.I0(state[6]),
        .I1(\rdata_reg[31]_0 ),
        .I2(io_rx_resp),
        .I3(\d_reg[0]_1 ),
        .O(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[31]_i_2 
       (.I0(cnt[7]),
        .I1(cnt[6]),
        .I2(cnt[4]),
        .I3(cnt[5]),
        .I4(\cnt[6]_i_3_n_0 ),
        .O(\rdata_reg[31]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rdata[7]_i_1 
       (.I0(io_rx_resp),
        .I1(state[6]),
        .I2(\rdata[7]_i_2_n_0 ),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBDF6FFFFFFFF)) 
    \rdata[7]_i_2 
       (.I0(D[0]),
        .I1(D[1]),
        .I2(cnt[1]),
        .I3(\rdata_reg[15]_0 ),
        .I4(\rdata[7]_i_3_n_0 ),
        .I5(\cnt[4]_i_4__0_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[7]_i_3 
       (.I0(cnt[2]),
        .I1(cnt[3]),
        .O(\rdata[7]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rxq_d[0]),
        .Q(nor_d_rdata[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(clk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(rxq_d[2]),
        .Q(nor_d_rdata[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(clk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(rxq_d[3]),
        .Q(nor_d_rdata[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(clk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(rxq_d[4]),
        .Q(nor_d_rdata[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(clk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(rxq_d[5]),
        .Q(nor_d_rdata[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(clk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(rxq_d[6]),
        .Q(nor_d_rdata[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(clk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(rxq_d[7]),
        .Q(nor_d_rdata[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(clk),
        .CE(\rdata[23]_i_1_n_0 ),
        .D(rxq_d[0]),
        .Q(nor_d_rdata[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(clk),
        .CE(\rdata[23]_i_1_n_0 ),
        .D(rxq_d[1]),
        .Q(nor_d_rdata[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(clk),
        .CE(\rdata[23]_i_1_n_0 ),
        .D(rxq_d[2]),
        .Q(nor_d_rdata[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(clk),
        .CE(\rdata[23]_i_1_n_0 ),
        .D(rxq_d[3]),
        .Q(nor_d_rdata[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rxq_d[1]),
        .Q(nor_d_rdata[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(clk),
        .CE(\rdata[23]_i_1_n_0 ),
        .D(rxq_d[4]),
        .Q(nor_d_rdata[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(clk),
        .CE(\rdata[23]_i_1_n_0 ),
        .D(rxq_d[5]),
        .Q(nor_d_rdata[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(clk),
        .CE(\rdata[23]_i_1_n_0 ),
        .D(rxq_d[6]),
        .Q(nor_d_rdata[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(clk),
        .CE(\rdata[23]_i_1_n_0 ),
        .D(rxq_d[7]),
        .Q(nor_d_rdata[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rxq_d[0]),
        .Q(nor_d_rdata[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rxq_d[1]),
        .Q(nor_d_rdata[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rxq_d[2]),
        .Q(nor_d_rdata[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rxq_d[3]),
        .Q(nor_d_rdata[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rxq_d[4]),
        .Q(nor_d_rdata[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rxq_d[5]),
        .Q(nor_d_rdata[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rxq_d[2]),
        .Q(nor_d_rdata[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rxq_d[6]),
        .Q(nor_d_rdata[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rxq_d[7]),
        .Q(nor_d_rdata[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rxq_d[3]),
        .Q(nor_d_rdata[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rxq_d[4]),
        .Q(nor_d_rdata[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rxq_d[5]),
        .Q(nor_d_rdata[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rxq_d[6]),
        .Q(nor_d_rdata[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rxq_d[7]),
        .Q(nor_d_rdata[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(clk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(rxq_d[0]),
        .Q(nor_d_rdata[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(clk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(rxq_d[1]),
        .Q(nor_d_rdata[9]),
        .R(1'b0));
  femto_bd_dff__parameterized12 req_acc_dff
       (.D(D),
        .clk(clk),
        .\d_reg[25]_0 (\d_reg[25] ));
  LUT4 #(
    .INIT(16'h0080)) 
    resp_i_1__0
       (.I0(spi_csb_reg_0),
        .I1(spi_csb_reg_1),
        .I2(spi_csb_reg_2),
        .I3(state[0]),
        .O(resp0));
  LUT5 #(
    .INIT(32'h01000101)) 
    resp_i_2
       (.I0(next_state__0[1]),
        .I1(next_state__0[5]),
        .I2(state[2]),
        .I3(io_tx_resp),
        .I4(out),
        .O(spi_csb_reg_0));
  LUT6 #(
    .INIT(64'h000000000000008F)) 
    resp_i_3__0
       (.I0(\rdata_reg[31]_0 ),
        .I1(io_rx_resp),
        .I2(state[6]),
        .I3(state[4]),
        .I4(state[5]),
        .I5(tx_resp_reg),
        .O(spi_csb_reg_1));
  LUT5 #(
    .INIT(32'h00001555)) 
    resp_i_4__0
       (.I0(next_state__0[6]),
        .I1(state[1]),
        .I2(qspi_spi_csb),
        .I3(\rdata_reg[31]_0 ),
        .I4(next_state__0[3]),
        .O(spi_csb_reg_2));
  FDRE resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(resp0),
        .Q(nor_resp),
        .R(\rst_r_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rxq_d[5]_i_2 
       (.I0(\rxq_d_reg[5]_0 ),
        .I1(spi_csb_reg_3),
        .O(\rxq_d_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxq_d[7]_i_4 
       (.I0(\rxq_d_reg[5]_0 ),
        .I1(\cnt_reg[3]_4 ),
        .O(\rxq_d_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hF5DDDDDD)) 
    spi_csb_i_1
       (.I0(rstn),
        .I1(nor_spi_csb),
        .I2(spi_csb_reg_2),
        .I3(spi_csb_reg_1),
        .I4(spi_csb_reg_0),
        .O(spi_csb_i_1_n_0));
  FDRE spi_csb_reg
       (.C(clk),
        .CE(1'b1),
        .D(spi_csb_i_1_n_0),
        .Q(nor_spi_csb),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \spi_dir[1]_INST_0_i_1 
       (.I0(nor_spi_csb),
        .I1(\d_reg[6] ),
        .I2(\spi_dir[1]_INST_0_i_2_n_0 ),
        .O(\rxq_d_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000330D0000)) 
    \spi_dir[1]_INST_0_i_2 
       (.I0(spi_csb_reg_2),
        .I1(\norcsr_reg[7] [1]),
        .I2(spi_csb_reg_1),
        .I3(\norcsr_reg[7] [2]),
        .I4(\norcsr_reg[7] [0]),
        .I5(nor_spi_csb),
        .O(\spi_dir[1]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \state[0]_i_2__0 
       (.I0(\cnt_reg[3]_0 ),
        .I1(\cnt_reg[7]_0 ),
        .O(\state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \state[1]_i_5 
       (.I0(\cnt_reg[3]_0 ),
        .I1(nor_spi_csb),
        .I2(txq_empty),
        .O(\state_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \state[2]_i_9 
       (.I0(spi_csb_reg_1),
        .I1(spi_csb_reg_2),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB888B888B)) 
    \txq_d[0]_i_1 
       (.I0(Q[0]),
        .I1(\txq_d_reg[7]_0 ),
        .I2(\txq_d[0]_i_2_n_0 ),
        .I3(\txq_d[7]_i_5_n_0 ),
        .I4(\txq_d[7]_i_3_n_0 ),
        .I5(D[2]),
        .O(txq_d[0]));
  LUT6 #(
    .INIT(64'hF70CF7F7F7FFF7F7)) 
    \txq_d[0]_i_2 
       (.I0(D[18]),
        .I1(\txq_d[7]_i_6_n_0 ),
        .I2(\txq_d[7]_i_7_n_0 ),
        .I3(\txq_d[7]_i_9_n_0 ),
        .I4(\txq_d[7]_i_8_n_0 ),
        .I5(D[10]),
        .O(\txq_d[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB888B888B)) 
    \txq_d[1]_i_1 
       (.I0(Q[1]),
        .I1(\txq_d_reg[7]_0 ),
        .I2(\txq_d[1]_i_2_n_0 ),
        .I3(\txq_d[7]_i_5_n_0 ),
        .I4(\txq_d[7]_i_3_n_0 ),
        .I5(D[3]),
        .O(txq_d[1]));
  LUT6 #(
    .INIT(64'hF70CF7F7F7FFF7F7)) 
    \txq_d[1]_i_2 
       (.I0(D[19]),
        .I1(\txq_d[7]_i_6_n_0 ),
        .I2(\txq_d[7]_i_7_n_0 ),
        .I3(\txq_d[7]_i_9_n_0 ),
        .I4(\txq_d[7]_i_8_n_0 ),
        .I5(D[11]),
        .O(\txq_d[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB888B888B)) 
    \txq_d[2]_i_1 
       (.I0(Q[2]),
        .I1(\txq_d_reg[7]_0 ),
        .I2(\txq_d[2]_i_2_n_0 ),
        .I3(\txq_d[7]_i_5_n_0 ),
        .I4(\txq_d[7]_i_3_n_0 ),
        .I5(D[4]),
        .O(txq_d[2]));
  LUT6 #(
    .INIT(64'hF70CF7F7F7FFF7F7)) 
    \txq_d[2]_i_2 
       (.I0(D[20]),
        .I1(\txq_d[7]_i_6_n_0 ),
        .I2(\txq_d[7]_i_7_n_0 ),
        .I3(\txq_d[7]_i_9_n_0 ),
        .I4(\txq_d[7]_i_8_n_0 ),
        .I5(D[12]),
        .O(\txq_d[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \txq_d[3]_i_1 
       (.I0(\norcmd_reg[3] ),
        .I1(\txq_d[3]_i_3_n_0 ),
        .I2(\txq_d[3]_i_4_n_0 ),
        .I3(D[21]),
        .I4(\txq_d[4]_i_5_n_0 ),
        .I5(\txq_d[7]_i_5_n_0 ),
        .O(txq_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \txq_d[3]_i_3 
       (.I0(\txq_d_reg[7]_0 ),
        .I1(D[5]),
        .I2(\txq_d[7]_i_5_n_0 ),
        .O(\txq_d[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB0CFBFB08000808)) 
    \txq_d[3]_i_4 
       (.I0(D[13]),
        .I1(\txq_d[7]_i_8_n_0 ),
        .I2(\txq_d[7]_i_9_n_0 ),
        .I3(\txq_d[7]_i_7_n_0 ),
        .I4(\txq_d[7]_i_6_n_0 ),
        .I5(D[5]),
        .O(\txq_d[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \txq_d[4]_i_1 
       (.I0(\norcmd_reg[4] ),
        .I1(\txq_d[4]_i_3_n_0 ),
        .I2(\txq_d[4]_i_4_n_0 ),
        .I3(D[22]),
        .I4(\txq_d[4]_i_5_n_0 ),
        .I5(\txq_d[7]_i_5_n_0 ),
        .O(txq_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \txq_d[4]_i_3 
       (.I0(\txq_d_reg[7]_0 ),
        .I1(D[6]),
        .I2(\txq_d[7]_i_5_n_0 ),
        .O(\txq_d[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB0CFBFB08000808)) 
    \txq_d[4]_i_4 
       (.I0(D[14]),
        .I1(\txq_d[7]_i_8_n_0 ),
        .I2(\txq_d[7]_i_9_n_0 ),
        .I3(\txq_d[7]_i_7_n_0 ),
        .I4(\txq_d[7]_i_6_n_0 ),
        .I5(D[6]),
        .O(\txq_d[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2220222022202222)) 
    \txq_d[4]_i_5 
       (.I0(\txq_d[7]_i_6_n_0 ),
        .I1(\txq_d[7]_i_7_n_0 ),
        .I2(\cnt[1]_i_4_n_0 ),
        .I3(\cnt[1]_i_3_n_0 ),
        .I4(\txq_d[4]_i_6_n_0 ),
        .I5(\norcsr_reg[5] ),
        .O(\txq_d[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \txq_d[4]_i_6 
       (.I0(cnt[1]),
        .I1(io_tx_resp),
        .I2(state[4]),
        .O(\txq_d[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB888B888B)) 
    \txq_d[5]_i_1 
       (.I0(Q[3]),
        .I1(\txq_d_reg[7]_0 ),
        .I2(\txq_d[5]_i_2_n_0 ),
        .I3(\txq_d[7]_i_5_n_0 ),
        .I4(\txq_d[7]_i_3_n_0 ),
        .I5(D[7]),
        .O(txq_d[5]));
  LUT6 #(
    .INIT(64'hF70CF7F7F7FFF7F7)) 
    \txq_d[5]_i_2 
       (.I0(D[23]),
        .I1(\txq_d[7]_i_6_n_0 ),
        .I2(\txq_d[7]_i_7_n_0 ),
        .I3(\txq_d[7]_i_9_n_0 ),
        .I4(\txq_d[7]_i_8_n_0 ),
        .I5(D[15]),
        .O(\txq_d[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB888B888B)) 
    \txq_d[6]_i_1 
       (.I0(Q[4]),
        .I1(\txq_d_reg[7]_0 ),
        .I2(\txq_d[6]_i_2_n_0 ),
        .I3(\txq_d[7]_i_5_n_0 ),
        .I4(\txq_d[7]_i_3_n_0 ),
        .I5(D[8]),
        .O(txq_d[6]));
  LUT6 #(
    .INIT(64'hF70CF7F7F7FFF7F7)) 
    \txq_d[6]_i_2 
       (.I0(D[24]),
        .I1(\txq_d[7]_i_6_n_0 ),
        .I2(\txq_d[7]_i_7_n_0 ),
        .I3(\txq_d[7]_i_9_n_0 ),
        .I4(\txq_d[7]_i_8_n_0 ),
        .I5(D[16]),
        .O(\txq_d[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B888B888B88BBBB)) 
    \txq_d[7]_i_1 
       (.I0(Q[5]),
        .I1(\txq_d_reg[7]_0 ),
        .I2(\txq_d[7]_i_3_n_0 ),
        .I3(D[9]),
        .I4(\txq_d[7]_i_4_n_0 ),
        .I5(\txq_d[7]_i_5_n_0 ),
        .O(txq_d[7]));
  LUT6 #(
    .INIT(64'h4444444FFF44FF4F)) 
    \txq_d[7]_i_11 
       (.I0(\d_reg[0] ),
        .I1(state[0]),
        .I2(\rdata_reg[31]_0 ),
        .I3(\rdata_reg[15]_0 ),
        .I4(\cnt[6]_i_5_n_0 ),
        .I5(\cnt[6]_i_6_n_0 ),
        .O(\txq_d[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h09FF)) 
    \txq_d[7]_i_12 
       (.I0(\rdata_reg[15]_0 ),
        .I1(cnt[1]),
        .I2(\rdata_reg[31]_0 ),
        .I3(io_tx_resp),
        .O(\txq_d[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \txq_d[7]_i_13 
       (.I0(cnt[1]),
        .I1(\rdata_reg[15]_0 ),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(\cnt[4]_i_4__0_n_0 ),
        .I4(D[1]),
        .I5(D[0]),
        .O(\txq_d[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \txq_d[7]_i_2 
       (.I0(spi_csb_reg_0),
        .I1(spi_csb_reg_1),
        .I2(spi_csb_reg_2),
        .O(\txq_d_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00000000222D2222)) 
    \txq_d[7]_i_3 
       (.I0(\txq_d[7]_i_6_n_0 ),
        .I1(\txq_d[7]_i_7_n_0 ),
        .I2(\cnt[1]_i_4_n_0 ),
        .I3(\cnt[1]_i_3_n_0 ),
        .I4(\txq_d[7]_i_8_n_0 ),
        .I5(\txq_d[7]_i_5_n_0 ),
        .O(\txq_d[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF70CF7F7F7FFF7F7)) 
    \txq_d[7]_i_4 
       (.I0(D[25]),
        .I1(\txq_d[7]_i_6_n_0 ),
        .I2(\txq_d[7]_i_7_n_0 ),
        .I3(\txq_d[7]_i_9_n_0 ),
        .I4(\txq_d[7]_i_8_n_0 ),
        .I5(D[17]),
        .O(\txq_d[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \txq_d[7]_i_5 
       (.I0(\cnt[3]_i_1__0_n_0 ),
        .I1(\cnt[2]_i_1__0_n_0 ),
        .I2(\cnt[4]_i_1__1_n_0 ),
        .I3(\cnt[5]_i_1__1_n_0 ),
        .I4(\cnt[6]_i_1__1_n_0 ),
        .I5(\cnt[7]_i_1__1_n_0 ),
        .O(\txq_d[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h43CBFFFF)) 
    \txq_d[7]_i_6 
       (.I0(\rdata_reg[31]_0 ),
        .I1(io_tx_resp),
        .I2(\rdata_reg[15]_0 ),
        .I3(\norcsr_reg[4]_1 ),
        .I4(state[4]),
        .O(\txq_d[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF6660000)) 
    \txq_d[7]_i_7 
       (.I0(\rdata_reg[15]_0 ),
        .I1(io_dmy_resp),
        .I2(\d_reg[0]_0 ),
        .I3(\FSM_onehot_state[6]_i_5_n_0 ),
        .I4(state[5]),
        .I5(\txq_d[7]_i_11_n_0 ),
        .O(\txq_d[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABBBBBBBBB)) 
    \txq_d[7]_i_8 
       (.I0(\txq_d[4]_i_6_n_0 ),
        .I1(\txq_d[7]_i_12_n_0 ),
        .I2(\norcsr_reg[7] [3]),
        .I3(\d_reg[0]_1 ),
        .I4(\norcsr_reg[4]_0 ),
        .I5(\rdata_reg[31]_0 ),
        .O(\txq_d[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AAA2A00)) 
    \txq_d[7]_i_9 
       (.I0(state[5]),
        .I1(\rdata_reg[15]_0 ),
        .I2(\txq_d[7]_i_13_n_0 ),
        .I3(io_dmy_resp),
        .I4(cnt[1]),
        .I5(\cnt[1]_i_3_n_0 ),
        .O(\txq_d[7]_i_9_n_0 ));
  FDRE \txq_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(txq_d[0]),
        .Q(\rxq_d_reg[3] [0]),
        .R(1'b0));
  FDRE \txq_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(txq_d[1]),
        .Q(\rxq_d_reg[3] [1]),
        .R(1'b0));
  FDRE \txq_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(txq_d[2]),
        .Q(\rxq_d_reg[3] [2]),
        .R(1'b0));
  FDRE \txq_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(txq_d[3]),
        .Q(\rxq_d_reg[3] [3]),
        .R(1'b0));
  FDRE \txq_d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(txq_d[4]),
        .Q(\rxq_d_reg[3] [4]),
        .R(1'b0));
  FDRE \txq_d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(txq_d[5]),
        .Q(\rxq_d_reg[3] [5]),
        .R(1'b0));
  FDRE \txq_d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(txq_d[6]),
        .Q(\rxq_d_reg[3] [6]),
        .R(1'b0));
  FDRE \txq_d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(txq_d[7]),
        .Q(\rxq_d_reg[3] [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "qspi_controller" *) 
module femto_bd_qspi_controller
   (nor_resp,
    SR,
    qspi_d_resp,
    spi_mosi,
    spi_dir,
    spi_csb,
    spi_sclk,
    Q,
    nor_d_rdata,
    qspi_d_rdata,
    clk,
    D,
    \d_reg[0] ,
    \d_reg[0]_0 ,
    \d_reg[0]_1 ,
    rstn,
    qspi_d_addr,
    qspi_d_w_rb,
    spi_miso,
    qspi_d_wdata,
    qspi_d_req,
    qspi_d_acc);
  output nor_resp;
  output [0:0]SR;
  output qspi_d_resp;
  output [3:0]spi_mosi;
  output [2:0]spi_dir;
  output spi_csb;
  output spi_sclk;
  output [25:0]Q;
  output [31:0]nor_d_rdata;
  output [11:0]qspi_d_rdata;
  input clk;
  input [25:0]D;
  input \d_reg[0] ;
  input \d_reg[0]_0 ;
  input \d_reg[0]_1 ;
  input rstn;
  input [2:0]qspi_d_addr;
  input qspi_d_w_rb;
  input [3:0]spi_miso;
  input [15:0]qspi_d_wdata;
  input qspi_d_req;
  input [1:0]qspi_d_acc;

  wire [25:0]D;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [3:1]cfg_dmy_cnt;
  wire clk;
  wire [0:0]cnt;
  wire [3:1]cnt_0;
  wire \d_reg[0] ;
  wire \d_reg[0]_0 ;
  wire \d_reg[0]_1 ;
  wire io_dmy_resp;
  wire io_rx_resp;
  wire io_tx_resp;
  wire [6:2]next_cnt;
  wire [31:0]nor_d_rdata;
  wire nor_resp;
  wire nor_spi_csb;
  wire [7:0]norcmd;
  wire [2:0]norcsr;
  wire qspi_bus_read_controller_n_0;
  wire qspi_bus_read_controller_n_10;
  wire qspi_bus_read_controller_n_11;
  wire qspi_bus_read_controller_n_12;
  wire qspi_bus_read_controller_n_13;
  wire qspi_bus_read_controller_n_14;
  wire qspi_bus_read_controller_n_15;
  wire qspi_bus_read_controller_n_16;
  wire qspi_bus_read_controller_n_17;
  wire qspi_bus_read_controller_n_18;
  wire qspi_bus_read_controller_n_3;
  wire qspi_bus_read_controller_n_5;
  wire qspi_bus_read_controller_n_6;
  wire qspi_bus_read_controller_n_7;
  wire qspi_bus_read_controller_n_8;
  wire qspi_bus_read_controller_n_9;
  wire [1:0]qspi_d_acc;
  wire [2:0]qspi_d_addr;
  wire [11:0]qspi_d_rdata;
  wire qspi_d_req;
  wire qspi_d_resp;
  wire qspi_d_w_rb;
  wire [15:0]qspi_d_wdata;
  wire qspi_io_n_15;
  wire qspi_io_n_16;
  wire qspi_io_n_17;
  wire qspi_io_n_18;
  wire qspi_io_n_19;
  wire qspi_io_n_20;
  wire qspi_io_n_21;
  wire qspi_io_n_22;
  wire qspi_io_n_23;
  wire qspi_io_n_6;
  wire qspi_io_n_7;
  wire qspi_io_n_9;
  wire qspi_ip_access_controller_n_11;
  wire qspi_ip_access_controller_n_18;
  wire qspi_ip_access_controller_n_19;
  wire qspi_ip_access_controller_n_20;
  wire qspi_ip_access_controller_n_21;
  wire qspi_ip_access_controller_n_28;
  wire qspi_ip_access_controller_n_29;
  wire qspi_ip_access_controller_n_30;
  wire qspi_ip_access_controller_n_35;
  wire qspi_ip_access_controller_n_36;
  wire qspi_ip_access_controller_n_37;
  wire qspi_ip_access_controller_n_48;
  wire qspi_ip_access_controller_n_51;
  wire qspi_ip_access_controller_n_52;
  wire qspi_ip_access_controller_n_53;
  wire qspi_ip_access_controller_n_54;
  wire qspi_ip_access_controller_n_55;
  wire qspi_ip_access_controller_n_56;
  wire qspi_ip_access_controller_n_57;
  wire qspi_ip_access_controller_n_58;
  wire qspi_ip_access_controller_n_59;
  wire qspi_ip_access_controller_n_60;
  wire qspi_ip_access_controller_n_61;
  wire qspi_ip_access_controller_n_62;
  wire qspi_ip_access_controller_n_63;
  wire qspi_ip_access_controller_n_64;
  wire qspi_ip_access_controller_n_65;
  wire qspi_ip_access_controller_n_66;
  wire qspi_ip_access_controller_n_67;
  wire qspi_ip_access_controller_n_68;
  wire qspi_ip_access_controller_n_69;
  wire qspi_ip_access_controller_n_9;
  wire qspi_spi_csb;
  wire qspi_tx_req;
  wire [0:0]qspi_width;
  wire [6:1]rscnt;
  wire rscnt0_carry__0_n_3;
  wire rscnt0_carry_n_0;
  wire rscnt0_carry_n_1;
  wire rscnt0_carry_n_2;
  wire rscnt0_carry_n_3;
  wire rscnt12_out;
  wire [4:0]rscnt_reg;
  wire rstn;
  wire [7:0]rxq_d;
  wire rxq_full;
  wire spi_csb;
  wire [2:0]spi_dir;
  wire [3:0]spi_miso;
  wire [3:0]spi_mosi;
  wire spi_sclk;
  wire [2:2]state;
  wire [7:0]txq_d;
  wire txq_empty;
  wire [6:1]wscnt;
  wire wscnt0_carry__0_n_3;
  wire wscnt0_carry_n_0;
  wire wscnt0_carry_n_1;
  wire wscnt0_carry_n_2;
  wire wscnt0_carry_n_3;
  wire [4:0]wscnt_reg;
  wire [3:1]NLW_rscnt0_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_rscnt0_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_wscnt0_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_wscnt0_carry__0_O_UNCONNECTED;

  femto_bd_qspi_bus_read_controller qspi_bus_read_controller
       (.D(D),
        .Q({norcmd[7:5],norcmd[2:0]}),
        .clk(clk),
        .\cnt_reg[1]_0 (qspi_bus_read_controller_n_13),
        .\cnt_reg[3]_0 (qspi_bus_read_controller_n_9),
        .\cnt_reg[3]_1 (qspi_bus_read_controller_n_16),
        .\cnt_reg[3]_2 (qspi_bus_read_controller_n_17),
        .\cnt_reg[3]_3 (next_cnt[3]),
        .\cnt_reg[3]_4 (cnt_0[3]),
        .\cnt_reg[7]_0 (qspi_io_n_6),
        .\d_reg[0] (\d_reg[0] ),
        .\d_reg[0]_0 (\d_reg[0]_0 ),
        .\d_reg[0]_1 (\d_reg[0]_1 ),
        .\d_reg[25] (Q),
        .\d_reg[6] (qspi_width),
        .io_dmy_resp(io_dmy_resp),
        .io_rx_resp(io_rx_resp),
        .io_tx_resp(io_tx_resp),
        .nor_d_rdata(nor_d_rdata),
        .nor_resp(nor_resp),
        .nor_spi_csb(nor_spi_csb),
        .\norcmd_reg[3] (qspi_ip_access_controller_n_21),
        .\norcmd_reg[4] (qspi_ip_access_controller_n_28),
        .\norcsr_reg[4] (qspi_ip_access_controller_n_11),
        .\norcsr_reg[4]_0 (qspi_ip_access_controller_n_18),
        .\norcsr_reg[4]_1 (qspi_ip_access_controller_n_19),
        .\norcsr_reg[5] (qspi_ip_access_controller_n_20),
        .\norcsr_reg[7] ({cfg_dmy_cnt,norcsr}),
        .out(qspi_bus_read_controller_n_0),
        .qspi_spi_csb(qspi_spi_csb),
        .qspi_tx_req(qspi_tx_req),
        .\rdata_reg[15]_0 (cnt),
        .\rdata_reg[31]_0 (qspi_bus_read_controller_n_5),
        .\rst_r_reg[9] (SR),
        .rstn(rstn),
        .rxq_d(rxq_d),
        .\rxq_d_reg[3] (txq_d),
        .\rxq_d_reg[5] (qspi_bus_read_controller_n_10),
        .\rxq_d_reg[5]_0 (qspi_bus_read_controller_n_11),
        .\rxq_d_reg[7] (qspi_bus_read_controller_n_12),
        .rxq_full(rxq_full),
        .spi_csb_reg_0(qspi_bus_read_controller_n_6),
        .spi_csb_reg_1(qspi_bus_read_controller_n_7),
        .spi_csb_reg_2(qspi_bus_read_controller_n_8),
        .spi_csb_reg_3(qspi_ip_access_controller_n_9),
        .\state_reg[0] (qspi_bus_read_controller_n_14),
        .\state_reg[0]_0 (qspi_bus_read_controller_n_18),
        .\state_reg[0]_1 (qspi_io_n_7),
        .\state_reg[1] (qspi_bus_read_controller_n_15),
        .\state_reg[1]_0 (qspi_ip_access_controller_n_37),
        .tx_resp_reg(qspi_io_n_19),
        .\txq_d_reg[7]_0 (qspi_bus_read_controller_n_3),
        .txq_empty(txq_empty));
  femto_bd_qspi_io qspi_io
       (.D(next_cnt),
        .DI(rscnt12_out),
        .\FSM_onehot_state_reg[1] (qspi_bus_read_controller_n_8),
        .Q(cnt_0),
        .clk(clk),
        .\cnt_reg[2]_0 (qspi_io_n_9),
        .\cnt_reg[2]_1 (qspi_io_n_18),
        .\cnt_reg[2]_2 (qspi_io_n_21),
        .\cnt_reg[3]_0 (qspi_io_n_7),
        .\cnt_reg[3]_1 (qspi_bus_read_controller_n_12),
        .\cnt_reg[4]_0 (qspi_io_n_15),
        .\cnt_reg[5]_0 (qspi_io_n_16),
        .\cnt_reg[6]_0 (qspi_io_n_17),
        .\cnt_reg[7]_0 (qspi_io_n_6),
        .\cnt_reg[7]_1 ({qspi_ip_access_controller_n_29,qspi_ip_access_controller_n_30}),
        .dmy_resp_reg_0(qspi_ip_access_controller_n_54),
        .empty_reg(qspi_ip_access_controller_n_53),
        .full_reg(qspi_ip_access_controller_n_36),
        .full_reg_0(qspi_ip_access_controller_n_52),
        .io_dmy_resp(io_dmy_resp),
        .io_rx_resp(io_rx_resp),
        .io_tx_resp(io_tx_resp),
        .nor_spi_csb(nor_spi_csb),
        .out(qspi_bus_read_controller_n_0),
        .queued_reg(qspi_ip_access_controller_n_48),
        .\rst_r_reg[9] (SR),
        .rstn(rstn),
        .rx_resp_reg_0(qspi_bus_read_controller_n_7),
        .rxq_d(rxq_d),
        .rxq_full(rxq_full),
        .spi_csb_reg(qspi_io_n_19),
        .spi_csb_reg_0(qspi_ip_access_controller_n_35),
        .spi_csb_reg_1(qspi_bus_read_controller_n_11),
        .spi_csb_reg_2(qspi_ip_access_controller_n_9),
        .spi_csb_reg_3(qspi_bus_read_controller_n_10),
        .spi_csb_reg_4(qspi_bus_read_controller_n_16),
        .spi_csb_reg_5(qspi_bus_read_controller_n_17),
        .spi_csb_reg_6(qspi_ip_access_controller_n_55),
        .spi_csb_reg_7(qspi_ip_access_controller_n_56),
        .spi_csb_reg_8(qspi_ip_access_controller_n_69),
        .spi_dir(spi_dir),
        .spi_miso(spi_miso),
        .spi_sclk(spi_sclk),
        .\state_reg[0]_0 (qspi_io_n_20),
        .\state_reg[0]_1 (qspi_io_n_23),
        .\state_reg[1]_0 (qspi_io_n_22),
        .\state_reg[1]_1 (qspi_ip_access_controller_n_37),
        .tx_resp_reg_0(state),
        .tx_resp_reg_1(qspi_bus_read_controller_n_14),
        .tx_resp_reg_2(qspi_bus_read_controller_n_9),
        .txq_empty(txq_empty));
  femto_bd_qspi_ip_access_controller qspi_ip_access_controller
       (.D(D[1:0]),
        .DI(qspi_ip_access_controller_n_51),
        .\FSM_onehot_state_reg[1] (qspi_bus_read_controller_n_8),
        .\FSM_onehot_state_reg[2] (qspi_bus_read_controller_n_3),
        .\FSM_onehot_state_reg[2]_0 (qspi_bus_read_controller_n_6),
        .\FSM_onehot_state_reg[5] (qspi_ip_access_controller_n_18),
        .Q(cnt_0),
        .S({qspi_ip_access_controller_n_57,qspi_ip_access_controller_n_58,qspi_ip_access_controller_n_59,qspi_ip_access_controller_n_60}),
        .clk(clk),
        .\cnt_reg[0]_0 (qspi_ip_access_controller_n_11),
        .\cnt_reg[0]_1 (qspi_ip_access_controller_n_54),
        .\cnt_reg[0]_2 (cnt),
        .\cnt_reg[0]_3 (qspi_bus_read_controller_n_13),
        .\cnt_reg[1]_0 (qspi_ip_access_controller_n_20),
        .\cnt_reg[2]_0 (qspi_ip_access_controller_n_37),
        .\cnt_reg[2]_1 (qspi_ip_access_controller_n_55),
        .\cnt_reg[2]_2 (qspi_ip_access_controller_n_56),
        .\cnt_reg[4]_0 (qspi_io_n_15),
        .\cnt_reg[5]_0 (qspi_io_n_16),
        .\cnt_reg[6]_0 ({next_cnt[6:4],next_cnt[2]}),
        .\cnt_reg[6]_1 (qspi_ip_access_controller_n_35),
        .\cnt_reg[6]_2 (qspi_io_n_17),
        .\cnt_reg[7]_0 (qspi_ip_access_controller_n_52),
        .\cnt_reg[7]_1 (qspi_ip_access_controller_n_53),
        .\cnt_reg[7]_2 (qspi_bus_read_controller_n_5),
        .\cnt_reg[7]_3 (qspi_io_n_6),
        .\d_reg[0] (\d_reg[0]_0 ),
        .\d_reg[0]_0 (\d_reg[0]_1 ),
        .\d_reg[11] (qspi_ip_access_controller_n_48),
        .\d_reg[6] (qspi_width),
        .io_dmy_resp(io_dmy_resp),
        .io_rx_resp(io_rx_resp),
        .io_tx_resp(io_tx_resp),
        .nor_spi_csb(nor_spi_csb),
        .qspi_d_acc(qspi_d_acc),
        .qspi_d_addr(qspi_d_addr),
        .qspi_d_rdata(qspi_d_rdata),
        .qspi_d_req(qspi_d_req),
        .qspi_d_resp(qspi_d_resp),
        .qspi_d_w_rb(qspi_d_w_rb),
        .qspi_d_wdata(qspi_d_wdata),
        .qspi_spi_csb(qspi_spi_csb),
        .qspi_tx_req(qspi_tx_req),
        .\rdata_reg[4]_0 (wscnt_reg),
        .\rdata_reg[7]_0 ({cfg_dmy_cnt,norcsr}),
        .\rdata_reg[7]_1 ({norcmd[7:5],norcmd[2:0]}),
        .\rptr_reg[0] (SR),
        .\rscnt_reg[4]_0 ({qspi_ip_access_controller_n_61,qspi_ip_access_controller_n_62,qspi_ip_access_controller_n_63,qspi_ip_access_controller_n_64}),
        .\rscnt_reg[4]_1 (rscnt),
        .\rscnt_reg[6]_0 (rscnt_reg),
        .\rscnt_reg[6]_1 ({qspi_ip_access_controller_n_67,qspi_ip_access_controller_n_68}),
        .\rst_r_reg[9] (qspi_io_n_22),
        .rstn(rstn),
        .rx_resp_reg(qspi_bus_read_controller_n_18),
        .rx_resp_reg_0(qspi_io_n_18),
        .rx_resp_reg_1(qspi_io_n_21),
        .rx_resp_reg_2(qspi_bus_read_controller_n_7),
        .rxq_d(rxq_d),
        .\rxq_d_reg[2] (qspi_ip_access_controller_n_9),
        .\rxq_d_reg[6] (qspi_ip_access_controller_n_69),
        .rxq_full(rxq_full),
        .spi_csb(spi_csb),
        .spi_csb_reg_0(qspi_bus_read_controller_n_11),
        .spi_csb_reg_1(qspi_bus_read_controller_n_15),
        .spi_miso(spi_miso[1]),
        .spi_mosi(spi_mosi),
        .\state_reg[0]_0 (qspi_io_n_9),
        .\state_reg[1]_0 ({qspi_ip_access_controller_n_29,qspi_ip_access_controller_n_30}),
        .\state_reg[1]_1 (qspi_ip_access_controller_n_36),
        .\state_reg[1]_2 (qspi_io_n_23),
        .\state_reg[2]_0 (state),
        .tx_resp_reg(qspi_bus_read_controller_n_14),
        .tx_resp_reg_0(qspi_bus_read_controller_n_9),
        .tx_resp_reg_1(qspi_io_n_20),
        .\txq_d_reg[3] (qspi_ip_access_controller_n_19),
        .\txq_d_reg[3]_0 (qspi_ip_access_controller_n_21),
        .\txq_d_reg[4] (qspi_ip_access_controller_n_28),
        .\txq_d_reg[7] (txq_d),
        .txq_empty(txq_empty),
        .\wscnt_reg[4]_0 (wscnt),
        .\wscnt_reg[6]_0 ({qspi_ip_access_controller_n_65,qspi_ip_access_controller_n_66}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rscnt0_carry
       (.CI(1'b0),
        .CO({rscnt0_carry_n_0,rscnt0_carry_n_1,rscnt0_carry_n_2,rscnt0_carry_n_3}),
        .CYINIT(rscnt_reg[0]),
        .DI({rscnt_reg[3:1],rscnt12_out}),
        .O(rscnt[4:1]),
        .S({qspi_ip_access_controller_n_61,qspi_ip_access_controller_n_62,qspi_ip_access_controller_n_63,qspi_ip_access_controller_n_64}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 rscnt0_carry__0
       (.CI(rscnt0_carry_n_0),
        .CO({NLW_rscnt0_carry__0_CO_UNCONNECTED[3:1],rscnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rscnt_reg[4]}),
        .O({NLW_rscnt0_carry__0_O_UNCONNECTED[3:2],rscnt[6:5]}),
        .S({1'b0,1'b0,qspi_ip_access_controller_n_67,qspi_ip_access_controller_n_68}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wscnt0_carry
       (.CI(1'b0),
        .CO({wscnt0_carry_n_0,wscnt0_carry_n_1,wscnt0_carry_n_2,wscnt0_carry_n_3}),
        .CYINIT(wscnt_reg[0]),
        .DI({wscnt_reg[3:1],qspi_ip_access_controller_n_51}),
        .O(wscnt[4:1]),
        .S({qspi_ip_access_controller_n_57,qspi_ip_access_controller_n_58,qspi_ip_access_controller_n_59,qspi_ip_access_controller_n_60}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wscnt0_carry__0
       (.CI(wscnt0_carry_n_0),
        .CO({NLW_wscnt0_carry__0_CO_UNCONNECTED[3:1],wscnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,wscnt_reg[4]}),
        .O({NLW_wscnt0_carry__0_O_UNCONNECTED[3:2],wscnt[6:5]}),
        .S({1'b0,1'b0,qspi_ip_access_controller_n_65,qspi_ip_access_controller_n_66}));
endmodule

(* ORIG_REF_NAME = "qspi_io" *) 
module femto_bd_qspi_io
   (io_tx_resp,
    io_dmy_resp,
    io_rx_resp,
    Q,
    \cnt_reg[7]_0 ,
    \cnt_reg[3]_0 ,
    tx_resp_reg_0,
    \cnt_reg[2]_0 ,
    spi_dir,
    DI,
    spi_sclk,
    \cnt_reg[4]_0 ,
    \cnt_reg[5]_0 ,
    \cnt_reg[6]_0 ,
    \cnt_reg[2]_1 ,
    spi_csb_reg,
    \state_reg[0]_0 ,
    \cnt_reg[2]_2 ,
    \state_reg[1]_0 ,
    \state_reg[0]_1 ,
    rxq_d,
    \rst_r_reg[9] ,
    clk,
    D,
    \state_reg[1]_1 ,
    tx_resp_reg_1,
    dmy_resp_reg_0,
    empty_reg,
    tx_resp_reg_2,
    spi_csb_reg_0,
    full_reg,
    rstn,
    spi_miso,
    spi_csb_reg_1,
    spi_csb_reg_2,
    spi_csb_reg_3,
    spi_csb_reg_4,
    spi_csb_reg_5,
    spi_csb_reg_6,
    spi_csb_reg_7,
    rxq_full,
    rx_resp_reg_0,
    \FSM_onehot_state_reg[1] ,
    out,
    txq_empty,
    nor_spi_csb,
    full_reg_0,
    queued_reg,
    \cnt_reg[7]_1 ,
    \cnt_reg[3]_1 ,
    spi_csb_reg_8);
  output io_tx_resp;
  output io_dmy_resp;
  output io_rx_resp;
  output [2:0]Q;
  output \cnt_reg[7]_0 ;
  output \cnt_reg[3]_0 ;
  output [0:0]tx_resp_reg_0;
  output \cnt_reg[2]_0 ;
  output [2:0]spi_dir;
  output [0:0]DI;
  output spi_sclk;
  output \cnt_reg[4]_0 ;
  output \cnt_reg[5]_0 ;
  output \cnt_reg[6]_0 ;
  output \cnt_reg[2]_1 ;
  output spi_csb_reg;
  output \state_reg[0]_0 ;
  output \cnt_reg[2]_2 ;
  output \state_reg[1]_0 ;
  output \state_reg[0]_1 ;
  output [7:0]rxq_d;
  input \rst_r_reg[9] ;
  input clk;
  input [4:0]D;
  input \state_reg[1]_1 ;
  input tx_resp_reg_1;
  input dmy_resp_reg_0;
  input empty_reg;
  input tx_resp_reg_2;
  input spi_csb_reg_0;
  input full_reg;
  input rstn;
  input [3:0]spi_miso;
  input spi_csb_reg_1;
  input spi_csb_reg_2;
  input spi_csb_reg_3;
  input spi_csb_reg_4;
  input spi_csb_reg_5;
  input spi_csb_reg_6;
  input spi_csb_reg_7;
  input rxq_full;
  input rx_resp_reg_0;
  input \FSM_onehot_state_reg[1] ;
  input [0:0]out;
  input txq_empty;
  input nor_spi_csb;
  input full_reg_0;
  input queued_reg;
  input [1:0]\cnt_reg[7]_1 ;
  input \cnt_reg[3]_1 ;
  input spi_csb_reg_8;

  wire [4:0]D;
  wire [0:0]DI;
  wire \FSM_onehot_state_reg[1] ;
  wire [2:0]Q;
  wire clk;
  wire \cnt[0]_i_2__1_n_0 ;
  wire \cnt[0]_i_3__1_n_0 ;
  wire \cnt[1]_i_2__0_n_0 ;
  wire \cnt[1]_i_3__0_n_0 ;
  wire \cnt[2]_i_5_n_0 ;
  wire \cnt[3]_i_8_n_0 ;
  wire \cnt[5]_i_3_n_0 ;
  wire \cnt[7]_i_5__0_n_0 ;
  wire \cnt[7]_i_6__0_n_0 ;
  wire \cnt[7]_i_7__0_n_0 ;
  wire \cnt[7]_i_8__0_n_0 ;
  wire \cnt_reg[2]_0 ;
  wire \cnt_reg[2]_1 ;
  wire \cnt_reg[2]_2 ;
  wire \cnt_reg[3]_0 ;
  wire \cnt_reg[3]_1 ;
  wire \cnt_reg[4]_0 ;
  wire \cnt_reg[5]_0 ;
  wire \cnt_reg[6]_0 ;
  wire \cnt_reg[7]_0 ;
  wire [1:0]\cnt_reg[7]_1 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire \cnt_reg_n_0_[6] ;
  wire \cnt_reg_n_0_[7] ;
  wire dmy_resp_i_1_n_0;
  wire dmy_resp_reg_0;
  wire empty_reg;
  wire full_reg;
  wire full_reg_0;
  wire io_dmy_resp;
  wire io_rx_resp;
  wire io_tx_resp;
  wire [7:0]next_cnt;
  wire nor_spi_csb;
  wire [0:0]out;
  wire queued_reg;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire rx_resp_i_1_n_0;
  wire rx_resp_reg_0;
  wire [7:0]rxq_d;
  wire \rxq_d[0]_i_1_n_0 ;
  wire \rxq_d[0]_i_2_n_0 ;
  wire \rxq_d[0]_i_3_n_0 ;
  wire \rxq_d[1]_i_1_n_0 ;
  wire \rxq_d[1]_i_2_n_0 ;
  wire \rxq_d[2]_i_1_n_0 ;
  wire \rxq_d[2]_i_2_n_0 ;
  wire \rxq_d[3]_i_1_n_0 ;
  wire \rxq_d[3]_i_2_n_0 ;
  wire \rxq_d[3]_i_3_n_0 ;
  wire \rxq_d[3]_i_4_n_0 ;
  wire \rxq_d[4]_i_1_n_0 ;
  wire \rxq_d[4]_i_2_n_0 ;
  wire \rxq_d[4]_i_3_n_0 ;
  wire \rxq_d[5]_i_1_n_0 ;
  wire \rxq_d[5]_i_3_n_0 ;
  wire \rxq_d[5]_i_4_n_0 ;
  wire \rxq_d[6]_i_1_n_0 ;
  wire \rxq_d[6]_i_2_n_0 ;
  wire \rxq_d[7]_i_1_n_0 ;
  wire \rxq_d[7]_i_2_n_0 ;
  wire \rxq_d[7]_i_3_n_0 ;
  wire \rxq_d[7]_i_5_n_0 ;
  wire [6:1]rxq_d_0;
  wire rxq_full;
  wire spi_csb_reg;
  wire spi_csb_reg_0;
  wire spi_csb_reg_1;
  wire spi_csb_reg_2;
  wire spi_csb_reg_3;
  wire spi_csb_reg_4;
  wire spi_csb_reg_5;
  wire spi_csb_reg_6;
  wire spi_csb_reg_7;
  wire spi_csb_reg_8;
  wire [2:0]spi_dir;
  wire [3:0]spi_miso;
  wire spi_sclk;
  wire [1:0]state;
  wire \state[1]_i_7_n_0 ;
  wire \state[1]_i_8__0_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2__0_n_0 ;
  wire \state[2]_i_5__0_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire tx_resp_i_1_n_0;
  wire tx_resp_i_2_n_0;
  wire [0:0]tx_resp_reg_0;
  wire tx_resp_reg_1;
  wire tx_resp_reg_2;
  wire txq_empty;

  LUT6 #(
    .INIT(64'hFF540000FF54FF54)) 
    \cnt[0]_i_1__0 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt[0]_i_2__1_n_0 ),
        .I2(\cnt[0]_i_3__1_n_0 ),
        .I3(\cnt[1]_i_2__0_n_0 ),
        .I4(tx_resp_reg_1),
        .I5(dmy_resp_reg_0),
        .O(next_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \cnt[0]_i_2__1 
       (.I0(tx_resp_reg_0),
        .I1(state[0]),
        .I2(state[1]),
        .O(\cnt[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[0]_i_3__1 
       (.I0(state[1]),
        .I1(tx_resp_reg_0),
        .O(\cnt[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D0DDD0D0DD)) 
    \cnt[1]_i_1 
       (.I0(\state_reg[1]_1 ),
        .I1(tx_resp_reg_1),
        .I2(\cnt[1]_i_2__0_n_0 ),
        .I3(Q[0]),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt[1]_i_3__0_n_0 ),
        .O(next_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hABBA)) 
    \cnt[1]_i_2__0 
       (.I0(\cnt_reg[7]_0 ),
        .I1(tx_resp_reg_0),
        .I2(state[1]),
        .I3(state[0]),
        .O(\cnt[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hE5)) 
    \cnt[1]_i_3__0 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(tx_resp_reg_0),
        .O(\cnt[1]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[1]_i_6 
       (.I0(io_tx_resp),
        .I1(out),
        .O(spi_csb_reg));
  LUT6 #(
    .INIT(64'hFFFFFCFCF3C0BBBB)) 
    \cnt[2]_i_2 
       (.I0(spi_csb_reg_6),
        .I1(state[0]),
        .I2(\cnt[2]_i_5_n_0 ),
        .I3(spi_csb_reg_7),
        .I4(state[1]),
        .I5(tx_resp_reg_0),
        .O(\cnt_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \cnt[2]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\cnt_reg_n_0_[0] ),
        .O(\cnt[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0003004400CF3344)) 
    \cnt[3]_i_5 
       (.I0(spi_csb_reg_4),
        .I1(state[0]),
        .I2(spi_csb_reg_5),
        .I3(tx_resp_reg_0),
        .I4(state[1]),
        .I5(\cnt[3]_i_8_n_0 ),
        .O(\cnt_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFFFFF01)) 
    \cnt[3]_i_7 
       (.I0(io_rx_resp),
        .I1(io_tx_resp),
        .I2(io_dmy_resp),
        .I3(rx_resp_reg_0),
        .I4(\FSM_onehot_state_reg[1] ),
        .O(\cnt_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \cnt[3]_i_8 
       (.I0(Q[2]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\cnt[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \cnt[3]_i_9 
       (.I0(io_rx_resp),
        .I1(queued_reg),
        .O(\cnt_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hAA82AAAAAAAA82AA)) 
    \cnt[4]_i_2__0 
       (.I0(\cnt[7]_i_6__0_n_0 ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt[7]_i_7__0_n_0 ),
        .I3(tx_resp_reg_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(\cnt_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAA82AAAAAAAA82AA)) 
    \cnt[5]_i_2 
       (.I0(\cnt[7]_i_6__0_n_0 ),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(\cnt[5]_i_3_n_0 ),
        .I3(tx_resp_reg_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(\cnt_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cnt[5]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[4] ),
        .O(\cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h22222282AAAAAAAA)) 
    \cnt[6]_i_2 
       (.I0(\cnt[7]_i_6__0_n_0 ),
        .I1(\cnt_reg_n_0_[6] ),
        .I2(\cnt[7]_i_7__0_n_0 ),
        .I3(\cnt_reg_n_0_[4] ),
        .I4(\cnt_reg_n_0_[5] ),
        .I5(\cnt[7]_i_8__0_n_0 ),
        .O(\cnt_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00008FBF8FBF8FBF)) 
    \cnt[7]_i_1 
       (.I0(empty_reg),
        .I1(tx_resp_reg_2),
        .I2(\cnt_reg[7]_0 ),
        .I3(spi_csb_reg_0),
        .I4(\cnt[7]_i_5__0_n_0 ),
        .I5(\cnt[7]_i_6__0_n_0 ),
        .O(next_cnt[7]));
  LUT6 #(
    .INIT(64'h0002FFFFFFFFFFFF)) 
    \cnt[7]_i_5__0 
       (.I0(\cnt[7]_i_7__0_n_0 ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[6] ),
        .I3(\cnt_reg_n_0_[5] ),
        .I4(\cnt[7]_i_8__0_n_0 ),
        .I5(\cnt_reg_n_0_[7] ),
        .O(\cnt[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAFFBFF)) 
    \cnt[7]_i_6__0 
       (.I0(tx_resp_reg_0),
        .I1(full_reg_0),
        .I2(state[0]),
        .I3(state[1]),
        .I4(empty_reg),
        .I5(\cnt_reg[7]_0 ),
        .O(\cnt[7]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cnt[7]_i_7__0 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\cnt[7]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \cnt[7]_i_8__0 
       (.I0(tx_resp_reg_0),
        .I1(state[0]),
        .I2(state[1]),
        .O(\cnt[7]_i_8__0_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_cnt[0]),
        .Q(\cnt_reg_n_0_[0] ),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_cnt[1]),
        .Q(Q[0]),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[1]),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[2]),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\cnt_reg_n_0_[4] ),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\cnt_reg_n_0_[5] ),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\cnt_reg_n_0_[6] ),
        .R(\rst_r_reg[9] ));
  FDRE \cnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(next_cnt[7]),
        .Q(\cnt_reg_n_0_[7] ),
        .R(\rst_r_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFF002800)) 
    dmy_resp_i_1
       (.I0(tx_resp_reg_0),
        .I1(state[1]),
        .I2(state[0]),
        .I3(tx_resp_i_2_n_0),
        .I4(io_dmy_resp),
        .O(dmy_resp_i_1_n_0));
  FDRE dmy_resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(dmy_resp_i_1_n_0),
        .Q(io_dmy_resp),
        .R(\rst_r_reg[9] ));
  LUT2 #(
    .INIT(4'h2)) 
    rscnt0_carry_i_1
       (.I0(io_rx_resp),
        .I1(rxq_full),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFF001000)) 
    rx_resp_i_1
       (.I0(state[1]),
        .I1(state[0]),
        .I2(tx_resp_reg_0),
        .I3(tx_resp_i_2_n_0),
        .I4(io_rx_resp),
        .O(rx_resp_i_1_n_0));
  FDRE rx_resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(rx_resp_i_1_n_0),
        .Q(io_rx_resp),
        .R(\rst_r_reg[9] ));
  LUT6 #(
    .INIT(64'hBFBBBFBF80888080)) 
    \rxq_d[0]_i_1 
       (.I0(\rxq_d[0]_i_2_n_0 ),
        .I1(\rxq_d[3]_i_4_n_0 ),
        .I2(\rxq_d[0]_i_3_n_0 ),
        .I3(Q[2]),
        .I4(\rxq_d[1]_i_2_n_0 ),
        .I5(rxq_d[0]),
        .O(\rxq_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8803008B880F00)) 
    \rxq_d[0]_i_2 
       (.I0(spi_miso[1]),
        .I1(spi_csb_reg_2),
        .I2(Q[0]),
        .I3(spi_miso[0]),
        .I4(spi_csb_reg_1),
        .I5(Q[1]),
        .O(\rxq_d[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \rxq_d[0]_i_3 
       (.I0(spi_csb_reg_1),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(spi_csb_reg_2),
        .O(\rxq_d[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A88FFFF8A880000)) 
    \rxq_d[1]_i_1 
       (.I0(spi_miso[1]),
        .I1(\rxq_d[1]_i_2_n_0 ),
        .I2(\rxq_d[7]_i_5_n_0 ),
        .I3(spi_csb_reg_3),
        .I4(rxq_d_0[1]),
        .I5(rxq_d[1]),
        .O(\rxq_d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxq_d[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rxq_d[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000200AA080200AA)) 
    \rxq_d[1]_i_3 
       (.I0(\cnt[0]_i_2__1_n_0 ),
        .I1(spi_csb_reg_1),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(spi_csb_reg_2),
        .I5(Q[2]),
        .O(rxq_d_0[1]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \rxq_d[2]_i_1 
       (.I0(\rxq_d[2]_i_2_n_0 ),
        .I1(spi_csb_reg_2),
        .I2(spi_miso[2]),
        .I3(Q[0]),
        .I4(rxq_d_0[2]),
        .I5(rxq_d[2]),
        .O(\rxq_d[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \rxq_d[2]_i_2 
       (.I0(spi_miso[1]),
        .I1(spi_miso[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(spi_csb_reg_1),
        .O(\rxq_d[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020080822222222)) 
    \rxq_d[2]_i_3 
       (.I0(\cnt[0]_i_2__1_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(spi_csb_reg_1),
        .I5(spi_csb_reg_2),
        .O(rxq_d_0[2]));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \rxq_d[3]_i_1 
       (.I0(\rxq_d[3]_i_2_n_0 ),
        .I1(\rxq_d[3]_i_3_n_0 ),
        .I2(\rxq_d[7]_i_3_n_0 ),
        .I3(\cnt_reg[3]_1 ),
        .I4(\rxq_d[3]_i_4_n_0 ),
        .I5(rxq_d[3]),
        .O(\rxq_d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFCC00AA000000AA)) 
    \rxq_d[3]_i_2 
       (.I0(spi_miso[3]),
        .I1(spi_csb_reg_1),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(spi_csb_reg_2),
        .I5(spi_miso[1]),
        .O(\rxq_d[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \rxq_d[3]_i_3 
       (.I0(spi_csb_reg_2),
        .I1(spi_csb_reg_1),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\rxq_d[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rxq_d[3]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(tx_resp_reg_0),
        .I3(\rxq_d[7]_i_5_n_0 ),
        .O(\rxq_d[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFEFEFA000E0E0)) 
    \rxq_d[4]_i_1 
       (.I0(spi_csb_reg_8),
        .I1(spi_miso[0]),
        .I2(\cnt[0]_i_2__1_n_0 ),
        .I3(\rxq_d[4]_i_2_n_0 ),
        .I4(\rxq_d[4]_i_3_n_0 ),
        .I5(rxq_d[4]),
        .O(\rxq_d[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \rxq_d[4]_i_2 
       (.I0(spi_csb_reg_2),
        .I1(spi_csb_reg_1),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\rxq_d[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h5545)) 
    \rxq_d[4]_i_3 
       (.I0(\rxq_d[7]_i_5_n_0 ),
        .I1(spi_csb_reg_3),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\rxq_d[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E0FFFF00E00000)) 
    \rxq_d[5]_i_1 
       (.I0(spi_csb_reg_3),
        .I1(\rxq_d[5]_i_3_n_0 ),
        .I2(spi_miso[1]),
        .I3(\rxq_d[5]_i_4_n_0 ),
        .I4(rxq_d_0[5]),
        .I5(rxq_d[5]),
        .O(\rxq_d[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rxq_d[5]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rxq_d[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxq_d[5]_i_4 
       (.I0(Q[0]),
        .I1(spi_csb_reg_2),
        .O(\rxq_d[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A20208A0A0000)) 
    \rxq_d[5]_i_5 
       (.I0(\cnt[0]_i_2__1_n_0 ),
        .I1(spi_csb_reg_1),
        .I2(spi_csb_reg_2),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(rxq_d_0[5]));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \rxq_d[6]_i_1 
       (.I0(\rxq_d[6]_i_2_n_0 ),
        .I1(spi_miso[2]),
        .I2(\rxq_d[7]_i_5_n_0 ),
        .I3(spi_csb_reg_8),
        .I4(rxq_d_0[6]),
        .I5(rxq_d[6]),
        .O(\rxq_d[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \rxq_d[6]_i_2 
       (.I0(spi_miso[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(spi_csb_reg_3),
        .O(\rxq_d[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0880A0A00080A0A0)) 
    \rxq_d[6]_i_4 
       (.I0(\cnt[0]_i_2__1_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(spi_csb_reg_1),
        .I4(spi_csb_reg_2),
        .I5(Q[2]),
        .O(rxq_d_0[6]));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \rxq_d[7]_i_1 
       (.I0(\rxq_d[7]_i_2_n_0 ),
        .I1(\cnt[0]_i_2__1_n_0 ),
        .I2(\rxq_d[7]_i_3_n_0 ),
        .I3(\cnt_reg[3]_1 ),
        .I4(\rxq_d[7]_i_5_n_0 ),
        .I5(rxq_d[7]),
        .O(\rxq_d[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF580D580A0808080)) 
    \rxq_d[7]_i_2 
       (.I0(spi_csb_reg_2),
        .I1(spi_csb_reg_1),
        .I2(spi_miso[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(spi_miso[3]),
        .O(\rxq_d[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rxq_d[7]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rxq_d[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxq_d[7]_i_5 
       (.I0(Q[0]),
        .I1(spi_csb_reg_2),
        .O(\rxq_d[7]_i_5_n_0 ));
  FDRE \rxq_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rxq_d[0]_i_1_n_0 ),
        .Q(rxq_d[0]),
        .R(1'b0));
  FDRE \rxq_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rxq_d[1]_i_1_n_0 ),
        .Q(rxq_d[1]),
        .R(1'b0));
  FDRE \rxq_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rxq_d[2]_i_1_n_0 ),
        .Q(rxq_d[2]),
        .R(1'b0));
  FDRE \rxq_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rxq_d[3]_i_1_n_0 ),
        .Q(rxq_d[3]),
        .R(1'b0));
  FDRE \rxq_d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rxq_d[4]_i_1_n_0 ),
        .Q(rxq_d[4]),
        .R(1'b0));
  FDRE \rxq_d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\rxq_d[5]_i_1_n_0 ),
        .Q(rxq_d[5]),
        .R(1'b0));
  FDRE \rxq_d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\rxq_d[6]_i_1_n_0 ),
        .Q(rxq_d[6]),
        .R(1'b0));
  FDRE \rxq_d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\rxq_d[7]_i_1_n_0 ),
        .Q(rxq_d[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \spi_dir[0]_INST_0 
       (.I0(state[1]),
        .I1(tx_resp_reg_0),
        .I2(state[0]),
        .O(spi_dir[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h00707000)) 
    \spi_dir[1]_INST_0 
       (.I0(spi_csb_reg_2),
        .I1(spi_csb_reg_1),
        .I2(state[0]),
        .I3(tx_resp_reg_0),
        .I4(state[1]),
        .O(spi_dir[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \spi_dir[2]_INST_0 
       (.I0(state[0]),
        .I1(tx_resp_reg_0),
        .I2(state[1]),
        .I3(spi_csb_reg_2),
        .O(spi_dir[2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hD777)) 
    spi_sclk_INST_0
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(tx_resp_reg_0),
        .I2(state[0]),
        .I3(state[1]),
        .O(spi_sclk));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h4055FFFF)) 
    \state[0]_i_4__0 
       (.I0(\cnt_reg[7]_0 ),
        .I1(state[1]),
        .I2(tx_resp_reg_0),
        .I3(state[0]),
        .I4(rstn),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \state[1]_i_2__0 
       (.I0(\cnt_reg_n_0_[7] ),
        .I1(\cnt_reg_n_0_[6] ),
        .I2(\state[1]_i_7_n_0 ),
        .I3(\cnt_reg_n_0_[5] ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(Q[2]),
        .O(\cnt_reg[7]_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \state[1]_i_6__0 
       (.I0(\cnt_reg[7]_0 ),
        .I1(\state[1]_i_8__0_n_0 ),
        .I2(rstn),
        .O(\state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \state[1]_i_7 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\cnt_reg_n_0_[0] ),
        .O(\state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hC0FBC3F3C3FBC3F3)) 
    \state[1]_i_8__0 
       (.I0(txq_empty),
        .I1(state[0]),
        .I2(tx_resp_reg_0),
        .I3(state[1]),
        .I4(nor_spi_csb),
        .I5(rxq_full),
        .O(\state[1]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAE00FF0004000000)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2__0_n_0 ),
        .I1(full_reg),
        .I2(dmy_resp_reg_0),
        .I3(rstn),
        .I4(\state[2]_i_5__0_n_0 ),
        .I5(\state[2]_i_6_n_0 ),
        .O(\state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state[2]_i_10 
       (.I0(io_tx_resp),
        .I1(io_dmy_resp),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \state[2]_i_2__0 
       (.I0(Q[2]),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\state[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \state[2]_i_5__0 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[6] ),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(\cnt_reg_n_0_[7] ),
        .O(\state[2]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h70727272)) 
    \state[2]_i_6 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(tx_resp_reg_0),
        .I3(rxq_full),
        .I4(nor_spi_csb),
        .O(\state[2]_i_6_n_0 ));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[7]_1 [0]),
        .Q(state[0]),
        .R(1'b0));
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_reg[7]_1 [1]),
        .Q(state[1]),
        .R(1'b0));
  FDRE \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(tx_resp_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFF002000)) 
    tx_resp_i_1
       (.I0(state[0]),
        .I1(tx_resp_reg_0),
        .I2(state[1]),
        .I3(tx_resp_i_2_n_0),
        .I4(io_tx_resp),
        .O(tx_resp_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    tx_resp_i_2
       (.I0(\state[2]_i_5__0_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(tx_resp_i_2_n_0));
  FDRE tx_resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(tx_resp_i_1_n_0),
        .Q(io_tx_resp),
        .R(\rst_r_reg[9] ));
endmodule

(* ORIG_REF_NAME = "qspi_ip_access_controller" *) 
module femto_bd_qspi_ip_access_controller
   (qspi_d_resp,
    \rptr_reg[0] ,
    qspi_spi_csb,
    rxq_full,
    txq_empty,
    spi_mosi,
    \rxq_d_reg[2] ,
    qspi_tx_req,
    \cnt_reg[0]_0 ,
    \rdata_reg[7]_0 ,
    \FSM_onehot_state_reg[5] ,
    \txq_d_reg[3] ,
    \cnt_reg[1]_0 ,
    \txq_d_reg[3]_0 ,
    \rdata_reg[7]_1 ,
    \txq_d_reg[4] ,
    \state_reg[1]_0 ,
    \cnt_reg[6]_0 ,
    \cnt_reg[6]_1 ,
    \state_reg[1]_1 ,
    \cnt_reg[2]_0 ,
    \rdata_reg[4]_0 ,
    \rscnt_reg[6]_0 ,
    \d_reg[11] ,
    \d_reg[6] ,
    spi_csb,
    DI,
    \cnt_reg[7]_0 ,
    \cnt_reg[7]_1 ,
    \cnt_reg[0]_1 ,
    \cnt_reg[2]_1 ,
    \cnt_reg[2]_2 ,
    S,
    \rscnt_reg[4]_0 ,
    \wscnt_reg[6]_0 ,
    \rscnt_reg[6]_1 ,
    \rxq_d_reg[6] ,
    qspi_d_rdata,
    clk,
    \state_reg[2]_0 ,
    Q,
    spi_csb_reg_0,
    nor_spi_csb,
    \txq_d_reg[7] ,
    \d_reg[0] ,
    \cnt_reg[0]_2 ,
    io_tx_resp,
    \cnt_reg[7]_2 ,
    D,
    \d_reg[0]_0 ,
    \cnt_reg[0]_3 ,
    \FSM_onehot_state_reg[2] ,
    tx_resp_reg,
    \state_reg[1]_2 ,
    tx_resp_reg_0,
    \cnt_reg[7]_3 ,
    \cnt_reg[4]_0 ,
    \cnt_reg[5]_0 ,
    \cnt_reg[6]_2 ,
    spi_csb_reg_1,
    \rst_r_reg[9] ,
    rx_resp_reg,
    tx_resp_reg_1,
    \FSM_onehot_state_reg[2]_0 ,
    rx_resp_reg_0,
    qspi_d_addr,
    rstn,
    qspi_d_w_rb,
    rx_resp_reg_1,
    io_dmy_resp,
    qspi_d_wdata,
    io_rx_resp,
    qspi_d_req,
    qspi_d_acc,
    \wscnt_reg[4]_0 ,
    \rscnt_reg[4]_1 ,
    rx_resp_reg_2,
    \FSM_onehot_state_reg[1] ,
    \state_reg[0]_0 ,
    spi_miso,
    rxq_d);
  output qspi_d_resp;
  output \rptr_reg[0] ;
  output qspi_spi_csb;
  output rxq_full;
  output txq_empty;
  output [3:0]spi_mosi;
  output \rxq_d_reg[2] ;
  output qspi_tx_req;
  output \cnt_reg[0]_0 ;
  output [5:0]\rdata_reg[7]_0 ;
  output \FSM_onehot_state_reg[5] ;
  output \txq_d_reg[3] ;
  output \cnt_reg[1]_0 ;
  output \txq_d_reg[3]_0 ;
  output [5:0]\rdata_reg[7]_1 ;
  output \txq_d_reg[4] ;
  output [1:0]\state_reg[1]_0 ;
  output [3:0]\cnt_reg[6]_0 ;
  output \cnt_reg[6]_1 ;
  output \state_reg[1]_1 ;
  output \cnt_reg[2]_0 ;
  output [4:0]\rdata_reg[4]_0 ;
  output [4:0]\rscnt_reg[6]_0 ;
  output \d_reg[11] ;
  output [0:0]\d_reg[6] ;
  output spi_csb;
  output [0:0]DI;
  output \cnt_reg[7]_0 ;
  output \cnt_reg[7]_1 ;
  output \cnt_reg[0]_1 ;
  output \cnt_reg[2]_1 ;
  output \cnt_reg[2]_2 ;
  output [3:0]S;
  output [3:0]\rscnt_reg[4]_0 ;
  output [1:0]\wscnt_reg[6]_0 ;
  output [1:0]\rscnt_reg[6]_1 ;
  output \rxq_d_reg[6] ;
  output [11:0]qspi_d_rdata;
  input clk;
  input [0:0]\state_reg[2]_0 ;
  input [2:0]Q;
  input spi_csb_reg_0;
  input nor_spi_csb;
  input [7:0]\txq_d_reg[7] ;
  input \d_reg[0] ;
  input [0:0]\cnt_reg[0]_2 ;
  input io_tx_resp;
  input \cnt_reg[7]_2 ;
  input [1:0]D;
  input \d_reg[0]_0 ;
  input \cnt_reg[0]_3 ;
  input \FSM_onehot_state_reg[2] ;
  input tx_resp_reg;
  input \state_reg[1]_2 ;
  input tx_resp_reg_0;
  input \cnt_reg[7]_3 ;
  input \cnt_reg[4]_0 ;
  input \cnt_reg[5]_0 ;
  input \cnt_reg[6]_2 ;
  input spi_csb_reg_1;
  input \rst_r_reg[9] ;
  input rx_resp_reg;
  input tx_resp_reg_1;
  input \FSM_onehot_state_reg[2]_0 ;
  input rx_resp_reg_0;
  input [2:0]qspi_d_addr;
  input rstn;
  input qspi_d_w_rb;
  input rx_resp_reg_1;
  input io_dmy_resp;
  input [15:0]qspi_d_wdata;
  input io_rx_resp;
  input qspi_d_req;
  input [1:0]qspi_d_acc;
  input [5:0]\wscnt_reg[4]_0 ;
  input [5:0]\rscnt_reg[4]_1 ;
  input rx_resp_reg_2;
  input \FSM_onehot_state_reg[1] ;
  input \state_reg[0]_0 ;
  input [0:0]spi_miso;
  input [7:0]rxq_d;

  wire [1:0]D;
  wire [0:0]DI;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[2] ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg[5] ;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]cfg_dmy_cnt;
  wire cfg_dmy_dir;
  wire [3:0]cfg_dmy_out_pattern;
  wire clk;
  wire \cnt[0]_i_3__0_n_0 ;
  wire \cnt[1]_i_2__1_n_0 ;
  wire \cnt[2]_i_3_n_0 ;
  wire \cnt[3]_i_3__0_n_0 ;
  wire \cnt[3]_i_4_n_0 ;
  wire \cnt[3]_i_5__0_n_0 ;
  wire \cnt[4]_i_2_n_0 ;
  wire \cnt[5]_i_1__0_n_0 ;
  wire \cnt[6]_i_1__0_n_0 ;
  wire \cnt[7]_i_1__0_n_0 ;
  wire \cnt[7]_i_2_n_0 ;
  wire \cnt[7]_i_3__0_n_0 ;
  wire \cnt[7]_i_4_n_0 ;
  wire \cnt[7]_i_6_n_0 ;
  wire \cnt[7]_i_7_n_0 ;
  wire \cnt[7]_i_8_n_0 ;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg[0]_1 ;
  wire [0:0]\cnt_reg[0]_2 ;
  wire \cnt_reg[0]_3 ;
  wire \cnt_reg[1]_0 ;
  wire \cnt_reg[2]_0 ;
  wire \cnt_reg[2]_1 ;
  wire \cnt_reg[2]_2 ;
  wire \cnt_reg[4]_0 ;
  wire \cnt_reg[5]_0 ;
  wire [3:0]\cnt_reg[6]_0 ;
  wire \cnt_reg[6]_1 ;
  wire \cnt_reg[6]_2 ;
  wire \cnt_reg[7]_0 ;
  wire \cnt_reg[7]_1 ;
  wire \cnt_reg[7]_2 ;
  wire \cnt_reg[7]_3 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire \cnt_reg_n_0_[6] ;
  wire \cnt_reg_n_0_[7] ;
  wire [7:0]d;
  wire \d_reg[0] ;
  wire \d_reg[0]_0 ;
  wire \d_reg[11] ;
  wire [0:0]\d_reg[6] ;
  wire [7:0]dout;
  wire io_dmy_resp;
  wire io_rx_resp;
  wire io_tx_resp;
  wire ipcsr_wdata_dff_n_10;
  wire ipcsr_wdata_dff_n_11;
  wire ipcsr_wdata_dff_n_12;
  wire ipcsr_wdata_dff_n_13;
  wire ipcsr_wdata_dff_n_14;
  wire ipcsr_wdata_dff_n_15;
  wire ipcsr_wdata_dff_n_16;
  wire ipcsr_wdata_dff_n_17;
  wire ipcsr_wdata_dff_n_18;
  wire ipcsr_wdata_dff_n_19;
  wire ipcsr_wdata_dff_n_20;
  wire ipcsr_wdata_dff_n_5;
  wire ipcsr_wdata_dff_n_6;
  wire ipcsr_wdata_dff_n_8;
  wire ipcsr_wdata_dff_n_9;
  wire nor_spi_csb;
  wire [4:3]norcmd;
  wire norcmd_1;
  wire [2:2]p_2_out;
  wire [1:0]qspi_d_acc;
  wire [2:0]qspi_d_addr;
  wire [11:0]qspi_d_rdata;
  wire qspi_d_req;
  wire qspi_d_resp;
  wire qspi_d_w_rb;
  wire [15:0]qspi_d_wdata;
  wire qspi_rxq_n_12;
  wire qspi_rxq_n_13;
  wire qspi_rxq_n_14;
  wire qspi_rxq_n_15;
  wire qspi_rxq_n_16;
  wire qspi_rxq_n_17;
  wire qspi_rxq_n_18;
  wire qspi_rxq_n_20;
  wire qspi_spi_csb;
  wire qspi_tx_req;
  wire qspi_txq_n_10;
  wire qspi_txq_n_11;
  wire qspi_txq_n_12;
  wire qspi_txq_n_14;
  wire qspi_txq_n_15;
  wire qspi_txq_n_16;
  wire qspi_txq_n_18;
  wire qspi_txq_n_25;
  wire qspi_txq_n_26;
  wire qspi_txq_n_27;
  wire qspi_txq_n_28;
  wire qspi_txq_n_29;
  wire qspi_txq_n_30;
  wire qspi_txq_n_32;
  wire qspi_txq_n_9;
  wire queued;
  wire queued_i_1_n_0;
  wire [15:0]queued_ipcsr_wdata;
  wire \queued_ipcsr_wdata[15]_i_2_n_0 ;
  wire queued_ipcsr_wdata_0;
  wire [7:0]rdata;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire [4:0]\rdata_reg[4]_0 ;
  wire [5:0]\rdata_reg[7]_0 ;
  wire [5:0]\rdata_reg[7]_1 ;
  wire resp_i_2__0_n_0;
  wire \rptr_reg[0] ;
  wire [0:0]rscnt;
  wire [3:0]\rscnt_reg[4]_0 ;
  wire [5:0]\rscnt_reg[4]_1 ;
  wire [4:0]\rscnt_reg[6]_0 ;
  wire [1:0]\rscnt_reg[6]_1 ;
  wire [6:5]rscnt_reg__0;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire rx_resp_reg;
  wire rx_resp_reg_0;
  wire rx_resp_reg_1;
  wire rx_resp_reg_2;
  wire [7:0]rxq_d;
  wire \rxq_d_reg[2] ;
  wire \rxq_d_reg[6] ;
  wire rxq_full;
  wire spi_csb;
  wire spi_csb_i_1__0_n_0;
  wire spi_csb_reg_0;
  wire spi_csb_reg_1;
  wire \spi_dir[2]_INST_0_i_2_n_0 ;
  wire [0:0]spi_miso;
  wire [3:0]spi_mosi;
  wire [3:0]state;
  wire \state[1]_i_6_n_0 ;
  wire \state[2]_i_11_n_0 ;
  wire \state_reg[0]_0 ;
  wire [1:0]\state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire [0:0]\state_reg[2]_0 ;
  wire tx_resp_reg;
  wire tx_resp_reg_0;
  wire tx_resp_reg_1;
  wire \txq_d_reg[3] ;
  wire \txq_d_reg[3]_0 ;
  wire \txq_d_reg[4] ;
  wire [7:0]\txq_d_reg[7] ;
  wire txq_empty;
  wire txq_rd_dff_n_0;
  wire txq_rd_dff_n_10;
  wire txq_rd_dff_n_11;
  wire txq_rd_dff_n_12;
  wire txq_rd_dff_n_13;
  wire txq_rd_dff_n_14;
  wire txq_rd_dff_n_2;
  wire txq_rd_dff_n_3;
  wire txq_rd_dff_n_4;
  wire txq_rd_dff_n_5;
  wire txq_rd_dff_n_6;
  wire txq_rd_dff_n_7;
  wire txq_rd_dff_n_8;
  wire txq_rd_dff_n_9;
  wire [0:0]wscnt;
  wire [5:0]\wscnt_reg[4]_0 ;
  wire [1:0]\wscnt_reg[6]_0 ;
  wire [6:5]wscnt_reg__0;

  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_state[6]_i_2 
       (.I0(cfg_dmy_cnt),
        .I1(\rdata_reg[7]_0 [5]),
        .I2(\rdata_reg[7]_0 [3]),
        .I3(\rdata_reg[7]_0 [4]),
        .O(\FSM_onehot_state_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFCFFAAFFFFFF)) 
    \cnt[0]_i_3__0 
       (.I0(io_tx_resp),
        .I1(io_rx_resp),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .I5(state[3]),
        .O(\cnt[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h151500FFFF0000FF)) 
    \cnt[0]_i_4 
       (.I0(cfg_dmy_cnt),
        .I1(\FSM_onehot_state_reg[5] ),
        .I2(\d_reg[0] ),
        .I3(\cnt_reg[0]_2 ),
        .I4(io_tx_resp),
        .I5(\cnt_reg[7]_2 ),
        .O(\cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0D00FF000D000000)) 
    \cnt[1]_i_2 
       (.I0(\FSM_onehot_state_reg[5] ),
        .I1(\d_reg[0]_0 ),
        .I2(\rdata_reg[7]_0 [3]),
        .I3(io_tx_resp),
        .I4(\cnt_reg[7]_2 ),
        .I5(\cnt_reg[0]_3 ),
        .O(\cnt_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt[1]_i_2__1 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\cnt[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \cnt[2]_i_3 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[2] ),
        .O(\cnt[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cnt[3]_i_3__0 
       (.I0(state[2]),
        .I1(state[0]),
        .O(\cnt[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \cnt[3]_i_4 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[3] ),
        .O(\cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hCBFF)) 
    \cnt[3]_i_5__0 
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .O(\cnt[3]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \cnt[4]_i_2 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[4] ),
        .O(\cnt[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \cnt[5]_i_1__0 
       (.I0(\cnt[7]_i_7_n_0 ),
        .I1(\cnt[7]_i_8_n_0 ),
        .I2(\cnt_reg_n_0_[5] ),
        .O(\cnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \cnt[6]_i_1__0 
       (.I0(\cnt[7]_i_7_n_0 ),
        .I1(\cnt[7]_i_8_n_0 ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt_reg_n_0_[6] ),
        .O(\cnt[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    \cnt[7]_i_1__0 
       (.I0(\cnt[7]_i_3__0_n_0 ),
        .I1(io_dmy_resp),
        .I2(\cnt[7]_i_4_n_0 ),
        .I3(txq_rd_dff_n_10),
        .I4(\cnt[7]_i_6_n_0 ),
        .O(\cnt[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hA8AA0200)) 
    \cnt[7]_i_2 
       (.I0(\cnt[7]_i_7_n_0 ),
        .I1(\cnt_reg_n_0_[6] ),
        .I2(\cnt_reg_n_0_[5] ),
        .I3(\cnt[7]_i_8_n_0 ),
        .I4(\cnt_reg_n_0_[7] ),
        .O(\cnt[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \cnt[7]_i_3__0 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\cnt[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \cnt[7]_i_4 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(io_rx_resp),
        .O(\cnt[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000100FF0F0)) 
    \cnt[7]_i_6 
       (.I0(io_tx_resp),
        .I1(txq_rd_dff_n_10),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[3]),
        .O(\cnt[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h0000340A)) 
    \cnt[7]_i_7 
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(txq_rd_dff_n_10),
        .O(\cnt[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cnt[7]_i_8 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[3] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[4] ),
        .O(\cnt[7]_i_8_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .D(ipcsr_wdata_dff_n_12),
        .Q(\cnt_reg_n_0_[0] ),
        .R(\rptr_reg[0] ));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .D(ipcsr_wdata_dff_n_11),
        .Q(\cnt_reg_n_0_[1] ),
        .R(\rptr_reg[0] ));
  FDRE \cnt_reg[2] 
       (.C(clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .D(ipcsr_wdata_dff_n_10),
        .Q(\cnt_reg_n_0_[2] ),
        .R(\rptr_reg[0] ));
  FDRE \cnt_reg[3] 
       (.C(clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .D(ipcsr_wdata_dff_n_9),
        .Q(\cnt_reg_n_0_[3] ),
        .R(\rptr_reg[0] ));
  FDRE \cnt_reg[4] 
       (.C(clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .D(ipcsr_wdata_dff_n_8),
        .Q(\cnt_reg_n_0_[4] ),
        .R(\rptr_reg[0] ));
  FDRE \cnt_reg[5] 
       (.C(clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .D(\cnt[5]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[5] ),
        .R(\rptr_reg[0] ));
  FDRE \cnt_reg[6] 
       (.C(clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .D(\cnt[6]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[6] ),
        .R(\rptr_reg[0] ));
  FDRE \cnt_reg[7] 
       (.C(clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .D(\cnt[7]_i_2_n_0 ),
        .Q(\cnt_reg_n_0_[7] ),
        .R(\rptr_reg[0] ));
  femto_bd_dff__parameterized14 ipcsr_wdata_dff
       (.D({ipcsr_wdata_dff_n_8,ipcsr_wdata_dff_n_9,ipcsr_wdata_dff_n_10,ipcsr_wdata_dff_n_11,ipcsr_wdata_dff_n_12}),
        .Q({cfg_dmy_out_pattern,cfg_dmy_dir}),
        .clk(clk),
        .\cnt_reg[0] (\cnt_reg_n_0_[0] ),
        .\cnt_reg[0]_0 (\cnt[1]_i_2__1_n_0 ),
        .\cnt_reg[0]_1 (\cnt[2]_i_3_n_0 ),
        .\cnt_reg[1] (qspi_txq_n_9),
        .\cnt_reg[1]_0 (Q[0]),
        .\cnt_reg[1]_1 (\cnt[4]_i_2_n_0 ),
        .\cnt_reg[1]_2 (\cnt[3]_i_4_n_0 ),
        .\cnt_reg[2] (ipcsr_wdata_dff_n_5),
        .\cnt_reg[3] (qspi_txq_n_10),
        .\cnt_reg[5] (txq_rd_dff_n_10),
        .\d_reg[0] (ipcsr_wdata_dff_n_16),
        .\d_reg[10]_0 (txq_rd_dff_n_13),
        .\d_reg[11]_0 (txq_rd_dff_n_8),
        .\d_reg[3] (qspi_txq_n_16),
        .\d_reg[6]_0 (\d_reg[6] ),
        .\d_reg[7]_0 (qspi_txq_n_15),
        .\d_reg[8]_0 (txq_rd_dff_n_7),
        .\d_reg[9]_0 (txq_rd_dff_n_6),
        .empty_reg(txq_empty),
        .full_reg(qspi_rxq_n_17),
        .full_reg_0(rxq_full),
        .io_dmy_resp(io_dmy_resp),
        .nor_spi_csb(nor_spi_csb),
        .\norcsr_reg[2] (\spi_dir[2]_INST_0_i_2_n_0 ),
        .qspi_d_wdata(qspi_d_wdata[15:4]),
        .\queued_ipcsr_wdata_reg[0] (txq_rd_dff_n_3),
        .\queued_ipcsr_wdata_reg[15] (queued_ipcsr_wdata[15:4]),
        .queued_reg(\d_reg[11] ),
        .rx_resp_reg(rx_resp_reg_1),
        .rx_resp_reg_0(txq_rd_dff_n_12),
        .\rxq_d_reg[2] (\rxq_d_reg[2] ),
        .\rxq_d_reg[6] (\rxq_d_reg[6] ),
        .spi_csb_reg(qspi_txq_n_14),
        .spi_csb_reg_0(qspi_spi_csb),
        .spi_csb_reg_1(qspi_txq_n_30),
        .spi_csb_reg_2(spi_csb_reg_0),
        .spi_miso(spi_miso),
        .spi_mosi(spi_mosi),
        .\state_reg[0] (ipcsr_wdata_dff_n_6),
        .\state_reg[0]_0 (ipcsr_wdata_dff_n_13),
        .\state_reg[0]_1 (ipcsr_wdata_dff_n_15),
        .\state_reg[0]_2 (qspi_txq_n_28),
        .\state_reg[1] (ipcsr_wdata_dff_n_17),
        .\state_reg[1]_0 (ipcsr_wdata_dff_n_18),
        .\state_reg[1]_1 (ipcsr_wdata_dff_n_19),
        .\state_reg[1]_2 (\cnt[3]_i_5__0_n_0 ),
        .\state_reg[2] (ipcsr_wdata_dff_n_14),
        .\state_reg[2]_0 (\state_reg[2]_0 ),
        .\state_reg[2]_1 (\cnt[3]_i_3__0_n_0 ),
        .\state_reg[2]_2 (qspi_rxq_n_18),
        .\state_reg[3] (ipcsr_wdata_dff_n_20),
        .\state_reg[3]_0 (state),
        .\state_reg[3]_1 (txq_rd_dff_n_4),
        .\state_reg[3]_2 (txq_rd_dff_n_9),
        .tx_resp_reg(\cnt[0]_i_3__0_n_0 ),
        .\txq_d_reg[2] (qspi_txq_n_11),
        .\txq_d_reg[6] (qspi_txq_n_12));
  LUT5 #(
    .INIT(32'h00008000)) 
    \norcmd[7]_i_1 
       (.I0(qspi_d_addr[0]),
        .I1(qspi_d_w_rb),
        .I2(qspi_rxq_n_15),
        .I3(qspi_d_addr[2]),
        .I4(qspi_d_addr[1]),
        .O(norcmd_1));
  FDRE \norcmd_reg[0] 
       (.C(clk),
        .CE(norcmd_1),
        .D(qspi_d_wdata[0]),
        .Q(\rdata_reg[7]_1 [0]),
        .R(\rptr_reg[0] ));
  FDRE \norcmd_reg[1] 
       (.C(clk),
        .CE(norcmd_1),
        .D(qspi_d_wdata[1]),
        .Q(\rdata_reg[7]_1 [1]),
        .R(\rptr_reg[0] ));
  FDRE \norcmd_reg[2] 
       (.C(clk),
        .CE(norcmd_1),
        .D(qspi_d_wdata[2]),
        .Q(\rdata_reg[7]_1 [2]),
        .R(\rptr_reg[0] ));
  FDRE \norcmd_reg[3] 
       (.C(clk),
        .CE(norcmd_1),
        .D(qspi_d_wdata[3]),
        .Q(norcmd[3]),
        .R(\rptr_reg[0] ));
  FDRE \norcmd_reg[4] 
       (.C(clk),
        .CE(norcmd_1),
        .D(qspi_d_wdata[4]),
        .Q(norcmd[4]),
        .R(\rptr_reg[0] ));
  FDRE \norcmd_reg[5] 
       (.C(clk),
        .CE(norcmd_1),
        .D(qspi_d_wdata[5]),
        .Q(\rdata_reg[7]_1 [3]),
        .R(\rptr_reg[0] ));
  FDRE \norcmd_reg[6] 
       (.C(clk),
        .CE(norcmd_1),
        .D(qspi_d_wdata[6]),
        .Q(\rdata_reg[7]_1 [4]),
        .R(\rptr_reg[0] ));
  FDRE \norcmd_reg[7] 
       (.C(clk),
        .CE(norcmd_1),
        .D(qspi_d_wdata[7]),
        .Q(\rdata_reg[7]_1 [5]),
        .R(\rptr_reg[0] ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \norcsr[11]_i_1 
       (.I0(qspi_rxq_n_15),
        .I1(qspi_d_w_rb),
        .I2(qspi_d_addr[0]),
        .I3(qspi_d_addr[1]),
        .I4(qspi_d_addr[2]),
        .O(p_2_out));
  FDRE \norcsr_reg[0] 
       (.C(clk),
        .CE(p_2_out),
        .D(qspi_d_wdata[0]),
        .Q(\rdata_reg[7]_0 [0]),
        .R(\rptr_reg[0] ));
  FDRE \norcsr_reg[10] 
       (.C(clk),
        .CE(p_2_out),
        .D(qspi_d_wdata[10]),
        .Q(cfg_dmy_out_pattern[2]),
        .R(\rptr_reg[0] ));
  FDRE \norcsr_reg[11] 
       (.C(clk),
        .CE(p_2_out),
        .D(qspi_d_wdata[11]),
        .Q(cfg_dmy_out_pattern[3]),
        .R(\rptr_reg[0] ));
  FDRE \norcsr_reg[1] 
       (.C(clk),
        .CE(p_2_out),
        .D(qspi_d_wdata[1]),
        .Q(\rdata_reg[7]_0 [1]),
        .R(\rptr_reg[0] ));
  FDRE \norcsr_reg[2] 
       (.C(clk),
        .CE(p_2_out),
        .D(qspi_d_wdata[2]),
        .Q(\rdata_reg[7]_0 [2]),
        .R(\rptr_reg[0] ));
  FDRE \norcsr_reg[3] 
       (.C(clk),
        .CE(p_2_out),
        .D(qspi_d_wdata[3]),
        .Q(cfg_dmy_dir),
        .R(\rptr_reg[0] ));
  FDRE \norcsr_reg[4] 
       (.C(clk),
        .CE(p_2_out),
        .D(qspi_d_wdata[4]),
        .Q(cfg_dmy_cnt),
        .R(\rptr_reg[0] ));
  FDRE \norcsr_reg[5] 
       (.C(clk),
        .CE(p_2_out),
        .D(qspi_d_wdata[5]),
        .Q(\rdata_reg[7]_0 [3]),
        .R(\rptr_reg[0] ));
  FDRE \norcsr_reg[6] 
       (.C(clk),
        .CE(p_2_out),
        .D(qspi_d_wdata[6]),
        .Q(\rdata_reg[7]_0 [4]),
        .R(\rptr_reg[0] ));
  FDRE \norcsr_reg[7] 
       (.C(clk),
        .CE(p_2_out),
        .D(qspi_d_wdata[7]),
        .Q(\rdata_reg[7]_0 [5]),
        .R(\rptr_reg[0] ));
  FDRE \norcsr_reg[8] 
       (.C(clk),
        .CE(p_2_out),
        .D(qspi_d_wdata[8]),
        .Q(cfg_dmy_out_pattern[0]),
        .R(\rptr_reg[0] ));
  FDRE \norcsr_reg[9] 
       (.C(clk),
        .CE(p_2_out),
        .D(qspi_d_wdata[9]),
        .Q(cfg_dmy_out_pattern[1]),
        .R(\rptr_reg[0] ));
  femto_bd_fifo__parameterized0 qspi_rxq
       (.D(rdata),
        .E(qspi_rxq_n_16),
        .Q({\rdata_reg[7]_1 [5:3],norcmd,\rdata_reg[7]_1 [2:0]}),
        .SR(\rptr_reg[0] ),
        .clk(clk),
        .\cnt_reg[2] (\cnt_reg[2]_2 ),
        .\cnt_reg[7] (\cnt_reg[7]_0 ),
        .\cnt_reg[7]_0 (\cnt_reg[7]_3 ),
        .dmy_resp_reg(txq_rd_dff_n_11),
        .empty_reg_0(txq_empty),
        .io_rx_resp(io_rx_resp),
        .nor_spi_csb(nor_spi_csb),
        .\norcsr_reg[7] ({\rdata_reg[7]_0 [5:3],cfg_dmy_cnt,cfg_dmy_dir,\rdata_reg[7]_0 [2:0]}),
        .qspi_d_acc(qspi_d_acc),
        .qspi_d_addr(qspi_d_addr),
        .qspi_d_req(qspi_d_req),
        .qspi_d_w_rb(qspi_d_w_rb),
        .qspi_d_wdata(qspi_d_wdata[7]),
        .\rdata_reg[8] (qspi_rxq_n_15),
        .\rscnt_reg[0] (rxq_full),
        .\rscnt_reg[0]_0 (qspi_rxq_n_20),
        .\rscnt_reg[4] (\rscnt_reg[4]_0 [0]),
        .\rscnt_reg[6] ({rscnt_reg__0,\rscnt_reg[6]_0 }),
        .\rst_r_reg[9] (\rst_r_reg[9] ),
        .rstn(rstn),
        .rx_resp_reg(txq_rd_dff_n_12),
        .rxq_d(rxq_d),
        .spi_csb_reg(ipcsr_wdata_dff_n_18),
        .spi_csb_reg_0(spi_csb_reg_1),
        .spi_csb_reg_1(ipcsr_wdata_dff_n_20),
        .spi_csb_reg_2(qspi_spi_csb),
        .spi_csb_reg_3(\rxq_d_reg[2] ),
        .\state_reg[0] (qspi_rxq_n_18),
        .\state_reg[1] (\state_reg[1]_0 [1]),
        .\state_reg[1]_0 (\state_reg[1]_1 ),
        .\state_reg[1]_1 (qspi_rxq_n_14),
        .\state_reg[1]_2 (qspi_rxq_n_17),
        .\state_reg[1]_3 (qspi_txq_n_18),
        .\state_reg[1]_4 (\cnt_reg[2]_0 ),
        .\state_reg[1]_5 (qspi_txq_n_29),
        .\state_reg[3] (qspi_rxq_n_12),
        .\state_reg[3]_0 (qspi_rxq_n_13),
        .\state_reg[3]_1 (\state[1]_i_6_n_0 ),
        .\state_reg[3]_2 (state),
        .tx_resp_reg(tx_resp_reg_0),
        .\wscnt_reg[6] ({wscnt_reg__0,\rdata_reg[4]_0 }));
  femto_bd_fifo__parameterized0_3 qspi_txq
       (.D(qspi_txq_n_27),
        .E(qspi_txq_n_26),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_0 ),
        .Q(Q),
        .S(S[0]),
        .SR(\rptr_reg[0] ),
        .clk(clk),
        .\cnt_reg[0] (\cnt_reg[0]_1 ),
        .\cnt_reg[2] (\cnt_reg[2]_0 ),
        .\cnt_reg[2]_0 (\cnt_reg[2]_1 ),
        .\cnt_reg[4] (\cnt_reg[4]_0 ),
        .\cnt_reg[5] (\cnt_reg[5]_0 ),
        .\cnt_reg[5]_0 (txq_rd_dff_n_10),
        .\cnt_reg[6] (\cnt_reg[6]_0 ),
        .\cnt_reg[6]_0 (\cnt_reg[6]_1 ),
        .\cnt_reg[6]_1 (\cnt_reg[6]_2 ),
        .\cnt_reg[7] (\cnt_reg[7]_1 ),
        .\cnt_reg[7]_0 (\cnt_reg[7]_3 ),
        .d(d),
        .\d_reg[0] (qspi_tx_req),
        .\d_reg[0]_0 (qspi_txq_n_28),
        .\d_reg[34] (qspi_rxq_n_15),
        .\d_reg[4] (ipcsr_wdata_dff_n_15),
        .dmy_resp_reg(txq_rd_dff_n_11),
        .dout(dout),
        .empty_reg_0(ipcsr_wdata_dff_n_16),
        .full_reg_0(qspi_rxq_n_14),
        .io_dmy_resp(io_dmy_resp),
        .io_tx_resp(io_tx_resp),
        .nor_spi_csb(nor_spi_csb),
        .\norcsr_reg[3] (cfg_dmy_dir),
        .qspi_d_addr(qspi_d_addr),
        .qspi_d_w_rb(qspi_d_w_rb),
        .qspi_d_wdata(qspi_d_wdata[7:0]),
        .\queued_ipcsr_wdata_reg[0] (txq_rd_dff_n_3),
        .queued_reg(qspi_txq_n_29),
        .queued_reg_0(\d_reg[11] ),
        .\rptr_reg[0]_0 (txq_empty),
        .rstn(rstn),
        .rx_resp_reg(rx_resp_reg),
        .rx_resp_reg_0(rx_resp_reg_0),
        .\rxq_d_reg[3] (qspi_txq_n_15),
        .\rxq_d_reg[3]_0 (qspi_txq_n_16),
        .\rxq_d_reg[4] (qspi_txq_n_9),
        .\rxq_d_reg[4]_0 (qspi_txq_n_10),
        .\rxq_d_reg[5] (qspi_txq_n_14),
        .\rxq_d_reg[6] (qspi_txq_n_11),
        .\rxq_d_reg[6]_0 (qspi_txq_n_12),
        .rxq_full(rxq_full),
        .spi_csb_reg(spi_csb_reg_0),
        .spi_csb_reg_0(\rxq_d_reg[2] ),
        .spi_csb_reg_1(qspi_rxq_n_13),
        .spi_csb_reg_2(ipcsr_wdata_dff_n_17),
        .spi_csb_reg_3(ipcsr_wdata_dff_n_19),
        .spi_csb_reg_4(ipcsr_wdata_dff_n_14),
        .spi_csb_reg_5(qspi_spi_csb),
        .spi_csb_reg_6(\cnt_reg[2]_2 ),
        .\state_reg[0] (\state_reg[1]_0 [0]),
        .\state_reg[0]_0 (qspi_txq_n_18),
        .\state_reg[0]_1 (\state_reg[0]_0 ),
        .\state_reg[1] (qspi_txq_n_25),
        .\state_reg[1]_0 (qspi_txq_n_30),
        .\state_reg[1]_1 (\state_reg[1]_2 ),
        .\state_reg[1]_2 (ipcsr_wdata_dff_n_5),
        .\state_reg[1]_3 (\state[2]_i_11_n_0 ),
        .\state_reg[2] (txq_rd_dff_n_2),
        .\state_reg[2]_0 (txq_rd_dff_n_14),
        .\state_reg[3] (ipcsr_wdata_dff_n_6),
        .\state_reg[3]_0 (state),
        .\state_reg[3]_1 (txq_rd_dff_n_0),
        .\state_reg[3]_2 (\state[1]_i_6_n_0 ),
        .tx_resp_reg(tx_resp_reg),
        .tx_resp_reg_0(tx_resp_reg_0),
        .tx_resp_reg_1(tx_resp_reg_1),
        .\txq_d_reg[7] (\txq_d_reg[7] ),
        .\wscnt_reg[0] (qspi_txq_n_32),
        .\wscnt_reg[1] (\rdata_reg[4]_0 [1]));
  LUT5 #(
    .INIT(32'hAA800000)) 
    queued_i_1
       (.I0(qspi_txq_n_29),
        .I1(\queued_ipcsr_wdata[15]_i_2_n_0 ),
        .I2(qspi_rxq_n_15),
        .I3(queued),
        .I4(rstn),
        .O(queued_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    \queued_ipcsr_wdata[15]_i_1 
       (.I0(\queued_ipcsr_wdata[15]_i_2_n_0 ),
        .I1(rstn),
        .I2(qspi_rxq_n_15),
        .O(queued_ipcsr_wdata_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    \queued_ipcsr_wdata[15]_i_2 
       (.I0(qspi_d_addr[2]),
        .I1(qspi_d_addr[1]),
        .I2(qspi_txq_n_29),
        .I3(qspi_d_w_rb),
        .I4(qspi_d_addr[0]),
        .O(\queued_ipcsr_wdata[15]_i_2_n_0 ));
  FDRE \queued_ipcsr_wdata_reg[0] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[0]),
        .Q(queued_ipcsr_wdata[0]),
        .R(1'b0));
  FDRE \queued_ipcsr_wdata_reg[10] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[10]),
        .Q(queued_ipcsr_wdata[10]),
        .R(1'b0));
  FDRE \queued_ipcsr_wdata_reg[11] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[11]),
        .Q(queued_ipcsr_wdata[11]),
        .R(1'b0));
  FDRE \queued_ipcsr_wdata_reg[12] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[12]),
        .Q(queued_ipcsr_wdata[12]),
        .R(1'b0));
  FDRE \queued_ipcsr_wdata_reg[13] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[13]),
        .Q(queued_ipcsr_wdata[13]),
        .R(1'b0));
  FDRE \queued_ipcsr_wdata_reg[14] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[14]),
        .Q(queued_ipcsr_wdata[14]),
        .R(1'b0));
  FDRE \queued_ipcsr_wdata_reg[15] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[15]),
        .Q(queued_ipcsr_wdata[15]),
        .R(1'b0));
  FDRE \queued_ipcsr_wdata_reg[4] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[4]),
        .Q(queued_ipcsr_wdata[4]),
        .R(1'b0));
  FDRE \queued_ipcsr_wdata_reg[5] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[5]),
        .Q(queued_ipcsr_wdata[5]),
        .R(1'b0));
  FDRE \queued_ipcsr_wdata_reg[6] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[6]),
        .Q(queued_ipcsr_wdata[6]),
        .R(1'b0));
  FDRE \queued_ipcsr_wdata_reg[7] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[7]),
        .Q(queued_ipcsr_wdata[7]),
        .R(1'b0));
  FDRE \queued_ipcsr_wdata_reg[8] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[8]),
        .Q(queued_ipcsr_wdata[8]),
        .R(1'b0));
  FDRE \queued_ipcsr_wdata_reg[9] 
       (.C(clk),
        .CE(queued_ipcsr_wdata_0),
        .D(qspi_d_wdata[9]),
        .Q(queued_ipcsr_wdata[9]),
        .R(1'b0));
  FDRE queued_reg
       (.C(clk),
        .CE(1'b1),
        .D(queued_i_1_n_0),
        .Q(queued),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0008880000888888)) 
    \rdata[11]_i_1 
       (.I0(rstn),
        .I1(qspi_rxq_n_15),
        .I2(qspi_d_w_rb),
        .I3(qspi_d_addr[1]),
        .I4(qspi_d_addr[2]),
        .I5(qspi_d_addr[0]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008880008888888)) 
    \rdata[11]_i_2 
       (.I0(rstn),
        .I1(qspi_rxq_n_15),
        .I2(qspi_d_w_rb),
        .I3(qspi_d_addr[1]),
        .I4(qspi_d_addr[2]),
        .I5(qspi_d_addr[0]),
        .O(\rdata[11]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(\rdata[11]_i_2_n_0 ),
        .D(rdata[0]),
        .Q(qspi_d_rdata[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(clk),
        .CE(\rdata[11]_i_2_n_0 ),
        .D(cfg_dmy_out_pattern[2]),
        .Q(qspi_d_rdata[10]),
        .R(\rdata[11]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(clk),
        .CE(\rdata[11]_i_2_n_0 ),
        .D(cfg_dmy_out_pattern[3]),
        .Q(qspi_d_rdata[11]),
        .R(\rdata[11]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(\rdata[11]_i_2_n_0 ),
        .D(rdata[1]),
        .Q(qspi_d_rdata[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(\rdata[11]_i_2_n_0 ),
        .D(rdata[2]),
        .Q(qspi_d_rdata[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(\rdata[11]_i_2_n_0 ),
        .D(rdata[3]),
        .Q(qspi_d_rdata[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(\rdata[11]_i_2_n_0 ),
        .D(rdata[4]),
        .Q(qspi_d_rdata[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(\rdata[11]_i_2_n_0 ),
        .D(rdata[5]),
        .Q(qspi_d_rdata[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(\rdata[11]_i_2_n_0 ),
        .D(rdata[6]),
        .Q(qspi_d_rdata[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(\rdata[11]_i_2_n_0 ),
        .D(rdata[7]),
        .Q(qspi_d_rdata[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(clk),
        .CE(\rdata[11]_i_2_n_0 ),
        .D(cfg_dmy_out_pattern[0]),
        .Q(qspi_d_rdata[8]),
        .R(\rdata[11]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(clk),
        .CE(\rdata[11]_i_2_n_0 ),
        .D(cfg_dmy_out_pattern[1]),
        .Q(qspi_d_rdata[9]),
        .R(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCEEEECCC0EEEE)) 
    resp_i_2__0
       (.I0(queued),
        .I1(qspi_rxq_n_15),
        .I2(qspi_d_addr[2]),
        .I3(qspi_d_addr[1]),
        .I4(qspi_txq_n_29),
        .I5(txq_rd_dff_n_5),
        .O(resp_i_2__0_n_0));
  FDRE resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(resp_i_2__0_n_0),
        .Q(qspi_d_resp),
        .R(\rptr_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    rscnt0_carry__0_i_1
       (.I0(rscnt_reg__0[5]),
        .I1(rscnt_reg__0[6]),
        .O(\rscnt_reg[6]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    rscnt0_carry__0_i_2
       (.I0(\rscnt_reg[6]_0 [4]),
        .I1(rscnt_reg__0[5]),
        .O(\rscnt_reg[6]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    rscnt0_carry_i_2
       (.I0(\rscnt_reg[6]_0 [3]),
        .I1(\rscnt_reg[6]_0 [4]),
        .O(\rscnt_reg[4]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    rscnt0_carry_i_3
       (.I0(\rscnt_reg[6]_0 [2]),
        .I1(\rscnt_reg[6]_0 [3]),
        .O(\rscnt_reg[4]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    rscnt0_carry_i_4
       (.I0(\rscnt_reg[6]_0 [1]),
        .I1(\rscnt_reg[6]_0 [2]),
        .O(\rscnt_reg[4]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \rscnt[0]_i_1 
       (.I0(\rscnt_reg[6]_0 [0]),
        .O(rscnt));
  FDRE \rscnt_reg[0] 
       (.C(clk),
        .CE(qspi_rxq_n_16),
        .D(rscnt),
        .Q(\rscnt_reg[6]_0 [0]),
        .R(qspi_rxq_n_20));
  FDRE \rscnt_reg[1] 
       (.C(clk),
        .CE(qspi_rxq_n_16),
        .D(\rscnt_reg[4]_1 [0]),
        .Q(\rscnt_reg[6]_0 [1]),
        .R(qspi_rxq_n_20));
  FDRE \rscnt_reg[2] 
       (.C(clk),
        .CE(qspi_rxq_n_16),
        .D(\rscnt_reg[4]_1 [1]),
        .Q(\rscnt_reg[6]_0 [2]),
        .R(qspi_rxq_n_20));
  FDRE \rscnt_reg[3] 
       (.C(clk),
        .CE(qspi_rxq_n_16),
        .D(\rscnt_reg[4]_1 [2]),
        .Q(\rscnt_reg[6]_0 [3]),
        .R(qspi_rxq_n_20));
  FDRE \rscnt_reg[4] 
       (.C(clk),
        .CE(qspi_rxq_n_16),
        .D(\rscnt_reg[4]_1 [3]),
        .Q(\rscnt_reg[6]_0 [4]),
        .R(qspi_rxq_n_20));
  FDRE \rscnt_reg[5] 
       (.C(clk),
        .CE(qspi_rxq_n_16),
        .D(\rscnt_reg[4]_1 [4]),
        .Q(rscnt_reg__0[5]),
        .R(qspi_rxq_n_20));
  FDRE \rscnt_reg[6] 
       (.C(clk),
        .CE(qspi_rxq_n_16),
        .D(\rscnt_reg[4]_1 [5]),
        .Q(rscnt_reg__0[6]),
        .R(qspi_rxq_n_20));
  LUT2 #(
    .INIT(4'h8)) 
    spi_csb_INST_0
       (.I0(qspi_spi_csb),
        .I1(nor_spi_csb),
        .O(spi_csb));
  LUT5 #(
    .INIT(32'hFF470047)) 
    spi_csb_i_1__0
       (.I0(qspi_d_wdata[0]),
        .I1(txq_rd_dff_n_4),
        .I2(queued_ipcsr_wdata[0]),
        .I3(\d_reg[11] ),
        .I4(qspi_spi_csb),
        .O(spi_csb_i_1__0_n_0));
  FDSE spi_csb_reg
       (.C(clk),
        .CE(1'b1),
        .D(spi_csb_i_1__0_n_0),
        .Q(qspi_spi_csb),
        .S(\rptr_reg[0] ));
  LUT6 #(
    .INIT(64'h000000000000A2B2)) 
    \spi_dir[2]_INST_0_i_2 
       (.I0(\rdata_reg[7]_0 [2]),
        .I1(rx_resp_reg_2),
        .I2(\rdata_reg[7]_0 [1]),
        .I3(\FSM_onehot_state_reg[1] ),
        .I4(\rdata_reg[7]_0 [0]),
        .I5(nor_spi_csb),
        .O(\spi_dir[2]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[1]_i_6 
       (.I0(state[3]),
        .I1(state[2]),
        .O(\state[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \state[2]_i_11 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[3]),
        .O(\state[2]_i_11_n_0 ));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ipcsr_wdata_dff_n_13),
        .Q(state[0]),
        .R(\rptr_reg[0] ));
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(qspi_txq_n_25),
        .Q(state[1]),
        .R(\rptr_reg[0] ));
  FDRE \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(qspi_txq_n_27),
        .Q(state[2]),
        .R(\rptr_reg[0] ));
  FDRE \state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(qspi_rxq_n_12),
        .Q(state[3]),
        .R(\rptr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \txq_d[3]_i_2 
       (.I0(norcmd[3]),
        .I1(\FSM_onehot_state_reg[2] ),
        .O(\txq_d_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \txq_d[4]_i_2 
       (.I0(norcmd[4]),
        .I1(\FSM_onehot_state_reg[2] ),
        .O(\txq_d_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAABAAAA)) 
    \txq_d[7]_i_10 
       (.I0(cfg_dmy_cnt),
        .I1(\rdata_reg[7]_0 [5]),
        .I2(\rdata_reg[7]_0 [3]),
        .I3(\rdata_reg[7]_0 [4]),
        .I4(D[0]),
        .I5(D[1]),
        .O(\txq_d_reg[3] ));
  femto_bd_dff__parameterized13 txq_rd_dff
       (.Q(state),
        .clk(clk),
        .\cnt_reg[0] (txq_rd_dff_n_10),
        .\cnt_reg[1] (txq_rd_dff_n_3),
        .\cnt_reg[7] ({\cnt_reg_n_0_[7] ,\cnt_reg_n_0_[6] ,\cnt_reg_n_0_[5] ,\cnt_reg_n_0_[4] ,\cnt_reg_n_0_[3] ,\cnt_reg_n_0_[2] ,\cnt_reg_n_0_[1] ,\cnt_reg_n_0_[0] }),
        .d(d),
        .\d_reg[0]_0 (txq_rd_dff_n_0),
        .\d_reg[0]_1 (txq_rd_dff_n_2),
        .\d_reg[0]_2 (txq_rd_dff_n_14),
        .\d_reg[11] (\d_reg[11] ),
        .\d_reg[34] (qspi_rxq_n_15),
        .\d_reg[6]_0 (txq_rd_dff_n_4),
        .dout(dout),
        .io_dmy_resp(io_dmy_resp),
        .io_rx_resp(io_rx_resp),
        .io_tx_resp(io_tx_resp),
        .qspi_d_addr(qspi_d_addr),
        .qspi_d_w_rb(qspi_d_w_rb),
        .qspi_d_wdata({qspi_d_wdata[11:8],qspi_d_wdata[0]}),
        .queued(queued),
        .\queued_ipcsr_wdata_reg[11] ({queued_ipcsr_wdata[11:8],queued_ipcsr_wdata[0]}),
        .resp_reg(txq_rd_dff_n_5),
        .\state_reg[0] (txq_rd_dff_n_9),
        .\state_reg[1] (txq_rd_dff_n_6),
        .\state_reg[1]_0 (txq_rd_dff_n_7),
        .\state_reg[1]_1 (txq_rd_dff_n_8),
        .\state_reg[1]_2 (txq_rd_dff_n_11),
        .\state_reg[1]_3 (txq_rd_dff_n_13),
        .\state_reg[1]_4 (qspi_txq_n_29),
        .\state_reg[2] (qspi_tx_req),
        .\state_reg[3] (txq_rd_dff_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    wscnt0_carry__0_i_1
       (.I0(wscnt_reg__0[5]),
        .I1(wscnt_reg__0[6]),
        .O(\wscnt_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    wscnt0_carry__0_i_2
       (.I0(\rdata_reg[4]_0 [4]),
        .I1(wscnt_reg__0[5]),
        .O(\wscnt_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    wscnt0_carry_i_1
       (.I0(\rdata_reg[4]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    wscnt0_carry_i_2
       (.I0(\rdata_reg[4]_0 [3]),
        .I1(\rdata_reg[4]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    wscnt0_carry_i_3
       (.I0(\rdata_reg[4]_0 [2]),
        .I1(\rdata_reg[4]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    wscnt0_carry_i_4
       (.I0(\rdata_reg[4]_0 [1]),
        .I1(\rdata_reg[4]_0 [2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \wscnt[0]_i_1 
       (.I0(\rdata_reg[4]_0 [0]),
        .O(wscnt));
  FDRE \wscnt_reg[0] 
       (.C(clk),
        .CE(qspi_txq_n_26),
        .D(wscnt),
        .Q(\rdata_reg[4]_0 [0]),
        .R(qspi_txq_n_32));
  FDRE \wscnt_reg[1] 
       (.C(clk),
        .CE(qspi_txq_n_26),
        .D(\wscnt_reg[4]_0 [0]),
        .Q(\rdata_reg[4]_0 [1]),
        .R(qspi_txq_n_32));
  FDRE \wscnt_reg[2] 
       (.C(clk),
        .CE(qspi_txq_n_26),
        .D(\wscnt_reg[4]_0 [1]),
        .Q(\rdata_reg[4]_0 [2]),
        .R(qspi_txq_n_32));
  FDRE \wscnt_reg[3] 
       (.C(clk),
        .CE(qspi_txq_n_26),
        .D(\wscnt_reg[4]_0 [2]),
        .Q(\rdata_reg[4]_0 [3]),
        .R(qspi_txq_n_32));
  FDSE \wscnt_reg[4] 
       (.C(clk),
        .CE(qspi_txq_n_26),
        .D(\wscnt_reg[4]_0 [3]),
        .Q(\rdata_reg[4]_0 [4]),
        .S(qspi_txq_n_32));
  FDRE \wscnt_reg[5] 
       (.C(clk),
        .CE(qspi_txq_n_26),
        .D(\wscnt_reg[4]_0 [4]),
        .Q(wscnt_reg__0[5]),
        .R(qspi_txq_n_32));
  FDRE \wscnt_reg[6] 
       (.C(clk),
        .CE(qspi_txq_n_26),
        .D(\wscnt_reg[4]_0 [5]),
        .Q(wscnt_reg__0[6]),
        .R(qspi_txq_n_32));
endmodule

(* ORIG_REF_NAME = "qspi_wrapper" *) 
module femto_bd_qspi_wrapper
   (qspi_d_resp,
    spi_mosi,
    nor_d_resp,
    nor_i_resp,
    spi_dir,
    spi_csb,
    spi_sclk,
    nor_d_fault,
    nor_i_fault,
    nor_d_rdata,
    qspi_d_rdata,
    clk,
    nor_d_addr,
    nor_d_req,
    rstn,
    nor_d_w_rb,
    nor_d_acc,
    nor_i_req,
    qspi_d_addr,
    qspi_d_w_rb,
    spi_miso,
    qspi_d_wdata,
    qspi_d_req,
    qspi_d_acc,
    nor_i_addr,
    nor_i_acc);
  output qspi_d_resp;
  output [3:0]spi_mosi;
  output nor_d_resp;
  output nor_i_resp;
  output [2:0]spi_dir;
  output spi_csb;
  output spi_sclk;
  output nor_d_fault;
  output nor_i_fault;
  output [31:0]nor_d_rdata;
  output [11:0]qspi_d_rdata;
  input clk;
  input [23:0]nor_d_addr;
  input nor_d_req;
  input rstn;
  input nor_d_w_rb;
  input [1:0]nor_d_acc;
  input nor_i_req;
  input [2:0]qspi_d_addr;
  input qspi_d_w_rb;
  input [3:0]spi_miso;
  input [15:0]qspi_d_wdata;
  input qspi_d_req;
  input [1:0]qspi_d_acc;
  input [23:0]nor_i_addr;
  input [1:0]nor_i_acc;

  wire bus_duplexer_n_0;
  wire bus_duplexer_n_1;
  wire bus_duplexer_n_10;
  wire bus_duplexer_n_11;
  wire bus_duplexer_n_12;
  wire bus_duplexer_n_13;
  wire bus_duplexer_n_14;
  wire bus_duplexer_n_15;
  wire bus_duplexer_n_16;
  wire bus_duplexer_n_17;
  wire bus_duplexer_n_18;
  wire bus_duplexer_n_19;
  wire bus_duplexer_n_2;
  wire bus_duplexer_n_20;
  wire bus_duplexer_n_21;
  wire bus_duplexer_n_22;
  wire bus_duplexer_n_23;
  wire bus_duplexer_n_24;
  wire bus_duplexer_n_25;
  wire bus_duplexer_n_26;
  wire bus_duplexer_n_27;
  wire bus_duplexer_n_28;
  wire bus_duplexer_n_3;
  wire bus_duplexer_n_4;
  wire bus_duplexer_n_5;
  wire bus_duplexer_n_6;
  wire bus_duplexer_n_7;
  wire bus_duplexer_n_8;
  wire bus_duplexer_n_9;
  wire clk;
  wire [25:0]d;
  wire [1:0]nor_d_acc;
  wire [23:0]nor_d_addr;
  wire nor_d_fault;
  wire [31:0]nor_d_rdata;
  wire nor_d_req;
  wire nor_d_resp;
  wire nor_d_w_rb;
  wire [1:0]nor_i_acc;
  wire [23:0]nor_i_addr;
  wire nor_i_fault;
  wire nor_i_req;
  wire nor_i_resp;
  wire nor_resp;
  wire qspi_controller_n_1;
  wire [1:0]qspi_d_acc;
  wire [2:0]qspi_d_addr;
  wire [11:0]qspi_d_rdata;
  wire qspi_d_req;
  wire qspi_d_resp;
  wire qspi_d_w_rb;
  wire [15:0]qspi_d_wdata;
  wire rstn;
  wire spi_csb;
  wire [2:0]spi_dir;
  wire [3:0]spi_miso;
  wire [3:0]spi_mosi;
  wire spi_sclk;

  femto_bd_bus_duplexer bus_duplexer
       (.D({bus_duplexer_n_0,bus_duplexer_n_1,bus_duplexer_n_2,bus_duplexer_n_3,bus_duplexer_n_4,bus_duplexer_n_5,bus_duplexer_n_6,bus_duplexer_n_7,bus_duplexer_n_8,bus_duplexer_n_9,bus_duplexer_n_10,bus_duplexer_n_11,bus_duplexer_n_12,bus_duplexer_n_13,bus_duplexer_n_14,bus_duplexer_n_15,bus_duplexer_n_16,bus_duplexer_n_17,bus_duplexer_n_18,bus_duplexer_n_19,bus_duplexer_n_20,bus_duplexer_n_21,bus_duplexer_n_22,bus_duplexer_n_23,bus_duplexer_n_24,bus_duplexer_n_25}),
        .Q(d),
        .SR(qspi_controller_n_1),
        .clk(clk),
        .\cnt_reg[0] (bus_duplexer_n_27),
        .\d_reg[0] (bus_duplexer_n_26),
        .nor_d_acc(nor_d_acc),
        .nor_d_addr(nor_d_addr),
        .nor_d_fault(nor_d_fault),
        .nor_d_req(nor_d_req),
        .nor_d_resp(nor_d_resp),
        .nor_d_w_rb(nor_d_w_rb),
        .nor_i_acc(nor_i_acc),
        .nor_i_addr(nor_i_addr),
        .nor_i_fault(nor_i_fault),
        .nor_i_req(nor_i_req),
        .nor_i_resp(nor_i_resp),
        .nor_resp(nor_resp),
        .\rdata_reg[31] (bus_duplexer_n_28),
        .rstn(rstn));
  femto_bd_qspi_controller qspi_controller
       (.D({bus_duplexer_n_0,bus_duplexer_n_1,bus_duplexer_n_2,bus_duplexer_n_3,bus_duplexer_n_4,bus_duplexer_n_5,bus_duplexer_n_6,bus_duplexer_n_7,bus_duplexer_n_8,bus_duplexer_n_9,bus_duplexer_n_10,bus_duplexer_n_11,bus_duplexer_n_12,bus_duplexer_n_13,bus_duplexer_n_14,bus_duplexer_n_15,bus_duplexer_n_16,bus_duplexer_n_17,bus_duplexer_n_18,bus_duplexer_n_19,bus_duplexer_n_20,bus_duplexer_n_21,bus_duplexer_n_22,bus_duplexer_n_23,bus_duplexer_n_24,bus_duplexer_n_25}),
        .Q(d),
        .SR(qspi_controller_n_1),
        .clk(clk),
        .\d_reg[0] (bus_duplexer_n_26),
        .\d_reg[0]_0 (bus_duplexer_n_27),
        .\d_reg[0]_1 (bus_duplexer_n_28),
        .nor_d_rdata(nor_d_rdata),
        .nor_resp(nor_resp),
        .qspi_d_acc(qspi_d_acc),
        .qspi_d_addr(qspi_d_addr),
        .qspi_d_rdata(qspi_d_rdata),
        .qspi_d_req(qspi_d_req),
        .qspi_d_resp(qspi_d_resp),
        .qspi_d_w_rb(qspi_d_w_rb),
        .qspi_d_wdata(qspi_d_wdata),
        .rstn(rstn),
        .spi_csb(spi_csb),
        .spi_dir(spi_dir),
        .spi_miso(spi_miso),
        .spi_mosi(spi_mosi),
        .spi_sclk(spi_sclk));
endmodule

(* ORIG_REF_NAME = "regfile" *) 
module femto_bd_regfile
   (\d_reg[113] ,
    \d_reg[112] ,
    \d_reg[111] ,
    \d_reg[110] ,
    \d_reg[109] ,
    \d_reg[27] ,
    \d_reg[27]_0 ,
    \d_reg[26] ,
    \d_reg[25] ,
    \d_reg[24] ,
    \d_reg[105] ,
    \d_reg[23] ,
    \d_reg[23]_0 ,
    \d_reg[104] ,
    \d_reg[103] ,
    \d_reg[102] ,
    \d_reg[101] ,
    \d_reg[100] ,
    \d_reg[99] ,
    \d_reg[98] ,
    \d_reg[15] ,
    \d_reg[96] ,
    \d_reg[14] ,
    \d_reg[14]_0 ,
    \d_reg[13] ,
    \d_reg[13]_0 ,
    \d_reg[12] ,
    \d_reg[11] ,
    \d_reg[92] ,
    \d_reg[10] ,
    \d_reg[10]_0 ,
    \d_reg[91] ,
    \d_reg[9] ,
    \d_reg[9]_0 ,
    \d_reg[90] ,
    \d_reg[7] ,
    \d_reg[6] ,
    \d_reg[5] ,
    \d_reg[4] ,
    \d_reg[3] ,
    \d_reg[2] ,
    \d_reg[1] ,
    \d_reg[0] ,
    \d_reg[113]_0 ,
    \d_reg[112]_0 ,
    \d_reg[116] ,
    \d_reg[82] ,
    \d_reg[83] ,
    \d_reg[117] ,
    \d_reg[118] ,
    \d_reg[119] ,
    \d_reg[122] ,
    \d_reg[120] ,
    \d_reg[121] ,
    \d_reg[123] ,
    \d_reg[124] ,
    \d_reg[93] ,
    \d_reg[96]_0 ,
    \d_reg[128] ,
    \d_reg[128]_0 ,
    \d_reg[94] ,
    \d_reg[95] ,
    \d_reg[129] ,
    \d_reg[98]_0 ,
    \d_reg[99]_0 ,
    \d_reg[102]_0 ,
    \d_reg[100]_0 ,
    \d_reg[101]_0 ,
    \d_reg[103]_0 ,
    \d_reg[104]_0 ,
    \d_reg[105]_0 ,
    \d_reg[108] ,
    \d_reg[106] ,
    \d_reg[107] ,
    \d_reg[109]_0 ,
    \d_reg[110]_0 ,
    \d_reg[111]_0 ,
    \s1_reg[57] ,
    p_8_in,
    \s1_reg[55] ,
    \s1_reg[54] ,
    \s1_reg[54]_rep ,
    \s1_reg[52] ,
    \s1_reg[51] ,
    \s1_reg[50] ,
    \s1_reg[49] ,
    E,
    D,
    clk,
    \s2_reg[0] ,
    \s2_reg[0]_0 ,
    \s2_reg[0]_1 ,
    \s2_reg[0]_2 ,
    \s2_reg[0]_3 ,
    \s2_reg[0]_4 ,
    \s2_reg[0]_5 ,
    \s2_reg[0]_6 ,
    \s2_reg[0]_7 ,
    \s2_reg[0]_8 ,
    \s2_reg[0]_9 ,
    \s2_reg[0]_10 ,
    \s2_reg[0]_11 ,
    \s2_reg[0]_12 );
  output \d_reg[113] ;
  output \d_reg[112] ;
  output \d_reg[111] ;
  output \d_reg[110] ;
  output \d_reg[109] ;
  output \d_reg[27] ;
  output \d_reg[27]_0 ;
  output \d_reg[26] ;
  output \d_reg[25] ;
  output \d_reg[24] ;
  output \d_reg[105] ;
  output \d_reg[23] ;
  output \d_reg[23]_0 ;
  output \d_reg[104] ;
  output \d_reg[103] ;
  output \d_reg[102] ;
  output \d_reg[101] ;
  output \d_reg[100] ;
  output \d_reg[99] ;
  output \d_reg[98] ;
  output \d_reg[15] ;
  output \d_reg[96] ;
  output \d_reg[14] ;
  output \d_reg[14]_0 ;
  output \d_reg[13] ;
  output \d_reg[13]_0 ;
  output \d_reg[12] ;
  output \d_reg[11] ;
  output \d_reg[92] ;
  output \d_reg[10] ;
  output \d_reg[10]_0 ;
  output \d_reg[91] ;
  output \d_reg[9] ;
  output \d_reg[9]_0 ;
  output \d_reg[90] ;
  output \d_reg[7] ;
  output \d_reg[6] ;
  output \d_reg[5] ;
  output \d_reg[4] ;
  output \d_reg[3] ;
  output \d_reg[2] ;
  output \d_reg[1] ;
  output \d_reg[0] ;
  output \d_reg[113]_0 ;
  output \d_reg[112]_0 ;
  output \d_reg[116] ;
  output \d_reg[82] ;
  output \d_reg[83] ;
  output \d_reg[117] ;
  output \d_reg[118] ;
  output \d_reg[119] ;
  output \d_reg[122] ;
  output \d_reg[120] ;
  output \d_reg[121] ;
  output \d_reg[123] ;
  output \d_reg[124] ;
  output \d_reg[93] ;
  output \d_reg[96]_0 ;
  output \d_reg[128] ;
  output \d_reg[128]_0 ;
  output \d_reg[94] ;
  output \d_reg[95] ;
  output \d_reg[129] ;
  output \d_reg[98]_0 ;
  output \d_reg[99]_0 ;
  output \d_reg[102]_0 ;
  output \d_reg[100]_0 ;
  output \d_reg[101]_0 ;
  output \d_reg[103]_0 ;
  output \d_reg[104]_0 ;
  output \d_reg[105]_0 ;
  output \d_reg[108] ;
  output \d_reg[106] ;
  output \d_reg[107] ;
  output \d_reg[109]_0 ;
  output \d_reg[110]_0 ;
  output \d_reg[111]_0 ;
  input \s1_reg[57] ;
  input p_8_in;
  input \s1_reg[55] ;
  input \s1_reg[54] ;
  input \s1_reg[54]_rep ;
  input \s1_reg[52] ;
  input \s1_reg[51] ;
  input \s1_reg[50] ;
  input \s1_reg[49] ;
  input [0:0]E;
  input [31:0]D;
  input clk;
  input [0:0]\s2_reg[0] ;
  input [0:0]\s2_reg[0]_0 ;
  input [0:0]\s2_reg[0]_1 ;
  input [0:0]\s2_reg[0]_2 ;
  input [0:0]\s2_reg[0]_3 ;
  input [0:0]\s2_reg[0]_4 ;
  input [0:0]\s2_reg[0]_5 ;
  input [0:0]\s2_reg[0]_6 ;
  input [0:0]\s2_reg[0]_7 ;
  input [0:0]\s2_reg[0]_8 ;
  input [0:0]\s2_reg[0]_9 ;
  input [0:0]\s2_reg[0]_10 ;
  input [0:0]\s2_reg[0]_11 ;
  input [0:0]\s2_reg[0]_12 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\STAGE1.x[10]__0 ;
  wire [31:0]\STAGE1.x[11]__0 ;
  wire [31:0]\STAGE1.x[12]__0 ;
  wire [31:0]\STAGE1.x[13]__0 ;
  wire [31:0]\STAGE1.x[14]__0 ;
  wire [31:0]\STAGE1.x[15]__0 ;
  wire [31:0]\STAGE1.x[1]__0 ;
  wire [31:0]\STAGE1.x[2]__0 ;
  wire [31:0]\STAGE1.x[3]__0 ;
  wire [31:0]\STAGE1.x[4]__0 ;
  wire [31:0]\STAGE1.x[5]__0 ;
  wire [31:0]\STAGE1.x[6]__0 ;
  wire [31:0]\STAGE1.x[7]__0 ;
  wire [31:0]\STAGE1.x[8]__0 ;
  wire [31:0]\STAGE1.x[9]__0 ;
  wire clk;
  wire \d[0]_i_5__1_n_0 ;
  wire \d[0]_i_6__0_n_0 ;
  wire \d[0]_i_7_n_0 ;
  wire \d[0]_i_8__0_n_0 ;
  wire \d[10]_i_10_n_0 ;
  wire \d[10]_i_7_n_0 ;
  wire \d[10]_i_8_n_0 ;
  wire \d[10]_i_9_n_0 ;
  wire \d[114]_i_10_n_0 ;
  wire \d[114]_i_11_n_0 ;
  wire \d[114]_i_8_n_0 ;
  wire \d[114]_i_9_n_0 ;
  wire \d[115]_i_11_n_0 ;
  wire \d[115]_i_12_n_0 ;
  wire \d[115]_i_13_n_0 ;
  wire \d[115]_i_14_n_0 ;
  wire \d[116]_i_10_n_0 ;
  wire \d[116]_i_11_n_0 ;
  wire \d[116]_i_8_n_0 ;
  wire \d[116]_i_9_n_0 ;
  wire \d[117]_i_10_n_0 ;
  wire \d[117]_i_11_n_0 ;
  wire \d[117]_i_8_n_0 ;
  wire \d[117]_i_9_n_0 ;
  wire \d[118]_i_10_n_0 ;
  wire \d[118]_i_11_n_0 ;
  wire \d[118]_i_8_n_0 ;
  wire \d[118]_i_9_n_0 ;
  wire \d[119]_i_10_n_0 ;
  wire \d[119]_i_11_n_0 ;
  wire \d[119]_i_8_n_0 ;
  wire \d[119]_i_9_n_0 ;
  wire \d[11]_i_5_n_0 ;
  wire \d[11]_i_6_n_0 ;
  wire \d[11]_i_7_n_0 ;
  wire \d[11]_i_8_n_0 ;
  wire \d[120]_i_10_n_0 ;
  wire \d[120]_i_11_n_0 ;
  wire \d[120]_i_8_n_0 ;
  wire \d[120]_i_9_n_0 ;
  wire \d[121]_i_10_n_0 ;
  wire \d[121]_i_11_n_0 ;
  wire \d[121]_i_8_n_0 ;
  wire \d[121]_i_9_n_0 ;
  wire \d[122]_i_10_n_0 ;
  wire \d[122]_i_11_n_0 ;
  wire \d[122]_i_8_n_0 ;
  wire \d[122]_i_9_n_0 ;
  wire \d[123]_i_10_n_0 ;
  wire \d[123]_i_11_n_0 ;
  wire \d[123]_i_8_n_0 ;
  wire \d[123]_i_9_n_0 ;
  wire \d[124]_i_10_n_0 ;
  wire \d[124]_i_11_n_0 ;
  wire \d[124]_i_8_n_0 ;
  wire \d[124]_i_9_n_0 ;
  wire \d[125]_i_10_n_0 ;
  wire \d[125]_i_11_n_0 ;
  wire \d[125]_i_8_n_0 ;
  wire \d[125]_i_9_n_0 ;
  wire \d[126]_i_10_n_0 ;
  wire \d[126]_i_11_n_0 ;
  wire \d[126]_i_8_n_0 ;
  wire \d[126]_i_9_n_0 ;
  wire \d[127]_i_10_n_0 ;
  wire \d[127]_i_11_n_0 ;
  wire \d[127]_i_8_n_0 ;
  wire \d[127]_i_9_n_0 ;
  wire \d[128]_i_10_n_0 ;
  wire \d[128]_i_11_n_0 ;
  wire \d[128]_i_12_n_0 ;
  wire \d[128]_i_9_n_0 ;
  wire \d[129]_i_10_n_0 ;
  wire \d[129]_i_11_n_0 ;
  wire \d[129]_i_8_n_0 ;
  wire \d[129]_i_9_n_0 ;
  wire \d[12]_i_6_n_0 ;
  wire \d[12]_i_7_n_0 ;
  wire \d[12]_i_8_n_0 ;
  wire \d[12]_i_9_n_0 ;
  wire \d[130]_i_10_n_0 ;
  wire \d[130]_i_11_n_0 ;
  wire \d[130]_i_8_n_0 ;
  wire \d[130]_i_9_n_0 ;
  wire \d[131]_i_10_n_0 ;
  wire \d[131]_i_11_n_0 ;
  wire \d[131]_i_8_n_0 ;
  wire \d[131]_i_9_n_0 ;
  wire \d[132]_i_10_n_0 ;
  wire \d[132]_i_11_n_0 ;
  wire \d[132]_i_8_n_0 ;
  wire \d[132]_i_9_n_0 ;
  wire \d[133]_i_10_n_0 ;
  wire \d[133]_i_11_n_0 ;
  wire \d[133]_i_8_n_0 ;
  wire \d[133]_i_9_n_0 ;
  wire \d[134]_i_10_n_0 ;
  wire \d[134]_i_11_n_0 ;
  wire \d[134]_i_8_n_0 ;
  wire \d[134]_i_9_n_0 ;
  wire \d[135]_i_10_n_0 ;
  wire \d[135]_i_11_n_0 ;
  wire \d[135]_i_8_n_0 ;
  wire \d[135]_i_9_n_0 ;
  wire \d[136]_i_10_n_0 ;
  wire \d[136]_i_11_n_0 ;
  wire \d[136]_i_8_n_0 ;
  wire \d[136]_i_9_n_0 ;
  wire \d[137]_i_10_n_0 ;
  wire \d[137]_i_11_n_0 ;
  wire \d[137]_i_12_n_0 ;
  wire \d[137]_i_9_n_0 ;
  wire \d[138]_i_10_n_0 ;
  wire \d[138]_i_11_n_0 ;
  wire \d[138]_i_8_n_0 ;
  wire \d[138]_i_9_n_0 ;
  wire \d[139]_i_10_n_0 ;
  wire \d[139]_i_11_n_0 ;
  wire \d[139]_i_8_n_0 ;
  wire \d[139]_i_9_n_0 ;
  wire \d[13]_i_10_n_0 ;
  wire \d[13]_i_7_n_0 ;
  wire \d[13]_i_8_n_0 ;
  wire \d[13]_i_9_n_0 ;
  wire \d[140]_i_10_n_0 ;
  wire \d[140]_i_11_n_0 ;
  wire \d[140]_i_8_n_0 ;
  wire \d[140]_i_9_n_0 ;
  wire \d[141]_i_10_n_0 ;
  wire \d[141]_i_11_n_0 ;
  wire \d[141]_i_12_n_0 ;
  wire \d[141]_i_9_n_0 ;
  wire \d[142]_i_10_n_0 ;
  wire \d[142]_i_11_n_0 ;
  wire \d[142]_i_8_n_0 ;
  wire \d[142]_i_9_n_0 ;
  wire \d[143]_i_10_n_0 ;
  wire \d[143]_i_11_n_0 ;
  wire \d[143]_i_8_n_0 ;
  wire \d[143]_i_9_n_0 ;
  wire \d[144]_i_10_n_0 ;
  wire \d[144]_i_11_n_0 ;
  wire \d[144]_i_8_n_0 ;
  wire \d[144]_i_9_n_0 ;
  wire \d[145]_i_12_n_0 ;
  wire \d[145]_i_13_n_0 ;
  wire \d[145]_i_14_n_0 ;
  wire \d[145]_i_15_n_0 ;
  wire \d[14]_i_10_n_0 ;
  wire \d[14]_i_7_n_0 ;
  wire \d[14]_i_8_n_0 ;
  wire \d[14]_i_9_n_0 ;
  wire \d[15]_i_5_n_0 ;
  wire \d[15]_i_6_n_0 ;
  wire \d[15]_i_7_n_0 ;
  wire \d[15]_i_8_n_0 ;
  wire \d[16]_i_5_n_0 ;
  wire \d[16]_i_6_n_0 ;
  wire \d[16]_i_7_n_0 ;
  wire \d[16]_i_8_n_0 ;
  wire \d[17]_i_5_n_0 ;
  wire \d[17]_i_6_n_0 ;
  wire \d[17]_i_7_n_0 ;
  wire \d[17]_i_8_n_0 ;
  wire \d[18]_i_5_n_0 ;
  wire \d[18]_i_6_n_0 ;
  wire \d[18]_i_7_n_0 ;
  wire \d[18]_i_8_n_0 ;
  wire \d[19]_i_6_n_0 ;
  wire \d[19]_i_7_n_0 ;
  wire \d[19]_i_8_n_0 ;
  wire \d[19]_i_9_n_0 ;
  wire \d[1]_i_4_n_0 ;
  wire \d[1]_i_5_n_0 ;
  wire \d[1]_i_6_n_0 ;
  wire \d[1]_i_7_n_0 ;
  wire \d[20]_i_5_n_0 ;
  wire \d[20]_i_6_n_0 ;
  wire \d[20]_i_7_n_0 ;
  wire \d[20]_i_8_n_0 ;
  wire \d[21]_i_6_n_0 ;
  wire \d[21]_i_7_n_0 ;
  wire \d[21]_i_8_n_0 ;
  wire \d[21]_i_9_n_0 ;
  wire \d[22]_i_5_n_0 ;
  wire \d[22]_i_6_n_0 ;
  wire \d[22]_i_7_n_0 ;
  wire \d[22]_i_8_n_0 ;
  wire \d[23]_i_6_n_0 ;
  wire \d[23]_i_7_n_0 ;
  wire \d[23]_i_8_n_0 ;
  wire \d[23]_i_9_n_0 ;
  wire \d[24]_i_5_n_0 ;
  wire \d[24]_i_6_n_0 ;
  wire \d[24]_i_7_n_0 ;
  wire \d[24]_i_8_n_0 ;
  wire \d[25]_i_5_n_0 ;
  wire \d[25]_i_6_n_0 ;
  wire \d[25]_i_7_n_0 ;
  wire \d[25]_i_8_n_0 ;
  wire \d[26]_i_5_n_0 ;
  wire \d[26]_i_6_n_0 ;
  wire \d[26]_i_7_n_0 ;
  wire \d[26]_i_8_n_0 ;
  wire \d[27]_i_6_n_0 ;
  wire \d[27]_i_7_n_0 ;
  wire \d[27]_i_8_n_0 ;
  wire \d[27]_i_9_n_0 ;
  wire \d[28]_i_6_n_0 ;
  wire \d[28]_i_7_n_0 ;
  wire \d[28]_i_8_n_0 ;
  wire \d[28]_i_9_n_0 ;
  wire \d[29]_i_6_n_0 ;
  wire \d[29]_i_7_n_0 ;
  wire \d[29]_i_8_n_0 ;
  wire \d[29]_i_9_n_0 ;
  wire \d[2]_i_5_n_0 ;
  wire \d[2]_i_6_n_0 ;
  wire \d[2]_i_7_n_0 ;
  wire \d[2]_i_8_n_0 ;
  wire \d[30]_i_6_n_0 ;
  wire \d[30]_i_7_n_0 ;
  wire \d[30]_i_8_n_0 ;
  wire \d[30]_i_9_n_0 ;
  wire \d[31]_i_10_n_0 ;
  wire \d[31]_i_11_n_0 ;
  wire \d[31]_i_8_n_0 ;
  wire \d[31]_i_9_n_0 ;
  wire \d[3]_i_4_n_0 ;
  wire \d[3]_i_5_n_0 ;
  wire \d[3]_i_6_n_0 ;
  wire \d[3]_i_7_n_0 ;
  wire \d[4]_i_5_n_0 ;
  wire \d[4]_i_6_n_0 ;
  wire \d[4]_i_7_n_0 ;
  wire \d[4]_i_8_n_0 ;
  wire \d[5]_i_4_n_0 ;
  wire \d[5]_i_5_n_0 ;
  wire \d[5]_i_6_n_0 ;
  wire \d[5]_i_7_n_0 ;
  wire \d[6]_i_4_n_0 ;
  wire \d[6]_i_5_n_0 ;
  wire \d[6]_i_6_n_0 ;
  wire \d[6]_i_7_n_0 ;
  wire \d[7]_i_4_n_0 ;
  wire \d[7]_i_5_n_0 ;
  wire \d[7]_i_6_n_0 ;
  wire \d[7]_i_7_n_0 ;
  wire \d[8]_i_5_n_0 ;
  wire \d[8]_i_6_n_0 ;
  wire \d[8]_i_7_n_0 ;
  wire \d[8]_i_8_n_0 ;
  wire \d[9]_i_10_n_0 ;
  wire \d[9]_i_7_n_0 ;
  wire \d[9]_i_8_n_0 ;
  wire \d[9]_i_9_n_0 ;
  wire \d_reg[0] ;
  wire \d_reg[100] ;
  wire \d_reg[100]_0 ;
  wire \d_reg[101] ;
  wire \d_reg[101]_0 ;
  wire \d_reg[102] ;
  wire \d_reg[102]_0 ;
  wire \d_reg[103] ;
  wire \d_reg[103]_0 ;
  wire \d_reg[104] ;
  wire \d_reg[104]_0 ;
  wire \d_reg[105] ;
  wire \d_reg[105]_0 ;
  wire \d_reg[106] ;
  wire \d_reg[107] ;
  wire \d_reg[108] ;
  wire \d_reg[109] ;
  wire \d_reg[109]_0 ;
  wire \d_reg[10] ;
  wire \d_reg[10]_0 ;
  wire \d_reg[110] ;
  wire \d_reg[110]_0 ;
  wire \d_reg[111] ;
  wire \d_reg[111]_0 ;
  wire \d_reg[112] ;
  wire \d_reg[112]_0 ;
  wire \d_reg[113] ;
  wire \d_reg[113]_0 ;
  wire \d_reg[116] ;
  wire \d_reg[117] ;
  wire \d_reg[118] ;
  wire \d_reg[119] ;
  wire \d_reg[11] ;
  wire \d_reg[120] ;
  wire \d_reg[121] ;
  wire \d_reg[122] ;
  wire \d_reg[123] ;
  wire \d_reg[124] ;
  wire \d_reg[128] ;
  wire \d_reg[128]_0 ;
  wire \d_reg[129] ;
  wire \d_reg[12] ;
  wire \d_reg[13] ;
  wire \d_reg[13]_0 ;
  wire \d_reg[14] ;
  wire \d_reg[14]_0 ;
  wire \d_reg[15] ;
  wire \d_reg[1] ;
  wire \d_reg[23] ;
  wire \d_reg[23]_0 ;
  wire \d_reg[24] ;
  wire \d_reg[25] ;
  wire \d_reg[26] ;
  wire \d_reg[27] ;
  wire \d_reg[27]_0 ;
  wire \d_reg[2] ;
  wire \d_reg[3] ;
  wire \d_reg[4] ;
  wire \d_reg[5] ;
  wire \d_reg[6] ;
  wire \d_reg[7] ;
  wire \d_reg[82] ;
  wire \d_reg[83] ;
  wire \d_reg[90] ;
  wire \d_reg[91] ;
  wire \d_reg[92] ;
  wire \d_reg[93] ;
  wire \d_reg[94] ;
  wire \d_reg[95] ;
  wire \d_reg[96] ;
  wire \d_reg[96]_0 ;
  wire \d_reg[98] ;
  wire \d_reg[98]_0 ;
  wire \d_reg[99] ;
  wire \d_reg[99]_0 ;
  wire \d_reg[9] ;
  wire \d_reg[9]_0 ;
  wire p_8_in;
  wire \s1_reg[49] ;
  wire \s1_reg[50] ;
  wire \s1_reg[51] ;
  wire \s1_reg[52] ;
  wire \s1_reg[54] ;
  wire \s1_reg[54]_rep ;
  wire \s1_reg[55] ;
  wire \s1_reg[57] ;
  wire [0:0]\s2_reg[0] ;
  wire [0:0]\s2_reg[0]_0 ;
  wire [0:0]\s2_reg[0]_1 ;
  wire [0:0]\s2_reg[0]_10 ;
  wire [0:0]\s2_reg[0]_11 ;
  wire [0:0]\s2_reg[0]_12 ;
  wire [0:0]\s2_reg[0]_2 ;
  wire [0:0]\s2_reg[0]_3 ;
  wire [0:0]\s2_reg[0]_4 ;
  wire [0:0]\s2_reg[0]_5 ;
  wire [0:0]\s2_reg[0]_6 ;
  wire [0:0]\s2_reg[0]_7 ;
  wire [0:0]\s2_reg[0]_8 ;
  wire [0:0]\s2_reg[0]_9 ;

  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[0]_i_4__1 
       (.I0(\d[0]_i_5__1_n_0 ),
        .I1(\d[0]_i_6__0_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[0]_i_7_n_0 ),
        .I4(p_8_in),
        .I5(\d[0]_i_8__0_n_0 ),
        .O(\d_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[0]_i_5__1 
       (.I0(\STAGE1.x[15]__0 [0]),
        .I1(\STAGE1.x[14]__0 [0]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [0]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [0]),
        .O(\d[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[0]_i_6__0 
       (.I0(\STAGE1.x[11]__0 [0]),
        .I1(\STAGE1.x[10]__0 [0]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [0]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [0]),
        .O(\d[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[0]_i_7 
       (.I0(\STAGE1.x[7]__0 [0]),
        .I1(\STAGE1.x[6]__0 [0]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [0]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [0]),
        .O(\d[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[0]_i_8__0 
       (.I0(\STAGE1.x[3]__0 [0]),
        .I1(\STAGE1.x[2]__0 [0]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54]_rep ),
        .I4(\STAGE1.x[1]__0 [0]),
        .O(\d[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[105]_i_5 
       (.I0(\d[23]_i_7_n_0 ),
        .I1(\d[23]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[23]_i_9_n_0 ),
        .I4(p_8_in),
        .I5(\d[23]_i_8_n_0 ),
        .O(\d_reg[105] ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[109]_i_5 
       (.I0(\d[27]_i_7_n_0 ),
        .I1(\d[27]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[27]_i_9_n_0 ),
        .I4(p_8_in),
        .I5(\d[27]_i_8_n_0 ),
        .O(\d_reg[109] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[10]_i_10 
       (.I0(\STAGE1.x[7]__0 [10]),
        .I1(\STAGE1.x[6]__0 [10]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [10]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [10]),
        .O(\d[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[10]_i_7 
       (.I0(\STAGE1.x[11]__0 [10]),
        .I1(\STAGE1.x[10]__0 [10]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [10]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [10]),
        .O(\d[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[10]_i_8 
       (.I0(\STAGE1.x[15]__0 [10]),
        .I1(\STAGE1.x[14]__0 [10]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [10]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [10]),
        .O(\d[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[10]_i_9 
       (.I0(\STAGE1.x[3]__0 [10]),
        .I1(\STAGE1.x[2]__0 [10]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54]_rep ),
        .I4(\STAGE1.x[1]__0 [10]),
        .O(\d[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[114]_i_10 
       (.I0(\STAGE1.x[7]__0 [0]),
        .I1(\STAGE1.x[6]__0 [0]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [0]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [0]),
        .O(\d[114]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[114]_i_11 
       (.I0(\STAGE1.x[1]__0 [0]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [0]),
        .I4(\STAGE1.x[3]__0 [0]),
        .I5(\s1_reg[51] ),
        .O(\d[114]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[114]_i_5 
       (.I0(\d[114]_i_8_n_0 ),
        .I1(\d[114]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[114]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[114]_i_11_n_0 ),
        .O(\d_reg[82] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[114]_i_8 
       (.I0(\STAGE1.x[11]__0 [0]),
        .I1(\STAGE1.x[10]__0 [0]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [0]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [0]),
        .O(\d[114]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[114]_i_9 
       (.I0(\STAGE1.x[15]__0 [0]),
        .I1(\STAGE1.x[14]__0 [0]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [0]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [0]),
        .O(\d[114]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[115]_i_11 
       (.I0(\STAGE1.x[11]__0 [1]),
        .I1(\STAGE1.x[10]__0 [1]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [1]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [1]),
        .O(\d[115]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[115]_i_12 
       (.I0(\STAGE1.x[15]__0 [1]),
        .I1(\STAGE1.x[14]__0 [1]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [1]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [1]),
        .O(\d[115]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[115]_i_13 
       (.I0(\STAGE1.x[7]__0 [1]),
        .I1(\STAGE1.x[6]__0 [1]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [1]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [1]),
        .O(\d[115]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[115]_i_14 
       (.I0(\STAGE1.x[1]__0 [1]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [1]),
        .I4(\STAGE1.x[3]__0 [1]),
        .I5(\s1_reg[51] ),
        .O(\d[115]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[115]_i_9 
       (.I0(\d[115]_i_11_n_0 ),
        .I1(\d[115]_i_12_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[115]_i_13_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[115]_i_14_n_0 ),
        .O(\d_reg[83] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[116]_i_10 
       (.I0(\STAGE1.x[7]__0 [2]),
        .I1(\STAGE1.x[6]__0 [2]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [2]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [2]),
        .O(\d[116]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[116]_i_11 
       (.I0(\STAGE1.x[1]__0 [2]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [2]),
        .I4(\STAGE1.x[3]__0 [2]),
        .I5(\s1_reg[51] ),
        .O(\d[116]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h50503030505F3F3F)) 
    \d[116]_i_7 
       (.I0(\d[116]_i_8_n_0 ),
        .I1(\d[116]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[116]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[116]_i_11_n_0 ),
        .O(\d_reg[116] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[116]_i_8 
       (.I0(\STAGE1.x[15]__0 [2]),
        .I1(\STAGE1.x[14]__0 [2]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [2]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [2]),
        .O(\d[116]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[116]_i_9 
       (.I0(\STAGE1.x[11]__0 [2]),
        .I1(\STAGE1.x[10]__0 [2]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [2]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [2]),
        .O(\d[116]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[117]_i_10 
       (.I0(\STAGE1.x[7]__0 [3]),
        .I1(\STAGE1.x[6]__0 [3]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [3]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [3]),
        .O(\d[117]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[117]_i_11 
       (.I0(\STAGE1.x[1]__0 [3]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [3]),
        .I4(\STAGE1.x[3]__0 [3]),
        .I5(\s1_reg[51] ),
        .O(\d[117]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[117]_i_7 
       (.I0(\d[117]_i_8_n_0 ),
        .I1(\d[117]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[117]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[117]_i_11_n_0 ),
        .O(\d_reg[117] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[117]_i_8 
       (.I0(\STAGE1.x[11]__0 [3]),
        .I1(\STAGE1.x[10]__0 [3]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [3]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [3]),
        .O(\d[117]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[117]_i_9 
       (.I0(\STAGE1.x[15]__0 [3]),
        .I1(\STAGE1.x[14]__0 [3]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [3]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [3]),
        .O(\d[117]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[118]_i_10 
       (.I0(\STAGE1.x[7]__0 [4]),
        .I1(\STAGE1.x[6]__0 [4]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [4]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [4]),
        .O(\d[118]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[118]_i_11 
       (.I0(\STAGE1.x[1]__0 [4]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [4]),
        .I4(\STAGE1.x[3]__0 [4]),
        .I5(\s1_reg[51] ),
        .O(\d[118]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h50503030505F3F3F)) 
    \d[118]_i_7 
       (.I0(\d[118]_i_8_n_0 ),
        .I1(\d[118]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[118]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[118]_i_11_n_0 ),
        .O(\d_reg[118] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[118]_i_8 
       (.I0(\STAGE1.x[15]__0 [4]),
        .I1(\STAGE1.x[14]__0 [4]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [4]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [4]),
        .O(\d[118]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[118]_i_9 
       (.I0(\STAGE1.x[11]__0 [4]),
        .I1(\STAGE1.x[10]__0 [4]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [4]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [4]),
        .O(\d[118]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[119]_i_10 
       (.I0(\STAGE1.x[7]__0 [5]),
        .I1(\STAGE1.x[6]__0 [5]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [5]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [5]),
        .O(\d[119]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[119]_i_11 
       (.I0(\STAGE1.x[1]__0 [5]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [5]),
        .I4(\STAGE1.x[3]__0 [5]),
        .I5(\s1_reg[51] ),
        .O(\d[119]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[119]_i_5 
       (.I0(\d[119]_i_8_n_0 ),
        .I1(\d[119]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[119]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[119]_i_11_n_0 ),
        .O(\d_reg[119] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[119]_i_8 
       (.I0(\STAGE1.x[11]__0 [5]),
        .I1(\STAGE1.x[10]__0 [5]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [5]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [5]),
        .O(\d[119]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[119]_i_9 
       (.I0(\STAGE1.x[15]__0 [5]),
        .I1(\STAGE1.x[14]__0 [5]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [5]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [5]),
        .O(\d[119]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h50305030503F5F3F)) 
    \d[11]_i_4 
       (.I0(\d[11]_i_5_n_0 ),
        .I1(\d[11]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[11]_i_7_n_0 ),
        .I5(\d[11]_i_8_n_0 ),
        .O(\d_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[11]_i_5 
       (.I0(\STAGE1.x[15]__0 [11]),
        .I1(\STAGE1.x[14]__0 [11]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [11]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [11]),
        .O(\d[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[11]_i_6 
       (.I0(\STAGE1.x[11]__0 [11]),
        .I1(\STAGE1.x[10]__0 [11]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [11]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [11]),
        .O(\d[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[11]_i_7 
       (.I0(\STAGE1.x[7]__0 [11]),
        .I1(\STAGE1.x[6]__0 [11]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [11]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [11]),
        .O(\d[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[11]_i_8 
       (.I0(\STAGE1.x[1]__0 [11]),
        .I1(\s1_reg[54]_rep ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [11]),
        .I4(\STAGE1.x[3]__0 [11]),
        .I5(p_8_in),
        .O(\d[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[120]_i_10 
       (.I0(\STAGE1.x[7]__0 [6]),
        .I1(\STAGE1.x[6]__0 [6]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [6]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [6]),
        .O(\d[120]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[120]_i_11 
       (.I0(\STAGE1.x[1]__0 [6]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [6]),
        .I4(\STAGE1.x[3]__0 [6]),
        .I5(\s1_reg[51] ),
        .O(\d[120]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[120]_i_7 
       (.I0(\d[120]_i_8_n_0 ),
        .I1(\d[120]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[120]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[120]_i_11_n_0 ),
        .O(\d_reg[120] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[120]_i_8 
       (.I0(\STAGE1.x[11]__0 [6]),
        .I1(\STAGE1.x[10]__0 [6]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [6]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [6]),
        .O(\d[120]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[120]_i_9 
       (.I0(\STAGE1.x[15]__0 [6]),
        .I1(\STAGE1.x[14]__0 [6]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [6]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [6]),
        .O(\d[120]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[121]_i_10 
       (.I0(\STAGE1.x[7]__0 [7]),
        .I1(\STAGE1.x[6]__0 [7]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [7]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [7]),
        .O(\d[121]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[121]_i_11 
       (.I0(\STAGE1.x[1]__0 [7]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [7]),
        .I4(\STAGE1.x[3]__0 [7]),
        .I5(\s1_reg[51] ),
        .O(\d[121]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[121]_i_5 
       (.I0(\d[121]_i_8_n_0 ),
        .I1(\d[121]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[121]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[121]_i_11_n_0 ),
        .O(\d_reg[121] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[121]_i_8 
       (.I0(\STAGE1.x[11]__0 [7]),
        .I1(\STAGE1.x[10]__0 [7]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [7]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [7]),
        .O(\d[121]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[121]_i_9 
       (.I0(\STAGE1.x[15]__0 [7]),
        .I1(\STAGE1.x[14]__0 [7]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [7]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [7]),
        .O(\d[121]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[122]_i_10 
       (.I0(\STAGE1.x[7]__0 [8]),
        .I1(\STAGE1.x[6]__0 [8]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [8]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [8]),
        .O(\d[122]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[122]_i_11 
       (.I0(\STAGE1.x[1]__0 [8]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [8]),
        .I4(\STAGE1.x[3]__0 [8]),
        .I5(\s1_reg[51] ),
        .O(\d[122]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h50503030505F3F3F)) 
    \d[122]_i_5 
       (.I0(\d[122]_i_8_n_0 ),
        .I1(\d[122]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[122]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[122]_i_11_n_0 ),
        .O(\d_reg[122] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[122]_i_8 
       (.I0(\STAGE1.x[15]__0 [8]),
        .I1(\STAGE1.x[14]__0 [8]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [8]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [8]),
        .O(\d[122]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[122]_i_9 
       (.I0(\STAGE1.x[11]__0 [8]),
        .I1(\STAGE1.x[10]__0 [8]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [8]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [8]),
        .O(\d[122]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[123]_i_10 
       (.I0(\STAGE1.x[7]__0 [9]),
        .I1(\STAGE1.x[6]__0 [9]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [9]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [9]),
        .O(\d[123]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[123]_i_11 
       (.I0(\STAGE1.x[1]__0 [9]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [9]),
        .I4(\STAGE1.x[3]__0 [9]),
        .I5(\s1_reg[51] ),
        .O(\d[123]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h50503030505F3F3F)) 
    \d[123]_i_5 
       (.I0(\d[123]_i_8_n_0 ),
        .I1(\d[123]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[123]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[123]_i_11_n_0 ),
        .O(\d_reg[123] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[123]_i_8 
       (.I0(\STAGE1.x[15]__0 [9]),
        .I1(\STAGE1.x[14]__0 [9]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [9]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [9]),
        .O(\d[123]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[123]_i_9 
       (.I0(\STAGE1.x[11]__0 [9]),
        .I1(\STAGE1.x[10]__0 [9]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [9]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [9]),
        .O(\d[123]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[124]_i_10 
       (.I0(\STAGE1.x[7]__0 [10]),
        .I1(\STAGE1.x[6]__0 [10]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [10]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [10]),
        .O(\d[124]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[124]_i_11 
       (.I0(\STAGE1.x[1]__0 [10]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [10]),
        .I4(\STAGE1.x[3]__0 [10]),
        .I5(\s1_reg[51] ),
        .O(\d[124]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[124]_i_5 
       (.I0(\d[124]_i_8_n_0 ),
        .I1(\d[124]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[124]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[124]_i_11_n_0 ),
        .O(\d_reg[124] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[124]_i_8 
       (.I0(\STAGE1.x[11]__0 [10]),
        .I1(\STAGE1.x[10]__0 [10]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [10]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [10]),
        .O(\d[124]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[124]_i_9 
       (.I0(\STAGE1.x[15]__0 [10]),
        .I1(\STAGE1.x[14]__0 [10]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [10]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [10]),
        .O(\d[124]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[125]_i_10 
       (.I0(\STAGE1.x[7]__0 [11]),
        .I1(\STAGE1.x[6]__0 [11]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [11]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [11]),
        .O(\d[125]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[125]_i_11 
       (.I0(\STAGE1.x[1]__0 [11]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [11]),
        .I4(\STAGE1.x[3]__0 [11]),
        .I5(\s1_reg[51] ),
        .O(\d[125]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[125]_i_7 
       (.I0(\d[125]_i_8_n_0 ),
        .I1(\d[125]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[125]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[125]_i_11_n_0 ),
        .O(\d_reg[93] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[125]_i_8 
       (.I0(\STAGE1.x[11]__0 [11]),
        .I1(\STAGE1.x[10]__0 [11]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [11]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [11]),
        .O(\d[125]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[125]_i_9 
       (.I0(\STAGE1.x[15]__0 [11]),
        .I1(\STAGE1.x[14]__0 [11]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [11]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [11]),
        .O(\d[125]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[126]_i_10 
       (.I0(\STAGE1.x[7]__0 [12]),
        .I1(\STAGE1.x[6]__0 [12]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [12]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [12]),
        .O(\d[126]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[126]_i_11 
       (.I0(\STAGE1.x[1]__0 [12]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [12]),
        .I4(\STAGE1.x[3]__0 [12]),
        .I5(\s1_reg[51] ),
        .O(\d[126]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[126]_i_7 
       (.I0(\d[126]_i_8_n_0 ),
        .I1(\d[126]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[126]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[126]_i_11_n_0 ),
        .O(\d_reg[94] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[126]_i_8 
       (.I0(\STAGE1.x[11]__0 [12]),
        .I1(\STAGE1.x[10]__0 [12]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [12]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [12]),
        .O(\d[126]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[126]_i_9 
       (.I0(\STAGE1.x[15]__0 [12]),
        .I1(\STAGE1.x[14]__0 [12]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [12]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [12]),
        .O(\d[126]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[127]_i_10 
       (.I0(\STAGE1.x[7]__0 [13]),
        .I1(\STAGE1.x[6]__0 [13]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [13]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [13]),
        .O(\d[127]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[127]_i_11 
       (.I0(\STAGE1.x[1]__0 [13]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [13]),
        .I4(\STAGE1.x[3]__0 [13]),
        .I5(\s1_reg[51] ),
        .O(\d[127]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[127]_i_7 
       (.I0(\d[127]_i_8_n_0 ),
        .I1(\d[127]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[127]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[127]_i_11_n_0 ),
        .O(\d_reg[95] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[127]_i_8 
       (.I0(\STAGE1.x[11]__0 [13]),
        .I1(\STAGE1.x[10]__0 [13]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [13]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [13]),
        .O(\d[127]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[127]_i_9 
       (.I0(\STAGE1.x[15]__0 [13]),
        .I1(\STAGE1.x[14]__0 [13]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [13]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [13]),
        .O(\d[127]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[128]_i_10 
       (.I0(\STAGE1.x[15]__0 [14]),
        .I1(\STAGE1.x[14]__0 [14]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [14]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [14]),
        .O(\d[128]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[128]_i_11 
       (.I0(\STAGE1.x[3]__0 [14]),
        .I1(\STAGE1.x[2]__0 [14]),
        .I2(\s1_reg[50] ),
        .I3(\s1_reg[49] ),
        .I4(\STAGE1.x[1]__0 [14]),
        .O(\d[128]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[128]_i_12 
       (.I0(\STAGE1.x[7]__0 [14]),
        .I1(\STAGE1.x[6]__0 [14]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [14]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [14]),
        .O(\d[128]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[128]_i_9 
       (.I0(\STAGE1.x[11]__0 [14]),
        .I1(\STAGE1.x[10]__0 [14]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [14]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [14]),
        .O(\d[128]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[129]_i_10 
       (.I0(\STAGE1.x[7]__0 [15]),
        .I1(\STAGE1.x[6]__0 [15]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [15]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [15]),
        .O(\d[129]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[129]_i_11 
       (.I0(\STAGE1.x[1]__0 [15]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [15]),
        .I4(\STAGE1.x[3]__0 [15]),
        .I5(\s1_reg[51] ),
        .O(\d[129]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[129]_i_7 
       (.I0(\d[129]_i_8_n_0 ),
        .I1(\d[129]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[129]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[129]_i_11_n_0 ),
        .O(\d_reg[129] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[129]_i_8 
       (.I0(\STAGE1.x[11]__0 [15]),
        .I1(\STAGE1.x[10]__0 [15]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [15]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [15]),
        .O(\d[129]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[129]_i_9 
       (.I0(\STAGE1.x[15]__0 [15]),
        .I1(\STAGE1.x[14]__0 [15]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [15]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [15]),
        .O(\d[129]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h50305030503F5F3F)) 
    \d[12]_i_3 
       (.I0(\d[12]_i_6_n_0 ),
        .I1(\d[12]_i_7_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[12]_i_8_n_0 ),
        .I5(\d[12]_i_9_n_0 ),
        .O(\d_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[12]_i_6 
       (.I0(\STAGE1.x[15]__0 [12]),
        .I1(\STAGE1.x[14]__0 [12]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [12]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [12]),
        .O(\d[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[12]_i_7 
       (.I0(\STAGE1.x[11]__0 [12]),
        .I1(\STAGE1.x[10]__0 [12]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [12]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [12]),
        .O(\d[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[12]_i_8 
       (.I0(\STAGE1.x[7]__0 [12]),
        .I1(\STAGE1.x[6]__0 [12]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [12]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [12]),
        .O(\d[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[12]_i_9 
       (.I0(\STAGE1.x[1]__0 [12]),
        .I1(\s1_reg[54]_rep ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [12]),
        .I4(\STAGE1.x[3]__0 [12]),
        .I5(p_8_in),
        .O(\d[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[130]_i_10 
       (.I0(\STAGE1.x[7]__0 [16]),
        .I1(\STAGE1.x[6]__0 [16]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [16]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [16]),
        .O(\d[130]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[130]_i_11 
       (.I0(\STAGE1.x[1]__0 [16]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [16]),
        .I4(\STAGE1.x[3]__0 [16]),
        .I5(\s1_reg[51] ),
        .O(\d[130]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[130]_i_5 
       (.I0(\d[130]_i_8_n_0 ),
        .I1(\d[130]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[130]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[130]_i_11_n_0 ),
        .O(\d_reg[98]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[130]_i_8 
       (.I0(\STAGE1.x[11]__0 [16]),
        .I1(\STAGE1.x[10]__0 [16]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [16]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [16]),
        .O(\d[130]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[130]_i_9 
       (.I0(\STAGE1.x[15]__0 [16]),
        .I1(\STAGE1.x[14]__0 [16]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [16]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [16]),
        .O(\d[130]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[131]_i_10 
       (.I0(\STAGE1.x[7]__0 [17]),
        .I1(\STAGE1.x[6]__0 [17]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [17]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [17]),
        .O(\d[131]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[131]_i_11 
       (.I0(\STAGE1.x[1]__0 [17]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [17]),
        .I4(\STAGE1.x[3]__0 [17]),
        .I5(\s1_reg[51] ),
        .O(\d[131]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h50503030505F3F3F)) 
    \d[131]_i_5 
       (.I0(\d[131]_i_8_n_0 ),
        .I1(\d[131]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[131]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[131]_i_11_n_0 ),
        .O(\d_reg[99]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[131]_i_8 
       (.I0(\STAGE1.x[15]__0 [17]),
        .I1(\STAGE1.x[14]__0 [17]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [17]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [17]),
        .O(\d[131]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[131]_i_9 
       (.I0(\STAGE1.x[11]__0 [17]),
        .I1(\STAGE1.x[10]__0 [17]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [17]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [17]),
        .O(\d[131]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[132]_i_10 
       (.I0(\STAGE1.x[7]__0 [18]),
        .I1(\STAGE1.x[6]__0 [18]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [18]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [18]),
        .O(\d[132]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[132]_i_11 
       (.I0(\STAGE1.x[1]__0 [18]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [18]),
        .I4(\STAGE1.x[3]__0 [18]),
        .I5(\s1_reg[51] ),
        .O(\d[132]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[132]_i_5 
       (.I0(\d[132]_i_8_n_0 ),
        .I1(\d[132]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[132]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[132]_i_11_n_0 ),
        .O(\d_reg[100]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[132]_i_8 
       (.I0(\STAGE1.x[11]__0 [18]),
        .I1(\STAGE1.x[10]__0 [18]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [18]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [18]),
        .O(\d[132]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[132]_i_9 
       (.I0(\STAGE1.x[15]__0 [18]),
        .I1(\STAGE1.x[14]__0 [18]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [18]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [18]),
        .O(\d[132]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[133]_i_10 
       (.I0(\STAGE1.x[7]__0 [19]),
        .I1(\STAGE1.x[6]__0 [19]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [19]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [19]),
        .O(\d[133]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[133]_i_11 
       (.I0(\STAGE1.x[1]__0 [19]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [19]),
        .I4(\STAGE1.x[3]__0 [19]),
        .I5(\s1_reg[51] ),
        .O(\d[133]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[133]_i_7 
       (.I0(\d[133]_i_8_n_0 ),
        .I1(\d[133]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[133]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[133]_i_11_n_0 ),
        .O(\d_reg[101]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[133]_i_8 
       (.I0(\STAGE1.x[11]__0 [19]),
        .I1(\STAGE1.x[10]__0 [19]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [19]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [19]),
        .O(\d[133]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[133]_i_9 
       (.I0(\STAGE1.x[15]__0 [19]),
        .I1(\STAGE1.x[14]__0 [19]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [19]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [19]),
        .O(\d[133]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[134]_i_10 
       (.I0(\STAGE1.x[7]__0 [20]),
        .I1(\STAGE1.x[6]__0 [20]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [20]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [20]),
        .O(\d[134]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[134]_i_11 
       (.I0(\STAGE1.x[1]__0 [20]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [20]),
        .I4(\STAGE1.x[3]__0 [20]),
        .I5(\s1_reg[51] ),
        .O(\d[134]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h50503030505F3F3F)) 
    \d[134]_i_5 
       (.I0(\d[134]_i_8_n_0 ),
        .I1(\d[134]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[134]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[134]_i_11_n_0 ),
        .O(\d_reg[102]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[134]_i_8 
       (.I0(\STAGE1.x[15]__0 [20]),
        .I1(\STAGE1.x[14]__0 [20]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [20]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [20]),
        .O(\d[134]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[134]_i_9 
       (.I0(\STAGE1.x[11]__0 [20]),
        .I1(\STAGE1.x[10]__0 [20]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [20]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [20]),
        .O(\d[134]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[135]_i_10 
       (.I0(\STAGE1.x[7]__0 [21]),
        .I1(\STAGE1.x[6]__0 [21]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [21]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [21]),
        .O(\d[135]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[135]_i_11 
       (.I0(\STAGE1.x[1]__0 [21]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [21]),
        .I4(\STAGE1.x[3]__0 [21]),
        .I5(\s1_reg[51] ),
        .O(\d[135]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[135]_i_7 
       (.I0(\d[135]_i_8_n_0 ),
        .I1(\d[135]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[135]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[135]_i_11_n_0 ),
        .O(\d_reg[103]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[135]_i_8 
       (.I0(\STAGE1.x[11]__0 [21]),
        .I1(\STAGE1.x[10]__0 [21]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [21]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [21]),
        .O(\d[135]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[135]_i_9 
       (.I0(\STAGE1.x[15]__0 [21]),
        .I1(\STAGE1.x[14]__0 [21]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [21]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [21]),
        .O(\d[135]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[136]_i_10 
       (.I0(\STAGE1.x[7]__0 [22]),
        .I1(\STAGE1.x[6]__0 [22]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [22]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [22]),
        .O(\d[136]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[136]_i_11 
       (.I0(\STAGE1.x[1]__0 [22]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [22]),
        .I4(\STAGE1.x[3]__0 [22]),
        .I5(\s1_reg[51] ),
        .O(\d[136]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h50503030505F3F3F)) 
    \d[136]_i_7 
       (.I0(\d[136]_i_8_n_0 ),
        .I1(\d[136]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[136]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[136]_i_11_n_0 ),
        .O(\d_reg[104]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[136]_i_8 
       (.I0(\STAGE1.x[15]__0 [22]),
        .I1(\STAGE1.x[14]__0 [22]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [22]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [22]),
        .O(\d[136]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[136]_i_9 
       (.I0(\STAGE1.x[11]__0 [22]),
        .I1(\STAGE1.x[10]__0 [22]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [22]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [22]),
        .O(\d[136]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[137]_i_10 
       (.I0(\STAGE1.x[15]__0 [23]),
        .I1(\STAGE1.x[14]__0 [23]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [23]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [23]),
        .O(\d[137]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[137]_i_11 
       (.I0(\STAGE1.x[7]__0 [23]),
        .I1(\STAGE1.x[6]__0 [23]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [23]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [23]),
        .O(\d[137]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[137]_i_12 
       (.I0(\STAGE1.x[1]__0 [23]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [23]),
        .I4(\STAGE1.x[3]__0 [23]),
        .I5(\s1_reg[51] ),
        .O(\d[137]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[137]_i_6 
       (.I0(\d[137]_i_9_n_0 ),
        .I1(\d[137]_i_10_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[137]_i_11_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[137]_i_12_n_0 ),
        .O(\d_reg[105]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[137]_i_9 
       (.I0(\STAGE1.x[11]__0 [23]),
        .I1(\STAGE1.x[10]__0 [23]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [23]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [23]),
        .O(\d[137]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[138]_i_10 
       (.I0(\STAGE1.x[7]__0 [24]),
        .I1(\STAGE1.x[6]__0 [24]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [24]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [24]),
        .O(\d[138]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[138]_i_11 
       (.I0(\STAGE1.x[1]__0 [24]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [24]),
        .I4(\STAGE1.x[3]__0 [24]),
        .I5(\s1_reg[51] ),
        .O(\d[138]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[138]_i_5 
       (.I0(\d[138]_i_8_n_0 ),
        .I1(\d[138]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[138]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[138]_i_11_n_0 ),
        .O(\d_reg[106] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[138]_i_8 
       (.I0(\STAGE1.x[11]__0 [24]),
        .I1(\STAGE1.x[10]__0 [24]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [24]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [24]),
        .O(\d[138]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[138]_i_9 
       (.I0(\STAGE1.x[15]__0 [24]),
        .I1(\STAGE1.x[14]__0 [24]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [24]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [24]),
        .O(\d[138]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[139]_i_10 
       (.I0(\STAGE1.x[7]__0 [25]),
        .I1(\STAGE1.x[6]__0 [25]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [25]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [25]),
        .O(\d[139]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[139]_i_11 
       (.I0(\STAGE1.x[1]__0 [25]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [25]),
        .I4(\STAGE1.x[3]__0 [25]),
        .I5(\s1_reg[51] ),
        .O(\d[139]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[139]_i_7 
       (.I0(\d[139]_i_8_n_0 ),
        .I1(\d[139]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[139]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[139]_i_11_n_0 ),
        .O(\d_reg[107] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[139]_i_8 
       (.I0(\STAGE1.x[11]__0 [25]),
        .I1(\STAGE1.x[10]__0 [25]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [25]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [25]),
        .O(\d[139]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[139]_i_9 
       (.I0(\STAGE1.x[15]__0 [25]),
        .I1(\STAGE1.x[14]__0 [25]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [25]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [25]),
        .O(\d[139]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[13]_i_10 
       (.I0(\STAGE1.x[7]__0 [13]),
        .I1(\STAGE1.x[6]__0 [13]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [13]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [13]),
        .O(\d[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[13]_i_7 
       (.I0(\STAGE1.x[11]__0 [13]),
        .I1(\STAGE1.x[10]__0 [13]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [13]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [13]),
        .O(\d[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[13]_i_8 
       (.I0(\STAGE1.x[15]__0 [13]),
        .I1(\STAGE1.x[14]__0 [13]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [13]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [13]),
        .O(\d[13]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[13]_i_9 
       (.I0(\STAGE1.x[3]__0 [13]),
        .I1(\STAGE1.x[2]__0 [13]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54]_rep ),
        .I4(\STAGE1.x[1]__0 [13]),
        .O(\d[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[140]_i_10 
       (.I0(\STAGE1.x[7]__0 [26]),
        .I1(\STAGE1.x[6]__0 [26]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [26]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [26]),
        .O(\d[140]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[140]_i_11 
       (.I0(\STAGE1.x[1]__0 [26]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [26]),
        .I4(\STAGE1.x[3]__0 [26]),
        .I5(\s1_reg[51] ),
        .O(\d[140]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h50503030505F3F3F)) 
    \d[140]_i_7 
       (.I0(\d[140]_i_8_n_0 ),
        .I1(\d[140]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[140]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[140]_i_11_n_0 ),
        .O(\d_reg[108] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[140]_i_8 
       (.I0(\STAGE1.x[15]__0 [26]),
        .I1(\STAGE1.x[14]__0 [26]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [26]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [26]),
        .O(\d[140]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[140]_i_9 
       (.I0(\STAGE1.x[11]__0 [26]),
        .I1(\STAGE1.x[10]__0 [26]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [26]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [26]),
        .O(\d[140]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[141]_i_10 
       (.I0(\STAGE1.x[15]__0 [27]),
        .I1(\STAGE1.x[14]__0 [27]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [27]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [27]),
        .O(\d[141]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[141]_i_11 
       (.I0(\STAGE1.x[7]__0 [27]),
        .I1(\STAGE1.x[6]__0 [27]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [27]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [27]),
        .O(\d[141]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[141]_i_12 
       (.I0(\STAGE1.x[1]__0 [27]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [27]),
        .I4(\STAGE1.x[3]__0 [27]),
        .I5(\s1_reg[51] ),
        .O(\d[141]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[141]_i_6 
       (.I0(\d[141]_i_9_n_0 ),
        .I1(\d[141]_i_10_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[141]_i_11_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[141]_i_12_n_0 ),
        .O(\d_reg[109]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[141]_i_9 
       (.I0(\STAGE1.x[11]__0 [27]),
        .I1(\STAGE1.x[10]__0 [27]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [27]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [27]),
        .O(\d[141]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[142]_i_10 
       (.I0(\STAGE1.x[7]__0 [28]),
        .I1(\STAGE1.x[6]__0 [28]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [28]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [28]),
        .O(\d[142]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[142]_i_11 
       (.I0(\STAGE1.x[1]__0 [28]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [28]),
        .I4(\STAGE1.x[3]__0 [28]),
        .I5(\s1_reg[51] ),
        .O(\d[142]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[142]_i_7 
       (.I0(\d[142]_i_8_n_0 ),
        .I1(\d[142]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[142]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[142]_i_11_n_0 ),
        .O(\d_reg[110]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[142]_i_8 
       (.I0(\STAGE1.x[11]__0 [28]),
        .I1(\STAGE1.x[10]__0 [28]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [28]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [28]),
        .O(\d[142]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[142]_i_9 
       (.I0(\STAGE1.x[15]__0 [28]),
        .I1(\STAGE1.x[14]__0 [28]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [28]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [28]),
        .O(\d[142]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[143]_i_10 
       (.I0(\STAGE1.x[7]__0 [29]),
        .I1(\STAGE1.x[6]__0 [29]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [29]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [29]),
        .O(\d[143]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[143]_i_11 
       (.I0(\STAGE1.x[1]__0 [29]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [29]),
        .I4(\STAGE1.x[3]__0 [29]),
        .I5(\s1_reg[51] ),
        .O(\d[143]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h50503030505F3F3F)) 
    \d[143]_i_7 
       (.I0(\d[143]_i_8_n_0 ),
        .I1(\d[143]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[143]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[143]_i_11_n_0 ),
        .O(\d_reg[111]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[143]_i_8 
       (.I0(\STAGE1.x[15]__0 [29]),
        .I1(\STAGE1.x[14]__0 [29]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [29]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [29]),
        .O(\d[143]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[143]_i_9 
       (.I0(\STAGE1.x[11]__0 [29]),
        .I1(\STAGE1.x[10]__0 [29]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [29]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [29]),
        .O(\d[143]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[144]_i_10 
       (.I0(\STAGE1.x[7]__0 [30]),
        .I1(\STAGE1.x[6]__0 [30]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [30]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [30]),
        .O(\d[144]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[144]_i_11 
       (.I0(\STAGE1.x[1]__0 [30]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [30]),
        .I4(\STAGE1.x[3]__0 [30]),
        .I5(\s1_reg[51] ),
        .O(\d[144]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[144]_i_7 
       (.I0(\d[144]_i_8_n_0 ),
        .I1(\d[144]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[144]_i_10_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[144]_i_11_n_0 ),
        .O(\d_reg[112]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[144]_i_8 
       (.I0(\STAGE1.x[11]__0 [30]),
        .I1(\STAGE1.x[10]__0 [30]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [30]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [30]),
        .O(\d[144]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[144]_i_9 
       (.I0(\STAGE1.x[15]__0 [30]),
        .I1(\STAGE1.x[14]__0 [30]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [30]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [30]),
        .O(\d[144]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h30305050303F5F5F)) 
    \d[145]_i_10 
       (.I0(\d[145]_i_12_n_0 ),
        .I1(\d[145]_i_13_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[145]_i_14_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[145]_i_15_n_0 ),
        .O(\d_reg[113]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[145]_i_12 
       (.I0(\STAGE1.x[11]__0 [31]),
        .I1(\STAGE1.x[10]__0 [31]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[9]__0 [31]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[8]__0 [31]),
        .O(\d[145]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[145]_i_13 
       (.I0(\STAGE1.x[15]__0 [31]),
        .I1(\STAGE1.x[14]__0 [31]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[13]__0 [31]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[12]__0 [31]),
        .O(\d[145]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[145]_i_14 
       (.I0(\STAGE1.x[7]__0 [31]),
        .I1(\STAGE1.x[6]__0 [31]),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[5]__0 [31]),
        .I4(\s1_reg[49] ),
        .I5(\STAGE1.x[4]__0 [31]),
        .O(\d[145]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[145]_i_15 
       (.I0(\STAGE1.x[1]__0 [31]),
        .I1(\s1_reg[49] ),
        .I2(\s1_reg[50] ),
        .I3(\STAGE1.x[2]__0 [31]),
        .I4(\STAGE1.x[3]__0 [31]),
        .I5(\s1_reg[51] ),
        .O(\d[145]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[14]_i_10 
       (.I0(\STAGE1.x[7]__0 [14]),
        .I1(\STAGE1.x[6]__0 [14]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [14]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [14]),
        .O(\d[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[14]_i_7 
       (.I0(\STAGE1.x[11]__0 [14]),
        .I1(\STAGE1.x[10]__0 [14]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [14]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [14]),
        .O(\d[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[14]_i_8 
       (.I0(\STAGE1.x[15]__0 [14]),
        .I1(\STAGE1.x[14]__0 [14]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [14]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [14]),
        .O(\d[14]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[14]_i_9 
       (.I0(\STAGE1.x[3]__0 [14]),
        .I1(\STAGE1.x[2]__0 [14]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54]_rep ),
        .I4(\STAGE1.x[1]__0 [14]),
        .O(\d[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h303F5050303F5F5F)) 
    \d[15]_i_3 
       (.I0(\d[15]_i_5_n_0 ),
        .I1(\d[15]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[15]_i_7_n_0 ),
        .I4(p_8_in),
        .I5(\d[15]_i_8_n_0 ),
        .O(\d_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[15]_i_5 
       (.I0(\STAGE1.x[11]__0 [15]),
        .I1(\STAGE1.x[10]__0 [15]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [15]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [15]),
        .O(\d[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[15]_i_6 
       (.I0(\STAGE1.x[15]__0 [15]),
        .I1(\STAGE1.x[14]__0 [15]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [15]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [15]),
        .O(\d[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[15]_i_7 
       (.I0(\STAGE1.x[7]__0 [15]),
        .I1(\STAGE1.x[6]__0 [15]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [15]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [15]),
        .O(\d[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[15]_i_8 
       (.I0(\STAGE1.x[3]__0 [15]),
        .I1(\STAGE1.x[2]__0 [15]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54]_rep ),
        .I4(\STAGE1.x[1]__0 [15]),
        .O(\d[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h30503050305F3F5F)) 
    \d[16]_i_3 
       (.I0(\d[16]_i_5_n_0 ),
        .I1(\d[16]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[16]_i_7_n_0 ),
        .I5(\d[16]_i_8_n_0 ),
        .O(\d_reg[98] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[16]_i_5 
       (.I0(\STAGE1.x[11]__0 [16]),
        .I1(\STAGE1.x[10]__0 [16]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [16]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [16]),
        .O(\d[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[16]_i_6 
       (.I0(\STAGE1.x[15]__0 [16]),
        .I1(\STAGE1.x[14]__0 [16]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [16]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [16]),
        .O(\d[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[16]_i_7 
       (.I0(\STAGE1.x[7]__0 [16]),
        .I1(\STAGE1.x[6]__0 [16]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [16]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [16]),
        .O(\d[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[16]_i_8 
       (.I0(\STAGE1.x[1]__0 [16]),
        .I1(\s1_reg[54]_rep ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [16]),
        .I4(\STAGE1.x[3]__0 [16]),
        .I5(p_8_in),
        .O(\d[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h30503050305F3F5F)) 
    \d[17]_i_3 
       (.I0(\d[17]_i_5_n_0 ),
        .I1(\d[17]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[17]_i_7_n_0 ),
        .I5(\d[17]_i_8_n_0 ),
        .O(\d_reg[99] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[17]_i_5 
       (.I0(\STAGE1.x[11]__0 [17]),
        .I1(\STAGE1.x[10]__0 [17]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [17]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [17]),
        .O(\d[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[17]_i_6 
       (.I0(\STAGE1.x[15]__0 [17]),
        .I1(\STAGE1.x[14]__0 [17]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [17]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [17]),
        .O(\d[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[17]_i_7 
       (.I0(\STAGE1.x[7]__0 [17]),
        .I1(\STAGE1.x[6]__0 [17]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [17]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [17]),
        .O(\d[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[17]_i_8 
       (.I0(\STAGE1.x[1]__0 [17]),
        .I1(\s1_reg[54] ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [17]),
        .I4(\STAGE1.x[3]__0 [17]),
        .I5(p_8_in),
        .O(\d[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[18]_i_3 
       (.I0(\d[18]_i_5_n_0 ),
        .I1(\d[18]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[18]_i_7_n_0 ),
        .I4(p_8_in),
        .I5(\d[18]_i_8_n_0 ),
        .O(\d_reg[100] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[18]_i_5 
       (.I0(\STAGE1.x[15]__0 [18]),
        .I1(\STAGE1.x[14]__0 [18]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [18]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [18]),
        .O(\d[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[18]_i_6 
       (.I0(\STAGE1.x[11]__0 [18]),
        .I1(\STAGE1.x[10]__0 [18]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [18]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [18]),
        .O(\d[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[18]_i_7 
       (.I0(\STAGE1.x[7]__0 [18]),
        .I1(\STAGE1.x[6]__0 [18]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [18]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [18]),
        .O(\d[18]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[18]_i_8 
       (.I0(\STAGE1.x[3]__0 [18]),
        .I1(\STAGE1.x[2]__0 [18]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54] ),
        .I4(\STAGE1.x[1]__0 [18]),
        .O(\d[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[19]_i_4 
       (.I0(\d[19]_i_6_n_0 ),
        .I1(\d[19]_i_7_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[19]_i_8_n_0 ),
        .I4(p_8_in),
        .I5(\d[19]_i_9_n_0 ),
        .O(\d_reg[101] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[19]_i_6 
       (.I0(\STAGE1.x[15]__0 [19]),
        .I1(\STAGE1.x[14]__0 [19]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [19]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [19]),
        .O(\d[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[19]_i_7 
       (.I0(\STAGE1.x[11]__0 [19]),
        .I1(\STAGE1.x[10]__0 [19]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [19]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [19]),
        .O(\d[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[19]_i_8 
       (.I0(\STAGE1.x[7]__0 [19]),
        .I1(\STAGE1.x[6]__0 [19]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [19]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [19]),
        .O(\d[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[19]_i_9 
       (.I0(\STAGE1.x[3]__0 [19]),
        .I1(\STAGE1.x[2]__0 [19]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54] ),
        .I4(\STAGE1.x[1]__0 [19]),
        .O(\d[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h50503030505F3F3F)) 
    \d[1]_i_3 
       (.I0(\d[1]_i_4_n_0 ),
        .I1(\d[1]_i_5_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[1]_i_6_n_0 ),
        .I4(p_8_in),
        .I5(\d[1]_i_7_n_0 ),
        .O(\d_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[1]_i_4 
       (.I0(\STAGE1.x[15]__0 [1]),
        .I1(\STAGE1.x[14]__0 [1]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [1]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [1]),
        .O(\d[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[1]_i_5 
       (.I0(\STAGE1.x[11]__0 [1]),
        .I1(\STAGE1.x[10]__0 [1]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [1]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [1]),
        .O(\d[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[1]_i_6 
       (.I0(\STAGE1.x[7]__0 [1]),
        .I1(\STAGE1.x[6]__0 [1]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [1]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [1]),
        .O(\d[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[1]_i_7 
       (.I0(\STAGE1.x[1]__0 [1]),
        .I1(\s1_reg[54]_rep ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [1]),
        .I4(\STAGE1.x[3]__0 [1]),
        .I5(p_8_in),
        .O(\d[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h30503050305F3F5F)) 
    \d[20]_i_3 
       (.I0(\d[20]_i_5_n_0 ),
        .I1(\d[20]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[20]_i_7_n_0 ),
        .I5(\d[20]_i_8_n_0 ),
        .O(\d_reg[102] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[20]_i_5 
       (.I0(\STAGE1.x[11]__0 [20]),
        .I1(\STAGE1.x[10]__0 [20]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [20]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [20]),
        .O(\d[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[20]_i_6 
       (.I0(\STAGE1.x[15]__0 [20]),
        .I1(\STAGE1.x[14]__0 [20]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [20]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [20]),
        .O(\d[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[20]_i_7 
       (.I0(\STAGE1.x[7]__0 [20]),
        .I1(\STAGE1.x[6]__0 [20]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [20]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [20]),
        .O(\d[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[20]_i_8 
       (.I0(\STAGE1.x[1]__0 [20]),
        .I1(\s1_reg[54] ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [20]),
        .I4(\STAGE1.x[3]__0 [20]),
        .I5(p_8_in),
        .O(\d[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[21]_i_4 
       (.I0(\d[21]_i_6_n_0 ),
        .I1(\d[21]_i_7_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[21]_i_8_n_0 ),
        .I4(p_8_in),
        .I5(\d[21]_i_9_n_0 ),
        .O(\d_reg[103] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[21]_i_6 
       (.I0(\STAGE1.x[15]__0 [21]),
        .I1(\STAGE1.x[14]__0 [21]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [21]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [21]),
        .O(\d[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[21]_i_7 
       (.I0(\STAGE1.x[11]__0 [21]),
        .I1(\STAGE1.x[10]__0 [21]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [21]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [21]),
        .O(\d[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[21]_i_8 
       (.I0(\STAGE1.x[7]__0 [21]),
        .I1(\STAGE1.x[6]__0 [21]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [21]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [21]),
        .O(\d[21]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[21]_i_9 
       (.I0(\STAGE1.x[3]__0 [21]),
        .I1(\STAGE1.x[2]__0 [21]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54] ),
        .I4(\STAGE1.x[1]__0 [21]),
        .O(\d[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h50305030503F5F3F)) 
    \d[22]_i_3 
       (.I0(\d[22]_i_5_n_0 ),
        .I1(\d[22]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[22]_i_7_n_0 ),
        .I5(\d[22]_i_8_n_0 ),
        .O(\d_reg[104] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[22]_i_5 
       (.I0(\STAGE1.x[15]__0 [22]),
        .I1(\STAGE1.x[14]__0 [22]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [22]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [22]),
        .O(\d[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[22]_i_6 
       (.I0(\STAGE1.x[11]__0 [22]),
        .I1(\STAGE1.x[10]__0 [22]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [22]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [22]),
        .O(\d[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[22]_i_7 
       (.I0(\STAGE1.x[7]__0 [22]),
        .I1(\STAGE1.x[6]__0 [22]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [22]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [22]),
        .O(\d[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[22]_i_8 
       (.I0(\STAGE1.x[1]__0 [22]),
        .I1(\s1_reg[54] ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [22]),
        .I4(\STAGE1.x[3]__0 [22]),
        .I5(p_8_in),
        .O(\d[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[23]_i_6 
       (.I0(\STAGE1.x[11]__0 [23]),
        .I1(\STAGE1.x[10]__0 [23]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [23]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [23]),
        .O(\d[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[23]_i_7 
       (.I0(\STAGE1.x[15]__0 [23]),
        .I1(\STAGE1.x[14]__0 [23]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [23]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [23]),
        .O(\d[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[23]_i_8 
       (.I0(\STAGE1.x[3]__0 [23]),
        .I1(\STAGE1.x[2]__0 [23]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54] ),
        .I4(\STAGE1.x[1]__0 [23]),
        .O(\d[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[23]_i_9 
       (.I0(\STAGE1.x[7]__0 [23]),
        .I1(\STAGE1.x[6]__0 [23]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [23]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [23]),
        .O(\d[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h303F5050303F5F5F)) 
    \d[24]_i_3 
       (.I0(\d[24]_i_5_n_0 ),
        .I1(\d[24]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[24]_i_7_n_0 ),
        .I4(p_8_in),
        .I5(\d[24]_i_8_n_0 ),
        .O(\d_reg[24] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[24]_i_5 
       (.I0(\STAGE1.x[11]__0 [24]),
        .I1(\STAGE1.x[10]__0 [24]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [24]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [24]),
        .O(\d[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[24]_i_6 
       (.I0(\STAGE1.x[15]__0 [24]),
        .I1(\STAGE1.x[14]__0 [24]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [24]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [24]),
        .O(\d[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[24]_i_7 
       (.I0(\STAGE1.x[7]__0 [24]),
        .I1(\STAGE1.x[6]__0 [24]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [24]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [24]),
        .O(\d[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[24]_i_8 
       (.I0(\STAGE1.x[3]__0 [24]),
        .I1(\STAGE1.x[2]__0 [24]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54] ),
        .I4(\STAGE1.x[1]__0 [24]),
        .O(\d[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h50305030503F5F3F)) 
    \d[25]_i_4 
       (.I0(\d[25]_i_5_n_0 ),
        .I1(\d[25]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[25]_i_7_n_0 ),
        .I5(\d[25]_i_8_n_0 ),
        .O(\d_reg[25] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[25]_i_5 
       (.I0(\STAGE1.x[15]__0 [25]),
        .I1(\STAGE1.x[14]__0 [25]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [25]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [25]),
        .O(\d[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[25]_i_6 
       (.I0(\STAGE1.x[11]__0 [25]),
        .I1(\STAGE1.x[10]__0 [25]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [25]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [25]),
        .O(\d[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[25]_i_7 
       (.I0(\STAGE1.x[7]__0 [25]),
        .I1(\STAGE1.x[6]__0 [25]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [25]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [25]),
        .O(\d[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[25]_i_8 
       (.I0(\STAGE1.x[1]__0 [25]),
        .I1(\s1_reg[54] ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [25]),
        .I4(\STAGE1.x[3]__0 [25]),
        .I5(p_8_in),
        .O(\d[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h30503050305F3F5F)) 
    \d[26]_i_3 
       (.I0(\d[26]_i_5_n_0 ),
        .I1(\d[26]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[26]_i_7_n_0 ),
        .I5(\d[26]_i_8_n_0 ),
        .O(\d_reg[26] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[26]_i_5 
       (.I0(\STAGE1.x[11]__0 [26]),
        .I1(\STAGE1.x[10]__0 [26]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [26]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [26]),
        .O(\d[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[26]_i_6 
       (.I0(\STAGE1.x[15]__0 [26]),
        .I1(\STAGE1.x[14]__0 [26]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [26]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [26]),
        .O(\d[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[26]_i_7 
       (.I0(\STAGE1.x[7]__0 [26]),
        .I1(\STAGE1.x[6]__0 [26]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [26]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [26]),
        .O(\d[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[26]_i_8 
       (.I0(\STAGE1.x[1]__0 [26]),
        .I1(\s1_reg[54] ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [26]),
        .I4(\STAGE1.x[3]__0 [26]),
        .I5(p_8_in),
        .O(\d[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[27]_i_6 
       (.I0(\STAGE1.x[11]__0 [27]),
        .I1(\STAGE1.x[10]__0 [27]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [27]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [27]),
        .O(\d[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[27]_i_7 
       (.I0(\STAGE1.x[15]__0 [27]),
        .I1(\STAGE1.x[14]__0 [27]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [27]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [27]),
        .O(\d[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[27]_i_8 
       (.I0(\STAGE1.x[3]__0 [27]),
        .I1(\STAGE1.x[2]__0 [27]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54] ),
        .I4(\STAGE1.x[1]__0 [27]),
        .O(\d[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[27]_i_9 
       (.I0(\STAGE1.x[7]__0 [27]),
        .I1(\STAGE1.x[6]__0 [27]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [27]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [27]),
        .O(\d[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[28]_i_4 
       (.I0(\d[28]_i_6_n_0 ),
        .I1(\d[28]_i_7_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[28]_i_8_n_0 ),
        .I4(p_8_in),
        .I5(\d[28]_i_9_n_0 ),
        .O(\d_reg[110] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[28]_i_6 
       (.I0(\STAGE1.x[15]__0 [28]),
        .I1(\STAGE1.x[14]__0 [28]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [28]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [28]),
        .O(\d[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[28]_i_7 
       (.I0(\STAGE1.x[11]__0 [28]),
        .I1(\STAGE1.x[10]__0 [28]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [28]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [28]),
        .O(\d[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[28]_i_8 
       (.I0(\STAGE1.x[7]__0 [28]),
        .I1(\STAGE1.x[6]__0 [28]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [28]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [28]),
        .O(\d[28]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[28]_i_9 
       (.I0(\STAGE1.x[3]__0 [28]),
        .I1(\STAGE1.x[2]__0 [28]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54] ),
        .I4(\STAGE1.x[1]__0 [28]),
        .O(\d[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[29]_i_4 
       (.I0(\d[29]_i_6_n_0 ),
        .I1(\d[29]_i_7_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[29]_i_8_n_0 ),
        .I4(p_8_in),
        .I5(\d[29]_i_9_n_0 ),
        .O(\d_reg[111] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[29]_i_6 
       (.I0(\STAGE1.x[15]__0 [29]),
        .I1(\STAGE1.x[14]__0 [29]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [29]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [29]),
        .O(\d[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[29]_i_7 
       (.I0(\STAGE1.x[11]__0 [29]),
        .I1(\STAGE1.x[10]__0 [29]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [29]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [29]),
        .O(\d[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[29]_i_8 
       (.I0(\STAGE1.x[7]__0 [29]),
        .I1(\STAGE1.x[6]__0 [29]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [29]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [29]),
        .O(\d[29]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[29]_i_9 
       (.I0(\STAGE1.x[3]__0 [29]),
        .I1(\STAGE1.x[2]__0 [29]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54] ),
        .I4(\STAGE1.x[1]__0 [29]),
        .O(\d[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h50305030503F5F3F)) 
    \d[2]_i_4 
       (.I0(\d[2]_i_5_n_0 ),
        .I1(\d[2]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[2]_i_7_n_0 ),
        .I5(\d[2]_i_8_n_0 ),
        .O(\d_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[2]_i_5 
       (.I0(\STAGE1.x[15]__0 [2]),
        .I1(\STAGE1.x[14]__0 [2]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [2]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [2]),
        .O(\d[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[2]_i_6 
       (.I0(\STAGE1.x[11]__0 [2]),
        .I1(\STAGE1.x[10]__0 [2]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [2]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [2]),
        .O(\d[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[2]_i_7 
       (.I0(\STAGE1.x[7]__0 [2]),
        .I1(\STAGE1.x[6]__0 [2]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [2]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [2]),
        .O(\d[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[2]_i_8 
       (.I0(\STAGE1.x[1]__0 [2]),
        .I1(\s1_reg[54]_rep ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [2]),
        .I4(\STAGE1.x[3]__0 [2]),
        .I5(p_8_in),
        .O(\d[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[30]_i_4 
       (.I0(\d[30]_i_6_n_0 ),
        .I1(\d[30]_i_7_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[30]_i_8_n_0 ),
        .I4(p_8_in),
        .I5(\d[30]_i_9_n_0 ),
        .O(\d_reg[112] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[30]_i_6 
       (.I0(\STAGE1.x[15]__0 [30]),
        .I1(\STAGE1.x[14]__0 [30]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [30]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [30]),
        .O(\d[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[30]_i_7 
       (.I0(\STAGE1.x[11]__0 [30]),
        .I1(\STAGE1.x[10]__0 [30]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [30]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [30]),
        .O(\d[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[30]_i_8 
       (.I0(\STAGE1.x[7]__0 [30]),
        .I1(\STAGE1.x[6]__0 [30]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [30]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [30]),
        .O(\d[30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[30]_i_9 
       (.I0(\STAGE1.x[3]__0 [30]),
        .I1(\STAGE1.x[2]__0 [30]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54] ),
        .I4(\STAGE1.x[1]__0 [30]),
        .O(\d[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[31]_i_10 
       (.I0(\STAGE1.x[7]__0 [31]),
        .I1(\STAGE1.x[6]__0 [31]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [31]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[4]__0 [31]),
        .O(\d[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[31]_i_11 
       (.I0(\STAGE1.x[3]__0 [31]),
        .I1(\STAGE1.x[2]__0 [31]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54] ),
        .I4(\STAGE1.x[1]__0 [31]),
        .O(\d[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[31]_i_5 
       (.I0(\d[31]_i_8_n_0 ),
        .I1(\d[31]_i_9_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[31]_i_10_n_0 ),
        .I4(p_8_in),
        .I5(\d[31]_i_11_n_0 ),
        .O(\d_reg[113] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[31]_i_8 
       (.I0(\STAGE1.x[15]__0 [31]),
        .I1(\STAGE1.x[14]__0 [31]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [31]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[12]__0 [31]),
        .O(\d[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[31]_i_9 
       (.I0(\STAGE1.x[11]__0 [31]),
        .I1(\STAGE1.x[10]__0 [31]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [31]),
        .I4(\s1_reg[54] ),
        .I5(\STAGE1.x[8]__0 [31]),
        .O(\d[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h50305030503F5F3F)) 
    \d[3]_i_3 
       (.I0(\d[3]_i_4_n_0 ),
        .I1(\d[3]_i_5_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[3]_i_6_n_0 ),
        .I5(\d[3]_i_7_n_0 ),
        .O(\d_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[3]_i_4 
       (.I0(\STAGE1.x[15]__0 [3]),
        .I1(\STAGE1.x[14]__0 [3]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [3]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [3]),
        .O(\d[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[3]_i_5 
       (.I0(\STAGE1.x[11]__0 [3]),
        .I1(\STAGE1.x[10]__0 [3]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [3]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [3]),
        .O(\d[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[3]_i_6 
       (.I0(\STAGE1.x[7]__0 [3]),
        .I1(\STAGE1.x[6]__0 [3]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [3]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [3]),
        .O(\d[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[3]_i_7 
       (.I0(\STAGE1.x[1]__0 [3]),
        .I1(\s1_reg[54]_rep ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [3]),
        .I4(\STAGE1.x[3]__0 [3]),
        .I5(p_8_in),
        .O(\d[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h50305030503F5F3F)) 
    \d[4]_i_4 
       (.I0(\d[4]_i_5_n_0 ),
        .I1(\d[4]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[4]_i_7_n_0 ),
        .I5(\d[4]_i_8_n_0 ),
        .O(\d_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[4]_i_5 
       (.I0(\STAGE1.x[15]__0 [4]),
        .I1(\STAGE1.x[14]__0 [4]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [4]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [4]),
        .O(\d[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[4]_i_6 
       (.I0(\STAGE1.x[11]__0 [4]),
        .I1(\STAGE1.x[10]__0 [4]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [4]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [4]),
        .O(\d[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[4]_i_7 
       (.I0(\STAGE1.x[7]__0 [4]),
        .I1(\STAGE1.x[6]__0 [4]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [4]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [4]),
        .O(\d[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[4]_i_8 
       (.I0(\STAGE1.x[1]__0 [4]),
        .I1(\s1_reg[54]_rep ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [4]),
        .I4(\STAGE1.x[3]__0 [4]),
        .I5(p_8_in),
        .O(\d[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h50305030503F5F3F)) 
    \d[5]_i_3 
       (.I0(\d[5]_i_4_n_0 ),
        .I1(\d[5]_i_5_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[5]_i_6_n_0 ),
        .I5(\d[5]_i_7_n_0 ),
        .O(\d_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[5]_i_4 
       (.I0(\STAGE1.x[15]__0 [5]),
        .I1(\STAGE1.x[14]__0 [5]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [5]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [5]),
        .O(\d[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[5]_i_5 
       (.I0(\STAGE1.x[11]__0 [5]),
        .I1(\STAGE1.x[10]__0 [5]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [5]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [5]),
        .O(\d[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[5]_i_6 
       (.I0(\STAGE1.x[7]__0 [5]),
        .I1(\STAGE1.x[6]__0 [5]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [5]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [5]),
        .O(\d[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[5]_i_7 
       (.I0(\STAGE1.x[1]__0 [5]),
        .I1(\s1_reg[54]_rep ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [5]),
        .I4(\STAGE1.x[3]__0 [5]),
        .I5(p_8_in),
        .O(\d[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[6]_i_3 
       (.I0(\d[6]_i_4_n_0 ),
        .I1(\d[6]_i_5_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[6]_i_6_n_0 ),
        .I4(p_8_in),
        .I5(\d[6]_i_7_n_0 ),
        .O(\d_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[6]_i_4 
       (.I0(\STAGE1.x[15]__0 [6]),
        .I1(\STAGE1.x[14]__0 [6]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [6]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [6]),
        .O(\d[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[6]_i_5 
       (.I0(\STAGE1.x[11]__0 [6]),
        .I1(\STAGE1.x[10]__0 [6]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [6]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [6]),
        .O(\d[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[6]_i_6 
       (.I0(\STAGE1.x[7]__0 [6]),
        .I1(\STAGE1.x[6]__0 [6]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [6]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [6]),
        .O(\d[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[6]_i_7 
       (.I0(\STAGE1.x[3]__0 [6]),
        .I1(\STAGE1.x[2]__0 [6]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54]_rep ),
        .I4(\STAGE1.x[1]__0 [6]),
        .O(\d[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h30503050305F3F5F)) 
    \d[7]_i_3 
       (.I0(\d[7]_i_4_n_0 ),
        .I1(\d[7]_i_5_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[7]_i_6_n_0 ),
        .I5(\d[7]_i_7_n_0 ),
        .O(\d_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[7]_i_4 
       (.I0(\STAGE1.x[11]__0 [7]),
        .I1(\STAGE1.x[10]__0 [7]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [7]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [7]),
        .O(\d[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[7]_i_5 
       (.I0(\STAGE1.x[15]__0 [7]),
        .I1(\STAGE1.x[14]__0 [7]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [7]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [7]),
        .O(\d[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[7]_i_6 
       (.I0(\STAGE1.x[7]__0 [7]),
        .I1(\STAGE1.x[6]__0 [7]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [7]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [7]),
        .O(\d[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[7]_i_7 
       (.I0(\STAGE1.x[1]__0 [7]),
        .I1(\s1_reg[54]_rep ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [7]),
        .I4(\STAGE1.x[3]__0 [7]),
        .I5(p_8_in),
        .O(\d[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h50305030503F5F3F)) 
    \d[8]_i_3 
       (.I0(\d[8]_i_5_n_0 ),
        .I1(\d[8]_i_6_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(p_8_in),
        .I4(\d[8]_i_7_n_0 ),
        .I5(\d[8]_i_8_n_0 ),
        .O(\d_reg[90] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[8]_i_5 
       (.I0(\STAGE1.x[15]__0 [8]),
        .I1(\STAGE1.x[14]__0 [8]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [8]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [8]),
        .O(\d[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[8]_i_6 
       (.I0(\STAGE1.x[11]__0 [8]),
        .I1(\STAGE1.x[10]__0 [8]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [8]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [8]),
        .O(\d[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[8]_i_7 
       (.I0(\STAGE1.x[7]__0 [8]),
        .I1(\STAGE1.x[6]__0 [8]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [8]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [8]),
        .O(\d[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \d[8]_i_8 
       (.I0(\STAGE1.x[1]__0 [8]),
        .I1(\s1_reg[54]_rep ),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[2]__0 [8]),
        .I4(\STAGE1.x[3]__0 [8]),
        .I5(p_8_in),
        .O(\d[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[91]_i_5 
       (.I0(\d[9]_i_8_n_0 ),
        .I1(\d[9]_i_7_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[9]_i_10_n_0 ),
        .I4(p_8_in),
        .I5(\d[9]_i_9_n_0 ),
        .O(\d_reg[91] ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[92]_i_5 
       (.I0(\d[10]_i_8_n_0 ),
        .I1(\d[10]_i_7_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[10]_i_10_n_0 ),
        .I4(p_8_in),
        .I5(\d[10]_i_9_n_0 ),
        .O(\d_reg[92] ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[96]_i_13 
       (.I0(\d[128]_i_10_n_0 ),
        .I1(\d[128]_i_9_n_0 ),
        .I2(\s1_reg[52] ),
        .I3(\d[128]_i_12_n_0 ),
        .I4(\s1_reg[51] ),
        .I5(\d[128]_i_11_n_0 ),
        .O(\d_reg[96]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \d[96]_i_7 
       (.I0(\d[14]_i_8_n_0 ),
        .I1(\d[14]_i_7_n_0 ),
        .I2(\s1_reg[57] ),
        .I3(\d[14]_i_10_n_0 ),
        .I4(p_8_in),
        .I5(\d[14]_i_9_n_0 ),
        .O(\d_reg[96] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[9]_i_10 
       (.I0(\STAGE1.x[7]__0 [9]),
        .I1(\STAGE1.x[6]__0 [9]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[5]__0 [9]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[4]__0 [9]),
        .O(\d[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[9]_i_7 
       (.I0(\STAGE1.x[11]__0 [9]),
        .I1(\STAGE1.x[10]__0 [9]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[9]__0 [9]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[8]__0 [9]),
        .O(\d[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \d[9]_i_8 
       (.I0(\STAGE1.x[15]__0 [9]),
        .I1(\STAGE1.x[14]__0 [9]),
        .I2(\s1_reg[55] ),
        .I3(\STAGE1.x[13]__0 [9]),
        .I4(\s1_reg[54]_rep ),
        .I5(\STAGE1.x[12]__0 [9]),
        .O(\d[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \d[9]_i_9 
       (.I0(\STAGE1.x[3]__0 [9]),
        .I1(\STAGE1.x[2]__0 [9]),
        .I2(\s1_reg[55] ),
        .I3(\s1_reg[54]_rep ),
        .I4(\STAGE1.x[1]__0 [9]),
        .O(\d[9]_i_9_n_0 ));
  MUXF7 \d_reg[10]_i_5 
       (.I0(\d[10]_i_7_n_0 ),
        .I1(\d[10]_i_8_n_0 ),
        .O(\d_reg[10]_0 ),
        .S(p_8_in));
  MUXF7 \d_reg[10]_i_6 
       (.I0(\d[10]_i_9_n_0 ),
        .I1(\d[10]_i_10_n_0 ),
        .O(\d_reg[10] ),
        .S(p_8_in));
  MUXF7 \d_reg[128]_i_5 
       (.I0(\d[128]_i_9_n_0 ),
        .I1(\d[128]_i_10_n_0 ),
        .O(\d_reg[128]_0 ),
        .S(\s1_reg[51] ));
  MUXF7 \d_reg[128]_i_6 
       (.I0(\d[128]_i_11_n_0 ),
        .I1(\d[128]_i_12_n_0 ),
        .O(\d_reg[128] ),
        .S(\s1_reg[51] ));
  MUXF7 \d_reg[13]_i_5 
       (.I0(\d[13]_i_7_n_0 ),
        .I1(\d[13]_i_8_n_0 ),
        .O(\d_reg[13]_0 ),
        .S(p_8_in));
  MUXF7 \d_reg[13]_i_6 
       (.I0(\d[13]_i_9_n_0 ),
        .I1(\d[13]_i_10_n_0 ),
        .O(\d_reg[13] ),
        .S(p_8_in));
  MUXF7 \d_reg[14]_i_5 
       (.I0(\d[14]_i_7_n_0 ),
        .I1(\d[14]_i_8_n_0 ),
        .O(\d_reg[14]_0 ),
        .S(p_8_in));
  MUXF7 \d_reg[14]_i_6 
       (.I0(\d[14]_i_9_n_0 ),
        .I1(\d[14]_i_10_n_0 ),
        .O(\d_reg[14] ),
        .S(p_8_in));
  MUXF7 \d_reg[23]_i_4 
       (.I0(\d[23]_i_6_n_0 ),
        .I1(\d[23]_i_7_n_0 ),
        .O(\d_reg[23]_0 ),
        .S(p_8_in));
  MUXF7 \d_reg[23]_i_5 
       (.I0(\d[23]_i_8_n_0 ),
        .I1(\d[23]_i_9_n_0 ),
        .O(\d_reg[23] ),
        .S(p_8_in));
  MUXF7 \d_reg[27]_i_4 
       (.I0(\d[27]_i_6_n_0 ),
        .I1(\d[27]_i_7_n_0 ),
        .O(\d_reg[27]_0 ),
        .S(p_8_in));
  MUXF7 \d_reg[27]_i_5 
       (.I0(\d[27]_i_8_n_0 ),
        .I1(\d[27]_i_9_n_0 ),
        .O(\d_reg[27] ),
        .S(p_8_in));
  MUXF7 \d_reg[9]_i_5 
       (.I0(\d[9]_i_7_n_0 ),
        .I1(\d[9]_i_8_n_0 ),
        .O(\d_reg[9]_0 ),
        .S(p_8_in));
  MUXF7 \d_reg[9]_i_6 
       (.I0(\d[9]_i_9_n_0 ),
        .I1(\d[9]_i_10_n_0 ),
        .O(\d_reg[9] ),
        .S(p_8_in));
  FDRE \xr_reg[10][0] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[0]),
        .Q(\STAGE1.x[10]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[10][10] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[10]),
        .Q(\STAGE1.x[10]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[10][11] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[11]),
        .Q(\STAGE1.x[10]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[10][12] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[12]),
        .Q(\STAGE1.x[10]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[10][13] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[13]),
        .Q(\STAGE1.x[10]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[10][14] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[14]),
        .Q(\STAGE1.x[10]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[10][15] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[15]),
        .Q(\STAGE1.x[10]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[10][16] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[16]),
        .Q(\STAGE1.x[10]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[10][17] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[17]),
        .Q(\STAGE1.x[10]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[10][18] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[18]),
        .Q(\STAGE1.x[10]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[10][19] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[19]),
        .Q(\STAGE1.x[10]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[10][1] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[1]),
        .Q(\STAGE1.x[10]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[10][20] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[20]),
        .Q(\STAGE1.x[10]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[10][21] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[21]),
        .Q(\STAGE1.x[10]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[10][22] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[22]),
        .Q(\STAGE1.x[10]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[10][23] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[23]),
        .Q(\STAGE1.x[10]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[10][24] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[24]),
        .Q(\STAGE1.x[10]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[10][25] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[25]),
        .Q(\STAGE1.x[10]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[10][26] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[26]),
        .Q(\STAGE1.x[10]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[10][27] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[27]),
        .Q(\STAGE1.x[10]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[10][28] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[28]),
        .Q(\STAGE1.x[10]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[10][29] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[29]),
        .Q(\STAGE1.x[10]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[10][2] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[2]),
        .Q(\STAGE1.x[10]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[10][30] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[30]),
        .Q(\STAGE1.x[10]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[10][31] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[31]),
        .Q(\STAGE1.x[10]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[10][3] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[3]),
        .Q(\STAGE1.x[10]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[10][4] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[4]),
        .Q(\STAGE1.x[10]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[10][5] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[5]),
        .Q(\STAGE1.x[10]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[10][6] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[6]),
        .Q(\STAGE1.x[10]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[10][7] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[7]),
        .Q(\STAGE1.x[10]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[10][8] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[8]),
        .Q(\STAGE1.x[10]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[10][9] 
       (.C(clk),
        .CE(\s2_reg[0]_7 ),
        .D(D[9]),
        .Q(\STAGE1.x[10]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[11][0] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[0]),
        .Q(\STAGE1.x[11]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[11][10] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[10]),
        .Q(\STAGE1.x[11]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[11][11] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[11]),
        .Q(\STAGE1.x[11]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[11][12] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[12]),
        .Q(\STAGE1.x[11]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[11][13] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[13]),
        .Q(\STAGE1.x[11]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[11][14] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[14]),
        .Q(\STAGE1.x[11]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[11][15] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[15]),
        .Q(\STAGE1.x[11]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[11][16] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[16]),
        .Q(\STAGE1.x[11]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[11][17] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[17]),
        .Q(\STAGE1.x[11]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[11][18] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[18]),
        .Q(\STAGE1.x[11]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[11][19] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[19]),
        .Q(\STAGE1.x[11]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[11][1] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[1]),
        .Q(\STAGE1.x[11]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[11][20] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[20]),
        .Q(\STAGE1.x[11]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[11][21] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[21]),
        .Q(\STAGE1.x[11]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[11][22] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[22]),
        .Q(\STAGE1.x[11]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[11][23] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[23]),
        .Q(\STAGE1.x[11]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[11][24] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[24]),
        .Q(\STAGE1.x[11]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[11][25] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[25]),
        .Q(\STAGE1.x[11]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[11][26] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[26]),
        .Q(\STAGE1.x[11]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[11][27] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[27]),
        .Q(\STAGE1.x[11]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[11][28] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[28]),
        .Q(\STAGE1.x[11]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[11][29] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[29]),
        .Q(\STAGE1.x[11]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[11][2] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[2]),
        .Q(\STAGE1.x[11]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[11][30] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[30]),
        .Q(\STAGE1.x[11]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[11][31] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[31]),
        .Q(\STAGE1.x[11]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[11][3] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[3]),
        .Q(\STAGE1.x[11]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[11][4] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[4]),
        .Q(\STAGE1.x[11]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[11][5] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[5]),
        .Q(\STAGE1.x[11]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[11][6] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[6]),
        .Q(\STAGE1.x[11]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[11][7] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[7]),
        .Q(\STAGE1.x[11]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[11][8] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[8]),
        .Q(\STAGE1.x[11]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[11][9] 
       (.C(clk),
        .CE(\s2_reg[0]_8 ),
        .D(D[9]),
        .Q(\STAGE1.x[11]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[12][0] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[0]),
        .Q(\STAGE1.x[12]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[12][10] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[10]),
        .Q(\STAGE1.x[12]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[12][11] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[11]),
        .Q(\STAGE1.x[12]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[12][12] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[12]),
        .Q(\STAGE1.x[12]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[12][13] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[13]),
        .Q(\STAGE1.x[12]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[12][14] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[14]),
        .Q(\STAGE1.x[12]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[12][15] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[15]),
        .Q(\STAGE1.x[12]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[12][16] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[16]),
        .Q(\STAGE1.x[12]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[12][17] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[17]),
        .Q(\STAGE1.x[12]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[12][18] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[18]),
        .Q(\STAGE1.x[12]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[12][19] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[19]),
        .Q(\STAGE1.x[12]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[12][1] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[1]),
        .Q(\STAGE1.x[12]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[12][20] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[20]),
        .Q(\STAGE1.x[12]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[12][21] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[21]),
        .Q(\STAGE1.x[12]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[12][22] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[22]),
        .Q(\STAGE1.x[12]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[12][23] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[23]),
        .Q(\STAGE1.x[12]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[12][24] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[24]),
        .Q(\STAGE1.x[12]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[12][25] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[25]),
        .Q(\STAGE1.x[12]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[12][26] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[26]),
        .Q(\STAGE1.x[12]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[12][27] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[27]),
        .Q(\STAGE1.x[12]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[12][28] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[28]),
        .Q(\STAGE1.x[12]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[12][29] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[29]),
        .Q(\STAGE1.x[12]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[12][2] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[2]),
        .Q(\STAGE1.x[12]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[12][30] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[30]),
        .Q(\STAGE1.x[12]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[12][31] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[31]),
        .Q(\STAGE1.x[12]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[12][3] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[3]),
        .Q(\STAGE1.x[12]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[12][4] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[4]),
        .Q(\STAGE1.x[12]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[12][5] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[5]),
        .Q(\STAGE1.x[12]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[12][6] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[6]),
        .Q(\STAGE1.x[12]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[12][7] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[7]),
        .Q(\STAGE1.x[12]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[12][8] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[8]),
        .Q(\STAGE1.x[12]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[12][9] 
       (.C(clk),
        .CE(\s2_reg[0]_9 ),
        .D(D[9]),
        .Q(\STAGE1.x[12]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[13][0] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[0]),
        .Q(\STAGE1.x[13]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[13][10] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[10]),
        .Q(\STAGE1.x[13]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[13][11] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[11]),
        .Q(\STAGE1.x[13]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[13][12] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[12]),
        .Q(\STAGE1.x[13]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[13][13] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[13]),
        .Q(\STAGE1.x[13]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[13][14] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[14]),
        .Q(\STAGE1.x[13]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[13][15] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[15]),
        .Q(\STAGE1.x[13]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[13][16] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[16]),
        .Q(\STAGE1.x[13]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[13][17] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[17]),
        .Q(\STAGE1.x[13]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[13][18] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[18]),
        .Q(\STAGE1.x[13]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[13][19] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[19]),
        .Q(\STAGE1.x[13]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[13][1] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[1]),
        .Q(\STAGE1.x[13]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[13][20] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[20]),
        .Q(\STAGE1.x[13]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[13][21] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[21]),
        .Q(\STAGE1.x[13]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[13][22] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[22]),
        .Q(\STAGE1.x[13]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[13][23] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[23]),
        .Q(\STAGE1.x[13]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[13][24] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[24]),
        .Q(\STAGE1.x[13]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[13][25] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[25]),
        .Q(\STAGE1.x[13]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[13][26] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[26]),
        .Q(\STAGE1.x[13]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[13][27] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[27]),
        .Q(\STAGE1.x[13]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[13][28] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[28]),
        .Q(\STAGE1.x[13]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[13][29] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[29]),
        .Q(\STAGE1.x[13]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[13][2] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[2]),
        .Q(\STAGE1.x[13]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[13][30] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[30]),
        .Q(\STAGE1.x[13]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[13][31] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[31]),
        .Q(\STAGE1.x[13]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[13][3] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[3]),
        .Q(\STAGE1.x[13]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[13][4] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[4]),
        .Q(\STAGE1.x[13]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[13][5] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[5]),
        .Q(\STAGE1.x[13]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[13][6] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[6]),
        .Q(\STAGE1.x[13]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[13][7] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[7]),
        .Q(\STAGE1.x[13]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[13][8] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[8]),
        .Q(\STAGE1.x[13]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[13][9] 
       (.C(clk),
        .CE(\s2_reg[0]_10 ),
        .D(D[9]),
        .Q(\STAGE1.x[13]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[14][0] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[0]),
        .Q(\STAGE1.x[14]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[14][10] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[10]),
        .Q(\STAGE1.x[14]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[14][11] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[11]),
        .Q(\STAGE1.x[14]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[14][12] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[12]),
        .Q(\STAGE1.x[14]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[14][13] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[13]),
        .Q(\STAGE1.x[14]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[14][14] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[14]),
        .Q(\STAGE1.x[14]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[14][15] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[15]),
        .Q(\STAGE1.x[14]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[14][16] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[16]),
        .Q(\STAGE1.x[14]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[14][17] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[17]),
        .Q(\STAGE1.x[14]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[14][18] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[18]),
        .Q(\STAGE1.x[14]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[14][19] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[19]),
        .Q(\STAGE1.x[14]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[14][1] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[1]),
        .Q(\STAGE1.x[14]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[14][20] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[20]),
        .Q(\STAGE1.x[14]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[14][21] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[21]),
        .Q(\STAGE1.x[14]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[14][22] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[22]),
        .Q(\STAGE1.x[14]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[14][23] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[23]),
        .Q(\STAGE1.x[14]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[14][24] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[24]),
        .Q(\STAGE1.x[14]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[14][25] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[25]),
        .Q(\STAGE1.x[14]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[14][26] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[26]),
        .Q(\STAGE1.x[14]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[14][27] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[27]),
        .Q(\STAGE1.x[14]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[14][28] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[28]),
        .Q(\STAGE1.x[14]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[14][29] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[29]),
        .Q(\STAGE1.x[14]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[14][2] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[2]),
        .Q(\STAGE1.x[14]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[14][30] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[30]),
        .Q(\STAGE1.x[14]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[14][31] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[31]),
        .Q(\STAGE1.x[14]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[14][3] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[3]),
        .Q(\STAGE1.x[14]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[14][4] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[4]),
        .Q(\STAGE1.x[14]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[14][5] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[5]),
        .Q(\STAGE1.x[14]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[14][6] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[6]),
        .Q(\STAGE1.x[14]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[14][7] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[7]),
        .Q(\STAGE1.x[14]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[14][8] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[8]),
        .Q(\STAGE1.x[14]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[14][9] 
       (.C(clk),
        .CE(\s2_reg[0]_11 ),
        .D(D[9]),
        .Q(\STAGE1.x[14]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[15][0] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[0]),
        .Q(\STAGE1.x[15]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[15][10] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[10]),
        .Q(\STAGE1.x[15]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[15][11] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[11]),
        .Q(\STAGE1.x[15]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[15][12] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[12]),
        .Q(\STAGE1.x[15]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[15][13] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[13]),
        .Q(\STAGE1.x[15]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[15][14] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[14]),
        .Q(\STAGE1.x[15]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[15][15] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[15]),
        .Q(\STAGE1.x[15]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[15][16] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[16]),
        .Q(\STAGE1.x[15]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[15][17] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[17]),
        .Q(\STAGE1.x[15]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[15][18] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[18]),
        .Q(\STAGE1.x[15]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[15][19] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[19]),
        .Q(\STAGE1.x[15]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[15][1] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[1]),
        .Q(\STAGE1.x[15]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[15][20] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[20]),
        .Q(\STAGE1.x[15]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[15][21] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[21]),
        .Q(\STAGE1.x[15]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[15][22] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[22]),
        .Q(\STAGE1.x[15]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[15][23] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[23]),
        .Q(\STAGE1.x[15]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[15][24] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[24]),
        .Q(\STAGE1.x[15]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[15][25] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[25]),
        .Q(\STAGE1.x[15]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[15][26] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[26]),
        .Q(\STAGE1.x[15]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[15][27] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[27]),
        .Q(\STAGE1.x[15]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[15][28] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[28]),
        .Q(\STAGE1.x[15]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[15][29] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[29]),
        .Q(\STAGE1.x[15]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[15][2] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[2]),
        .Q(\STAGE1.x[15]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[15][30] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[30]),
        .Q(\STAGE1.x[15]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[15][31] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[31]),
        .Q(\STAGE1.x[15]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[15][3] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[3]),
        .Q(\STAGE1.x[15]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[15][4] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[4]),
        .Q(\STAGE1.x[15]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[15][5] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[5]),
        .Q(\STAGE1.x[15]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[15][6] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[6]),
        .Q(\STAGE1.x[15]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[15][7] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[7]),
        .Q(\STAGE1.x[15]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[15][8] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[8]),
        .Q(\STAGE1.x[15]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[15][9] 
       (.C(clk),
        .CE(\s2_reg[0]_12 ),
        .D(D[9]),
        .Q(\STAGE1.x[15]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[1][0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(\STAGE1.x[1]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[1][10] 
       (.C(clk),
        .CE(E),
        .D(D[10]),
        .Q(\STAGE1.x[1]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[1][11] 
       (.C(clk),
        .CE(E),
        .D(D[11]),
        .Q(\STAGE1.x[1]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[1][12] 
       (.C(clk),
        .CE(E),
        .D(D[12]),
        .Q(\STAGE1.x[1]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[1][13] 
       (.C(clk),
        .CE(E),
        .D(D[13]),
        .Q(\STAGE1.x[1]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[1][14] 
       (.C(clk),
        .CE(E),
        .D(D[14]),
        .Q(\STAGE1.x[1]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[1][15] 
       (.C(clk),
        .CE(E),
        .D(D[15]),
        .Q(\STAGE1.x[1]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[1][16] 
       (.C(clk),
        .CE(E),
        .D(D[16]),
        .Q(\STAGE1.x[1]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[1][17] 
       (.C(clk),
        .CE(E),
        .D(D[17]),
        .Q(\STAGE1.x[1]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[1][18] 
       (.C(clk),
        .CE(E),
        .D(D[18]),
        .Q(\STAGE1.x[1]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[1][19] 
       (.C(clk),
        .CE(E),
        .D(D[19]),
        .Q(\STAGE1.x[1]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[1][1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(\STAGE1.x[1]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[1][20] 
       (.C(clk),
        .CE(E),
        .D(D[20]),
        .Q(\STAGE1.x[1]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[1][21] 
       (.C(clk),
        .CE(E),
        .D(D[21]),
        .Q(\STAGE1.x[1]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[1][22] 
       (.C(clk),
        .CE(E),
        .D(D[22]),
        .Q(\STAGE1.x[1]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[1][23] 
       (.C(clk),
        .CE(E),
        .D(D[23]),
        .Q(\STAGE1.x[1]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[1][24] 
       (.C(clk),
        .CE(E),
        .D(D[24]),
        .Q(\STAGE1.x[1]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[1][25] 
       (.C(clk),
        .CE(E),
        .D(D[25]),
        .Q(\STAGE1.x[1]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[1][26] 
       (.C(clk),
        .CE(E),
        .D(D[26]),
        .Q(\STAGE1.x[1]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[1][27] 
       (.C(clk),
        .CE(E),
        .D(D[27]),
        .Q(\STAGE1.x[1]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[1][28] 
       (.C(clk),
        .CE(E),
        .D(D[28]),
        .Q(\STAGE1.x[1]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[1][29] 
       (.C(clk),
        .CE(E),
        .D(D[29]),
        .Q(\STAGE1.x[1]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[1][2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(\STAGE1.x[1]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[1][30] 
       (.C(clk),
        .CE(E),
        .D(D[30]),
        .Q(\STAGE1.x[1]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[1][31] 
       (.C(clk),
        .CE(E),
        .D(D[31]),
        .Q(\STAGE1.x[1]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[1][3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(\STAGE1.x[1]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[1][4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(\STAGE1.x[1]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[1][5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(\STAGE1.x[1]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[1][6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(\STAGE1.x[1]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[1][7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(\STAGE1.x[1]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[1][8] 
       (.C(clk),
        .CE(E),
        .D(D[8]),
        .Q(\STAGE1.x[1]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[1][9] 
       (.C(clk),
        .CE(E),
        .D(D[9]),
        .Q(\STAGE1.x[1]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[2][0] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[0]),
        .Q(\STAGE1.x[2]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[2][10] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[10]),
        .Q(\STAGE1.x[2]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[2][11] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[11]),
        .Q(\STAGE1.x[2]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[2][12] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[12]),
        .Q(\STAGE1.x[2]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[2][13] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[13]),
        .Q(\STAGE1.x[2]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[2][14] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[14]),
        .Q(\STAGE1.x[2]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[2][15] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[15]),
        .Q(\STAGE1.x[2]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[2][16] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[16]),
        .Q(\STAGE1.x[2]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[2][17] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[17]),
        .Q(\STAGE1.x[2]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[2][18] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[18]),
        .Q(\STAGE1.x[2]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[2][19] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[19]),
        .Q(\STAGE1.x[2]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[2][1] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[1]),
        .Q(\STAGE1.x[2]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[2][20] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[20]),
        .Q(\STAGE1.x[2]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[2][21] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[21]),
        .Q(\STAGE1.x[2]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[2][22] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[22]),
        .Q(\STAGE1.x[2]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[2][23] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[23]),
        .Q(\STAGE1.x[2]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[2][24] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[24]),
        .Q(\STAGE1.x[2]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[2][25] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[25]),
        .Q(\STAGE1.x[2]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[2][26] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[26]),
        .Q(\STAGE1.x[2]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[2][27] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[27]),
        .Q(\STAGE1.x[2]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[2][28] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[28]),
        .Q(\STAGE1.x[2]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[2][29] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[29]),
        .Q(\STAGE1.x[2]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[2][2] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[2]),
        .Q(\STAGE1.x[2]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[2][30] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[30]),
        .Q(\STAGE1.x[2]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[2][31] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[31]),
        .Q(\STAGE1.x[2]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[2][3] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[3]),
        .Q(\STAGE1.x[2]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[2][4] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[4]),
        .Q(\STAGE1.x[2]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[2][5] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[5]),
        .Q(\STAGE1.x[2]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[2][6] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[6]),
        .Q(\STAGE1.x[2]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[2][7] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[7]),
        .Q(\STAGE1.x[2]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[2][8] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[8]),
        .Q(\STAGE1.x[2]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[2][9] 
       (.C(clk),
        .CE(\s2_reg[0] ),
        .D(D[9]),
        .Q(\STAGE1.x[2]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[3][0] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[0]),
        .Q(\STAGE1.x[3]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[3][10] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[10]),
        .Q(\STAGE1.x[3]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[3][11] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[11]),
        .Q(\STAGE1.x[3]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[3][12] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[12]),
        .Q(\STAGE1.x[3]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[3][13] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[13]),
        .Q(\STAGE1.x[3]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[3][14] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[14]),
        .Q(\STAGE1.x[3]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[3][15] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[15]),
        .Q(\STAGE1.x[3]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[3][16] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[16]),
        .Q(\STAGE1.x[3]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[3][17] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[17]),
        .Q(\STAGE1.x[3]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[3][18] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[18]),
        .Q(\STAGE1.x[3]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[3][19] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[19]),
        .Q(\STAGE1.x[3]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[3][1] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[1]),
        .Q(\STAGE1.x[3]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[3][20] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[20]),
        .Q(\STAGE1.x[3]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[3][21] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[21]),
        .Q(\STAGE1.x[3]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[3][22] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[22]),
        .Q(\STAGE1.x[3]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[3][23] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[23]),
        .Q(\STAGE1.x[3]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[3][24] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[24]),
        .Q(\STAGE1.x[3]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[3][25] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[25]),
        .Q(\STAGE1.x[3]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[3][26] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[26]),
        .Q(\STAGE1.x[3]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[3][27] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[27]),
        .Q(\STAGE1.x[3]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[3][28] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[28]),
        .Q(\STAGE1.x[3]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[3][29] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[29]),
        .Q(\STAGE1.x[3]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[3][2] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[2]),
        .Q(\STAGE1.x[3]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[3][30] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[30]),
        .Q(\STAGE1.x[3]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[3][31] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[31]),
        .Q(\STAGE1.x[3]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[3][3] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[3]),
        .Q(\STAGE1.x[3]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[3][4] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[4]),
        .Q(\STAGE1.x[3]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[3][5] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[5]),
        .Q(\STAGE1.x[3]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[3][6] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[6]),
        .Q(\STAGE1.x[3]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[3][7] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[7]),
        .Q(\STAGE1.x[3]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[3][8] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[8]),
        .Q(\STAGE1.x[3]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[3][9] 
       (.C(clk),
        .CE(\s2_reg[0]_0 ),
        .D(D[9]),
        .Q(\STAGE1.x[3]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[4][0] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[0]),
        .Q(\STAGE1.x[4]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[4][10] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[10]),
        .Q(\STAGE1.x[4]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[4][11] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[11]),
        .Q(\STAGE1.x[4]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[4][12] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[12]),
        .Q(\STAGE1.x[4]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[4][13] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[13]),
        .Q(\STAGE1.x[4]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[4][14] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[14]),
        .Q(\STAGE1.x[4]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[4][15] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[15]),
        .Q(\STAGE1.x[4]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[4][16] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[16]),
        .Q(\STAGE1.x[4]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[4][17] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[17]),
        .Q(\STAGE1.x[4]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[4][18] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[18]),
        .Q(\STAGE1.x[4]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[4][19] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[19]),
        .Q(\STAGE1.x[4]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[4][1] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[1]),
        .Q(\STAGE1.x[4]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[4][20] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[20]),
        .Q(\STAGE1.x[4]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[4][21] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[21]),
        .Q(\STAGE1.x[4]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[4][22] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[22]),
        .Q(\STAGE1.x[4]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[4][23] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[23]),
        .Q(\STAGE1.x[4]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[4][24] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[24]),
        .Q(\STAGE1.x[4]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[4][25] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[25]),
        .Q(\STAGE1.x[4]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[4][26] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[26]),
        .Q(\STAGE1.x[4]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[4][27] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[27]),
        .Q(\STAGE1.x[4]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[4][28] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[28]),
        .Q(\STAGE1.x[4]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[4][29] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[29]),
        .Q(\STAGE1.x[4]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[4][2] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[2]),
        .Q(\STAGE1.x[4]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[4][30] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[30]),
        .Q(\STAGE1.x[4]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[4][31] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[31]),
        .Q(\STAGE1.x[4]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[4][3] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[3]),
        .Q(\STAGE1.x[4]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[4][4] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[4]),
        .Q(\STAGE1.x[4]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[4][5] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[5]),
        .Q(\STAGE1.x[4]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[4][6] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[6]),
        .Q(\STAGE1.x[4]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[4][7] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[7]),
        .Q(\STAGE1.x[4]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[4][8] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[8]),
        .Q(\STAGE1.x[4]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[4][9] 
       (.C(clk),
        .CE(\s2_reg[0]_1 ),
        .D(D[9]),
        .Q(\STAGE1.x[4]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[5][0] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[0]),
        .Q(\STAGE1.x[5]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[5][10] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[10]),
        .Q(\STAGE1.x[5]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[5][11] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[11]),
        .Q(\STAGE1.x[5]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[5][12] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[12]),
        .Q(\STAGE1.x[5]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[5][13] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[13]),
        .Q(\STAGE1.x[5]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[5][14] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[14]),
        .Q(\STAGE1.x[5]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[5][15] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[15]),
        .Q(\STAGE1.x[5]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[5][16] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[16]),
        .Q(\STAGE1.x[5]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[5][17] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[17]),
        .Q(\STAGE1.x[5]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[5][18] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[18]),
        .Q(\STAGE1.x[5]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[5][19] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[19]),
        .Q(\STAGE1.x[5]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[5][1] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[1]),
        .Q(\STAGE1.x[5]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[5][20] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[20]),
        .Q(\STAGE1.x[5]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[5][21] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[21]),
        .Q(\STAGE1.x[5]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[5][22] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[22]),
        .Q(\STAGE1.x[5]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[5][23] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[23]),
        .Q(\STAGE1.x[5]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[5][24] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[24]),
        .Q(\STAGE1.x[5]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[5][25] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[25]),
        .Q(\STAGE1.x[5]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[5][26] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[26]),
        .Q(\STAGE1.x[5]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[5][27] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[27]),
        .Q(\STAGE1.x[5]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[5][28] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[28]),
        .Q(\STAGE1.x[5]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[5][29] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[29]),
        .Q(\STAGE1.x[5]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[5][2] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[2]),
        .Q(\STAGE1.x[5]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[5][30] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[30]),
        .Q(\STAGE1.x[5]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[5][31] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[31]),
        .Q(\STAGE1.x[5]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[5][3] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[3]),
        .Q(\STAGE1.x[5]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[5][4] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[4]),
        .Q(\STAGE1.x[5]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[5][5] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[5]),
        .Q(\STAGE1.x[5]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[5][6] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[6]),
        .Q(\STAGE1.x[5]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[5][7] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[7]),
        .Q(\STAGE1.x[5]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[5][8] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[8]),
        .Q(\STAGE1.x[5]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[5][9] 
       (.C(clk),
        .CE(\s2_reg[0]_2 ),
        .D(D[9]),
        .Q(\STAGE1.x[5]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[6][0] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[0]),
        .Q(\STAGE1.x[6]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[6][10] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[10]),
        .Q(\STAGE1.x[6]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[6][11] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[11]),
        .Q(\STAGE1.x[6]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[6][12] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[12]),
        .Q(\STAGE1.x[6]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[6][13] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[13]),
        .Q(\STAGE1.x[6]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[6][14] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[14]),
        .Q(\STAGE1.x[6]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[6][15] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[15]),
        .Q(\STAGE1.x[6]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[6][16] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[16]),
        .Q(\STAGE1.x[6]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[6][17] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[17]),
        .Q(\STAGE1.x[6]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[6][18] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[18]),
        .Q(\STAGE1.x[6]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[6][19] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[19]),
        .Q(\STAGE1.x[6]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[6][1] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[1]),
        .Q(\STAGE1.x[6]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[6][20] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[20]),
        .Q(\STAGE1.x[6]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[6][21] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[21]),
        .Q(\STAGE1.x[6]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[6][22] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[22]),
        .Q(\STAGE1.x[6]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[6][23] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[23]),
        .Q(\STAGE1.x[6]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[6][24] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[24]),
        .Q(\STAGE1.x[6]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[6][25] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[25]),
        .Q(\STAGE1.x[6]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[6][26] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[26]),
        .Q(\STAGE1.x[6]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[6][27] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[27]),
        .Q(\STAGE1.x[6]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[6][28] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[28]),
        .Q(\STAGE1.x[6]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[6][29] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[29]),
        .Q(\STAGE1.x[6]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[6][2] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[2]),
        .Q(\STAGE1.x[6]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[6][30] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[30]),
        .Q(\STAGE1.x[6]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[6][31] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[31]),
        .Q(\STAGE1.x[6]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[6][3] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[3]),
        .Q(\STAGE1.x[6]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[6][4] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[4]),
        .Q(\STAGE1.x[6]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[6][5] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[5]),
        .Q(\STAGE1.x[6]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[6][6] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[6]),
        .Q(\STAGE1.x[6]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[6][7] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[7]),
        .Q(\STAGE1.x[6]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[6][8] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[8]),
        .Q(\STAGE1.x[6]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[6][9] 
       (.C(clk),
        .CE(\s2_reg[0]_3 ),
        .D(D[9]),
        .Q(\STAGE1.x[6]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[7][0] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[0]),
        .Q(\STAGE1.x[7]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[7][10] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[10]),
        .Q(\STAGE1.x[7]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[7][11] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[11]),
        .Q(\STAGE1.x[7]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[7][12] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[12]),
        .Q(\STAGE1.x[7]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[7][13] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[13]),
        .Q(\STAGE1.x[7]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[7][14] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[14]),
        .Q(\STAGE1.x[7]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[7][15] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[15]),
        .Q(\STAGE1.x[7]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[7][16] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[16]),
        .Q(\STAGE1.x[7]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[7][17] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[17]),
        .Q(\STAGE1.x[7]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[7][18] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[18]),
        .Q(\STAGE1.x[7]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[7][19] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[19]),
        .Q(\STAGE1.x[7]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[7][1] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[1]),
        .Q(\STAGE1.x[7]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[7][20] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[20]),
        .Q(\STAGE1.x[7]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[7][21] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[21]),
        .Q(\STAGE1.x[7]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[7][22] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[22]),
        .Q(\STAGE1.x[7]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[7][23] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[23]),
        .Q(\STAGE1.x[7]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[7][24] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[24]),
        .Q(\STAGE1.x[7]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[7][25] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[25]),
        .Q(\STAGE1.x[7]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[7][26] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[26]),
        .Q(\STAGE1.x[7]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[7][27] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[27]),
        .Q(\STAGE1.x[7]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[7][28] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[28]),
        .Q(\STAGE1.x[7]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[7][29] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[29]),
        .Q(\STAGE1.x[7]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[7][2] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[2]),
        .Q(\STAGE1.x[7]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[7][30] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[30]),
        .Q(\STAGE1.x[7]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[7][31] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[31]),
        .Q(\STAGE1.x[7]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[7][3] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[3]),
        .Q(\STAGE1.x[7]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[7][4] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[4]),
        .Q(\STAGE1.x[7]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[7][5] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[5]),
        .Q(\STAGE1.x[7]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[7][6] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[6]),
        .Q(\STAGE1.x[7]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[7][7] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[7]),
        .Q(\STAGE1.x[7]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[7][8] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[8]),
        .Q(\STAGE1.x[7]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[7][9] 
       (.C(clk),
        .CE(\s2_reg[0]_4 ),
        .D(D[9]),
        .Q(\STAGE1.x[7]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[8][0] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[0]),
        .Q(\STAGE1.x[8]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[8][10] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[10]),
        .Q(\STAGE1.x[8]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[8][11] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[11]),
        .Q(\STAGE1.x[8]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[8][12] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[12]),
        .Q(\STAGE1.x[8]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[8][13] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[13]),
        .Q(\STAGE1.x[8]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[8][14] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[14]),
        .Q(\STAGE1.x[8]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[8][15] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[15]),
        .Q(\STAGE1.x[8]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[8][16] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[16]),
        .Q(\STAGE1.x[8]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[8][17] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[17]),
        .Q(\STAGE1.x[8]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[8][18] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[18]),
        .Q(\STAGE1.x[8]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[8][19] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[19]),
        .Q(\STAGE1.x[8]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[8][1] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[1]),
        .Q(\STAGE1.x[8]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[8][20] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[20]),
        .Q(\STAGE1.x[8]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[8][21] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[21]),
        .Q(\STAGE1.x[8]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[8][22] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[22]),
        .Q(\STAGE1.x[8]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[8][23] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[23]),
        .Q(\STAGE1.x[8]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[8][24] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[24]),
        .Q(\STAGE1.x[8]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[8][25] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[25]),
        .Q(\STAGE1.x[8]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[8][26] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[26]),
        .Q(\STAGE1.x[8]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[8][27] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[27]),
        .Q(\STAGE1.x[8]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[8][28] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[28]),
        .Q(\STAGE1.x[8]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[8][29] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[29]),
        .Q(\STAGE1.x[8]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[8][2] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[2]),
        .Q(\STAGE1.x[8]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[8][30] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[30]),
        .Q(\STAGE1.x[8]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[8][31] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[31]),
        .Q(\STAGE1.x[8]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[8][3] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[3]),
        .Q(\STAGE1.x[8]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[8][4] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[4]),
        .Q(\STAGE1.x[8]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[8][5] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[5]),
        .Q(\STAGE1.x[8]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[8][6] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[6]),
        .Q(\STAGE1.x[8]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[8][7] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[7]),
        .Q(\STAGE1.x[8]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[8][8] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[8]),
        .Q(\STAGE1.x[8]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[8][9] 
       (.C(clk),
        .CE(\s2_reg[0]_5 ),
        .D(D[9]),
        .Q(\STAGE1.x[8]__0 [9]),
        .R(1'b0));
  FDRE \xr_reg[9][0] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[0]),
        .Q(\STAGE1.x[9]__0 [0]),
        .R(1'b0));
  FDRE \xr_reg[9][10] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[10]),
        .Q(\STAGE1.x[9]__0 [10]),
        .R(1'b0));
  FDRE \xr_reg[9][11] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[11]),
        .Q(\STAGE1.x[9]__0 [11]),
        .R(1'b0));
  FDRE \xr_reg[9][12] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[12]),
        .Q(\STAGE1.x[9]__0 [12]),
        .R(1'b0));
  FDRE \xr_reg[9][13] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[13]),
        .Q(\STAGE1.x[9]__0 [13]),
        .R(1'b0));
  FDRE \xr_reg[9][14] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[14]),
        .Q(\STAGE1.x[9]__0 [14]),
        .R(1'b0));
  FDRE \xr_reg[9][15] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[15]),
        .Q(\STAGE1.x[9]__0 [15]),
        .R(1'b0));
  FDRE \xr_reg[9][16] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[16]),
        .Q(\STAGE1.x[9]__0 [16]),
        .R(1'b0));
  FDRE \xr_reg[9][17] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[17]),
        .Q(\STAGE1.x[9]__0 [17]),
        .R(1'b0));
  FDRE \xr_reg[9][18] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[18]),
        .Q(\STAGE1.x[9]__0 [18]),
        .R(1'b0));
  FDRE \xr_reg[9][19] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[19]),
        .Q(\STAGE1.x[9]__0 [19]),
        .R(1'b0));
  FDRE \xr_reg[9][1] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[1]),
        .Q(\STAGE1.x[9]__0 [1]),
        .R(1'b0));
  FDRE \xr_reg[9][20] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[20]),
        .Q(\STAGE1.x[9]__0 [20]),
        .R(1'b0));
  FDRE \xr_reg[9][21] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[21]),
        .Q(\STAGE1.x[9]__0 [21]),
        .R(1'b0));
  FDRE \xr_reg[9][22] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[22]),
        .Q(\STAGE1.x[9]__0 [22]),
        .R(1'b0));
  FDRE \xr_reg[9][23] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[23]),
        .Q(\STAGE1.x[9]__0 [23]),
        .R(1'b0));
  FDRE \xr_reg[9][24] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[24]),
        .Q(\STAGE1.x[9]__0 [24]),
        .R(1'b0));
  FDRE \xr_reg[9][25] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[25]),
        .Q(\STAGE1.x[9]__0 [25]),
        .R(1'b0));
  FDRE \xr_reg[9][26] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[26]),
        .Q(\STAGE1.x[9]__0 [26]),
        .R(1'b0));
  FDRE \xr_reg[9][27] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[27]),
        .Q(\STAGE1.x[9]__0 [27]),
        .R(1'b0));
  FDRE \xr_reg[9][28] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[28]),
        .Q(\STAGE1.x[9]__0 [28]),
        .R(1'b0));
  FDRE \xr_reg[9][29] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[29]),
        .Q(\STAGE1.x[9]__0 [29]),
        .R(1'b0));
  FDRE \xr_reg[9][2] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[2]),
        .Q(\STAGE1.x[9]__0 [2]),
        .R(1'b0));
  FDRE \xr_reg[9][30] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[30]),
        .Q(\STAGE1.x[9]__0 [30]),
        .R(1'b0));
  FDRE \xr_reg[9][31] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[31]),
        .Q(\STAGE1.x[9]__0 [31]),
        .R(1'b0));
  FDRE \xr_reg[9][3] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[3]),
        .Q(\STAGE1.x[9]__0 [3]),
        .R(1'b0));
  FDRE \xr_reg[9][4] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[4]),
        .Q(\STAGE1.x[9]__0 [4]),
        .R(1'b0));
  FDRE \xr_reg[9][5] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[5]),
        .Q(\STAGE1.x[9]__0 [5]),
        .R(1'b0));
  FDRE \xr_reg[9][6] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[6]),
        .Q(\STAGE1.x[9]__0 [6]),
        .R(1'b0));
  FDRE \xr_reg[9][7] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[7]),
        .Q(\STAGE1.x[9]__0 [7]),
        .R(1'b0));
  FDRE \xr_reg[9][8] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[8]),
        .Q(\STAGE1.x[9]__0 [8]),
        .R(1'b0));
  FDRE \xr_reg[9][9] 
       (.C(clk),
        .CE(\s2_reg[0]_6 ),
        .D(D[9]),
        .Q(\STAGE1.x[9]__0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom_controller" *) 
module femto_bd_rom_controller
   (d_rdata,
    resp,
    req,
    p_0_in,
    clk,
    rdata0,
    \d_reg[46] ,
    \d_reg[44] ,
    \d_reg[44]_0 ,
    \d_reg[44]_1 ,
    \d_reg[44]_2 ,
    \d_reg[44]_3 ,
    \d_reg[44]_4 ,
    \d_reg[44]_5 ,
    \d_reg[44]_6 ,
    \rst_r_reg[9] );
  output [31:0]d_rdata;
  output resp;
  input req;
  input [15:0]p_0_in;
  input clk;
  input [7:0]rdata0;
  input \d_reg[46] ;
  input \d_reg[44] ;
  input \d_reg[44]_0 ;
  input \d_reg[44]_1 ;
  input \d_reg[44]_2 ;
  input \d_reg[44]_3 ;
  input \d_reg[44]_4 ;
  input \d_reg[44]_5 ;
  input \d_reg[44]_6 ;
  input \rst_r_reg[9] ;

  wire clk;
  wire [31:0]d_rdata;
  wire \d_reg[44] ;
  wire \d_reg[44]_0 ;
  wire \d_reg[44]_1 ;
  wire \d_reg[44]_2 ;
  wire \d_reg[44]_3 ;
  wire \d_reg[44]_4 ;
  wire \d_reg[44]_5 ;
  wire \d_reg[44]_6 ;
  wire \d_reg[46] ;
  wire [15:0]p_0_in;
  wire [7:0]rdata0;
  wire req;
  wire resp;
  wire \rst_r_reg[9] ;

  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(req),
        .D(rdata0[0]),
        .Q(d_rdata[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[2]),
        .Q(d_rdata[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[3]),
        .Q(d_rdata[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[4]),
        .Q(d_rdata[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[5]),
        .Q(d_rdata[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[6]),
        .Q(d_rdata[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[7]),
        .Q(d_rdata[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[8]),
        .Q(d_rdata[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[9]),
        .Q(d_rdata[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[10]),
        .Q(d_rdata[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[11]),
        .Q(d_rdata[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(req),
        .D(rdata0[1]),
        .Q(d_rdata[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[12]),
        .Q(d_rdata[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[13]),
        .Q(d_rdata[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[14]),
        .Q(d_rdata[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[15]),
        .Q(d_rdata[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(clk),
        .CE(req),
        .D(\d_reg[44]_6 ),
        .Q(d_rdata[24]),
        .R(\d_reg[46] ));
  FDRE \rdata_reg[25] 
       (.C(clk),
        .CE(req),
        .D(\d_reg[44]_5 ),
        .Q(d_rdata[25]),
        .R(\d_reg[46] ));
  FDRE \rdata_reg[26] 
       (.C(clk),
        .CE(req),
        .D(\d_reg[44]_4 ),
        .Q(d_rdata[26]),
        .R(\d_reg[46] ));
  FDRE \rdata_reg[27] 
       (.C(clk),
        .CE(req),
        .D(\d_reg[44]_3 ),
        .Q(d_rdata[27]),
        .R(\d_reg[46] ));
  FDRE \rdata_reg[28] 
       (.C(clk),
        .CE(req),
        .D(\d_reg[44]_2 ),
        .Q(d_rdata[28]),
        .R(\d_reg[46] ));
  FDRE \rdata_reg[29] 
       (.C(clk),
        .CE(req),
        .D(\d_reg[44]_1 ),
        .Q(d_rdata[29]),
        .R(\d_reg[46] ));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(req),
        .D(rdata0[2]),
        .Q(d_rdata[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(clk),
        .CE(req),
        .D(\d_reg[44]_0 ),
        .Q(d_rdata[30]),
        .R(\d_reg[46] ));
  FDRE \rdata_reg[31] 
       (.C(clk),
        .CE(req),
        .D(\d_reg[44] ),
        .Q(d_rdata[31]),
        .R(\d_reg[46] ));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(req),
        .D(rdata0[3]),
        .Q(d_rdata[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(req),
        .D(rdata0[4]),
        .Q(d_rdata[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(req),
        .D(rdata0[5]),
        .Q(d_rdata[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(req),
        .D(rdata0[6]),
        .Q(d_rdata[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(req),
        .D(rdata0[7]),
        .Q(d_rdata[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[0]),
        .Q(d_rdata[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(clk),
        .CE(req),
        .D(p_0_in[1]),
        .Q(d_rdata[9]),
        .R(1'b0));
  FDRE resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(\rst_r_reg[9] ),
        .Q(resp),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom_wrapper" *) 
module femto_bd_rom_wrapper
   (rom_d_fault,
    rom_i_fault,
    d_resp,
    i_resp,
    d_rdata,
    rstn,
    clk,
    d_w_rb,
    d_req,
    i_req,
    d_acc,
    d_addr,
    i_acc,
    i_addr);
  output rom_d_fault;
  output rom_i_fault;
  output d_resp;
  output i_resp;
  output [31:0]d_rdata;
  input rstn;
  input clk;
  input d_w_rb;
  input d_req;
  input i_req;
  input [1:0]d_acc;
  input [11:0]d_addr;
  input [1:0]i_acc;
  input [11:0]i_addr;

  wire bus_duplexer_n_0;
  wire bus_duplexer_n_10;
  wire bus_duplexer_n_2;
  wire bus_duplexer_n_3;
  wire bus_duplexer_n_4;
  wire bus_duplexer_n_5;
  wire bus_duplexer_n_6;
  wire bus_duplexer_n_7;
  wire bus_duplexer_n_8;
  wire bus_duplexer_n_9;
  wire clk;
  wire [1:0]d_acc;
  wire [11:0]d_addr;
  wire [31:0]d_rdata;
  wire d_req;
  wire d_resp;
  wire d_w_rb;
  wire [1:0]i_acc;
  wire [11:0]i_addr;
  wire i_req;
  wire i_resp;
  wire [23:8]p_0_in;
  wire [7:0]rdata0;
  wire req;
  wire resp;
  wire rom_d_fault;
  wire rom_i_fault;
  wire rstn;

  femto_bd_bus_duplexer_16 bus_duplexer
       (.clk(clk),
        .d_acc(d_acc),
        .d_addr(d_addr),
        .d_req(d_req),
        .d_resp(d_resp),
        .d_w_rb(d_w_rb),
        .i_acc(i_acc),
        .i_addr(i_addr),
        .i_req(i_req),
        .i_resp(i_resp),
        .p_0_in(p_0_in),
        .rdata0(rdata0),
        .\rdata_reg[24] (bus_duplexer_n_9),
        .\rdata_reg[25] (bus_duplexer_n_8),
        .\rdata_reg[26] (bus_duplexer_n_7),
        .\rdata_reg[27] (bus_duplexer_n_6),
        .\rdata_reg[28] (bus_duplexer_n_5),
        .\rdata_reg[29] (bus_duplexer_n_4),
        .\rdata_reg[30] (bus_duplexer_n_3),
        .\rdata_reg[31] (bus_duplexer_n_2),
        .\rdata_reg[31]_0 (bus_duplexer_n_10),
        .req(req),
        .resp(resp),
        .resp_reg(bus_duplexer_n_0),
        .rom_d_fault(rom_d_fault),
        .rom_i_fault(rom_i_fault),
        .rstn(rstn));
  femto_bd_rom_controller rom_controller
       (.clk(clk),
        .d_rdata(d_rdata),
        .\d_reg[44] (bus_duplexer_n_2),
        .\d_reg[44]_0 (bus_duplexer_n_3),
        .\d_reg[44]_1 (bus_duplexer_n_4),
        .\d_reg[44]_2 (bus_duplexer_n_5),
        .\d_reg[44]_3 (bus_duplexer_n_6),
        .\d_reg[44]_4 (bus_duplexer_n_7),
        .\d_reg[44]_5 (bus_duplexer_n_8),
        .\d_reg[44]_6 (bus_duplexer_n_9),
        .\d_reg[46] (bus_duplexer_n_10),
        .p_0_in(p_0_in),
        .rdata0(rdata0),
        .req(req),
        .resp(resp),
        .\rst_r_reg[9] (bus_duplexer_n_0));
endmodule

(* ORIG_REF_NAME = "rst_controller" *) 
module femto_bd_rst_controller
   (p_resp,
    rst_ob,
    \rdata_reg[8]_0 ,
    p_rdata,
    clk,
    soc_fault_cause,
    rst_ib,
    soc_fault,
    p_req,
    p_wdata,
    p_w_rb,
    p_addr,
    p_acc,
    soc_fault_addr);
  output p_resp;
  output [0:0]rst_ob;
  output \rdata_reg[8]_0 ;
  output [31:0]p_rdata;
  input clk;
  input [7:0]soc_fault_cause;
  input rst_ib;
  input soc_fault;
  input p_req;
  input [0:0]p_wdata;
  input p_w_rb;
  input [2:0]p_addr;
  input [1:0]p_acc;
  input [31:0]soc_fault_addr;

  wire clk;
  wire p_0_in;
  wire [31:0]p_1_in;
  wire [1:0]p_acc;
  wire [2:0]p_addr;
  wire [31:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [0:0]p_wdata;
  wire [31:31]rdata;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata_reg[8]_0 ;
  wire [7:0]rst_cause_r;
  wire rst_cause_r1__0;
  wire \rst_cause_r[0]_i_1_n_0 ;
  wire \rst_cause_r[1]_i_1_n_0 ;
  wire \rst_cause_r[2]_i_1_n_0 ;
  wire \rst_cause_r[3]_i_1_n_0 ;
  wire \rst_cause_r[4]_i_1_n_0 ;
  wire \rst_cause_r[5]_i_1_n_0 ;
  wire \rst_cause_r[6]_i_1_n_0 ;
  wire \rst_cause_r[7]_i_1_n_0 ;
  wire \rst_cause_r[7]_i_3_n_0 ;
  wire rst_ib;
  wire [31:0]rst_info_r;
  wire rst_info_r_0;
  wire [0:0]rst_ob;
  wire rst_r;
  wire \rst_r[9]_i_1_n_0 ;
  wire soc_fault;
  wire [31:0]soc_fault_addr;
  wire [7:0]soc_fault_cause;

  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata[0]_i_1 
       (.I0(rst_cause_r[0]),
        .I1(rst_info_r[0]),
        .I2(p_addr[1]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[10]_i_1 
       (.I0(rst_info_r[10]),
        .I1(p_addr[1]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[11]_i_1 
       (.I0(rst_info_r[11]),
        .I1(p_addr[1]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[12]_i_1 
       (.I0(rst_info_r[12]),
        .I1(p_addr[1]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[13]_i_1 
       (.I0(rst_info_r[13]),
        .I1(p_addr[1]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[14]_i_1 
       (.I0(rst_info_r[14]),
        .I1(p_addr[1]),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[15]_i_1 
       (.I0(rst_info_r[15]),
        .I1(p_addr[1]),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[16]_i_1 
       (.I0(rst_info_r[16]),
        .I1(p_addr[1]),
        .O(p_1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[17]_i_1 
       (.I0(rst_info_r[17]),
        .I1(p_addr[1]),
        .O(p_1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[18]_i_1 
       (.I0(rst_info_r[18]),
        .I1(p_addr[1]),
        .O(p_1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[19]_i_1 
       (.I0(rst_info_r[19]),
        .I1(p_addr[1]),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata[1]_i_1 
       (.I0(rst_cause_r[1]),
        .I1(rst_info_r[1]),
        .I2(p_addr[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[20]_i_1 
       (.I0(rst_info_r[20]),
        .I1(p_addr[1]),
        .O(p_1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[21]_i_1 
       (.I0(rst_info_r[21]),
        .I1(p_addr[1]),
        .O(p_1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[22]_i_1 
       (.I0(rst_info_r[22]),
        .I1(p_addr[1]),
        .O(p_1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[23]_i_1 
       (.I0(rst_info_r[23]),
        .I1(p_addr[1]),
        .O(p_1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[24]_i_1 
       (.I0(rst_info_r[24]),
        .I1(p_addr[1]),
        .O(p_1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[25]_i_1 
       (.I0(rst_info_r[25]),
        .I1(p_addr[1]),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[26]_i_1 
       (.I0(rst_info_r[26]),
        .I1(p_addr[1]),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[27]_i_1 
       (.I0(rst_info_r[27]),
        .I1(p_addr[1]),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[28]_i_1 
       (.I0(rst_info_r[28]),
        .I1(p_addr[1]),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[29]_i_1 
       (.I0(rst_info_r[29]),
        .I1(p_addr[1]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata[2]_i_1 
       (.I0(rst_cause_r[2]),
        .I1(rst_info_r[2]),
        .I2(p_addr[1]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[30]_i_1 
       (.I0(rst_info_r[30]),
        .I1(p_addr[1]),
        .O(p_1_in[30]));
  LUT3 #(
    .INIT(8'h20)) 
    \rdata[31]_i_1 
       (.I0(p_req),
        .I1(\rdata_reg[8]_0 ),
        .I2(p_addr[1]),
        .O(rdata));
  LUT4 #(
    .INIT(16'h2220)) 
    \rdata[31]_i_2 
       (.I0(p_req),
        .I1(\rdata_reg[8]_0 ),
        .I2(p_addr[2]),
        .I3(p_addr[1]),
        .O(\rdata[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[31]_i_3 
       (.I0(rst_info_r[31]),
        .I1(p_addr[1]),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata[3]_i_1 
       (.I0(rst_cause_r[3]),
        .I1(rst_info_r[3]),
        .I2(p_addr[1]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata[4]_i_1 
       (.I0(rst_cause_r[4]),
        .I1(rst_info_r[4]),
        .I2(p_addr[1]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata[5]_i_1 
       (.I0(rst_cause_r[5]),
        .I1(rst_info_r[5]),
        .I2(p_addr[1]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata[6]_i_1 
       (.I0(rst_cause_r[6]),
        .I1(rst_info_r[6]),
        .I2(p_addr[1]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata[7]_i_1 
       (.I0(rst_cause_r[7]),
        .I1(rst_info_r[7]),
        .I2(p_addr[1]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[8]_i_1 
       (.I0(rst_info_r[8]),
        .I1(p_addr[1]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[9]_i_1 
       (.I0(rst_info_r[9]),
        .I1(p_addr[1]),
        .O(p_1_in[9]));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[0]),
        .Q(p_rdata[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[10]),
        .Q(p_rdata[10]),
        .R(rdata));
  FDRE \rdata_reg[11] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[11]),
        .Q(p_rdata[11]),
        .R(rdata));
  FDRE \rdata_reg[12] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[12]),
        .Q(p_rdata[12]),
        .R(rdata));
  FDRE \rdata_reg[13] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[13]),
        .Q(p_rdata[13]),
        .R(rdata));
  FDRE \rdata_reg[14] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[14]),
        .Q(p_rdata[14]),
        .R(rdata));
  FDRE \rdata_reg[15] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[15]),
        .Q(p_rdata[15]),
        .R(rdata));
  FDRE \rdata_reg[16] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[16]),
        .Q(p_rdata[16]),
        .R(rdata));
  FDRE \rdata_reg[17] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[17]),
        .Q(p_rdata[17]),
        .R(rdata));
  FDRE \rdata_reg[18] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[18]),
        .Q(p_rdata[18]),
        .R(rdata));
  FDRE \rdata_reg[19] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[19]),
        .Q(p_rdata[19]),
        .R(rdata));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(p_rdata[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[20]),
        .Q(p_rdata[20]),
        .R(rdata));
  FDRE \rdata_reg[21] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[21]),
        .Q(p_rdata[21]),
        .R(rdata));
  FDRE \rdata_reg[22] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[22]),
        .Q(p_rdata[22]),
        .R(rdata));
  FDRE \rdata_reg[23] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[23]),
        .Q(p_rdata[23]),
        .R(rdata));
  FDRE \rdata_reg[24] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[24]),
        .Q(p_rdata[24]),
        .R(rdata));
  FDRE \rdata_reg[25] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[25]),
        .Q(p_rdata[25]),
        .R(rdata));
  FDRE \rdata_reg[26] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[26]),
        .Q(p_rdata[26]),
        .R(rdata));
  FDRE \rdata_reg[27] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[27]),
        .Q(p_rdata[27]),
        .R(rdata));
  FDRE \rdata_reg[28] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[28]),
        .Q(p_rdata[28]),
        .R(rdata));
  FDRE \rdata_reg[29] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[29]),
        .Q(p_rdata[29]),
        .R(rdata));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(p_rdata[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[30]),
        .Q(p_rdata[30]),
        .R(rdata));
  FDRE \rdata_reg[31] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[31]),
        .Q(p_rdata[31]),
        .R(rdata));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(p_rdata[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(p_rdata[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(p_rdata[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(p_rdata[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(p_rdata[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[8]),
        .Q(p_rdata[8]),
        .R(rdata));
  FDRE \rdata_reg[9] 
       (.C(clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(p_1_in[9]),
        .Q(p_rdata[9]),
        .R(rdata));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    resp_r_i_1
       (.I0(p_req),
        .I1(\rdata_reg[8]_0 ),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    resp_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(p_resp),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h0BFF08FF)) 
    \rst_cause_r[0]_i_1 
       (.I0(soc_fault_cause[0]),
        .I1(soc_fault),
        .I2(rst_cause_r1__0),
        .I3(rst_ib),
        .I4(rst_cause_r[0]),
        .O(\rst_cause_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rst_cause_r[1]_i_1 
       (.I0(rst_cause_r1__0),
        .I1(soc_fault_cause[1]),
        .O(\rst_cause_r[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rst_cause_r[2]_i_1 
       (.I0(soc_fault_cause[2]),
        .I1(rst_cause_r1__0),
        .O(\rst_cause_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rst_cause_r[3]_i_1 
       (.I0(soc_fault_cause[3]),
        .I1(rst_cause_r1__0),
        .O(\rst_cause_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rst_cause_r[4]_i_1 
       (.I0(soc_fault_cause[4]),
        .I1(rst_cause_r1__0),
        .O(\rst_cause_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rst_cause_r[5]_i_1 
       (.I0(soc_fault_cause[5]),
        .I1(rst_cause_r1__0),
        .O(\rst_cause_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rst_cause_r[6]_i_1 
       (.I0(soc_fault_cause[6]),
        .I1(rst_cause_r1__0),
        .O(\rst_cause_r[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cause_r[7]_i_1 
       (.I0(rst_ib),
        .O(\rst_cause_r[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rst_cause_r[7]_i_2 
       (.I0(soc_fault),
        .I1(rst_cause_r1__0),
        .O(rst_r));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rst_cause_r[7]_i_3 
       (.I0(soc_fault_cause[7]),
        .I1(rst_cause_r1__0),
        .O(\rst_cause_r[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rst_cause_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rst_cause_r[0]_i_1_n_0 ),
        .Q(rst_cause_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rst_cause_r_reg[1] 
       (.C(clk),
        .CE(rst_r),
        .D(\rst_cause_r[1]_i_1_n_0 ),
        .Q(rst_cause_r[1]),
        .R(\rst_cause_r[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rst_cause_r_reg[2] 
       (.C(clk),
        .CE(rst_r),
        .D(\rst_cause_r[2]_i_1_n_0 ),
        .Q(rst_cause_r[2]),
        .R(\rst_cause_r[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rst_cause_r_reg[3] 
       (.C(clk),
        .CE(rst_r),
        .D(\rst_cause_r[3]_i_1_n_0 ),
        .Q(rst_cause_r[3]),
        .R(\rst_cause_r[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rst_cause_r_reg[4] 
       (.C(clk),
        .CE(rst_r),
        .D(\rst_cause_r[4]_i_1_n_0 ),
        .Q(rst_cause_r[4]),
        .R(\rst_cause_r[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rst_cause_r_reg[5] 
       (.C(clk),
        .CE(rst_r),
        .D(\rst_cause_r[5]_i_1_n_0 ),
        .Q(rst_cause_r[5]),
        .R(\rst_cause_r[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rst_cause_r_reg[6] 
       (.C(clk),
        .CE(rst_r),
        .D(\rst_cause_r[6]_i_1_n_0 ),
        .Q(rst_cause_r[6]),
        .R(\rst_cause_r[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rst_cause_r_reg[7] 
       (.C(clk),
        .CE(rst_r),
        .D(\rst_cause_r[7]_i_3_n_0 ),
        .Q(rst_cause_r[7]),
        .R(\rst_cause_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF9FEFFFFFF)) 
    rst_fault_INST_0_i_1
       (.I0(p_w_rb),
        .I1(p_addr[1]),
        .I2(p_addr[0]),
        .I3(p_addr[2]),
        .I4(p_acc[1]),
        .I5(p_acc[0]),
        .O(\rdata_reg[8]_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \rst_info_r[31]_i_1 
       (.I0(rst_ib),
        .I1(rst_cause_r1__0),
        .I2(soc_fault),
        .O(rst_info_r_0));
  FDRE \rst_info_r_reg[0] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[0]),
        .Q(rst_info_r[0]),
        .R(1'b0));
  FDRE \rst_info_r_reg[10] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[10]),
        .Q(rst_info_r[10]),
        .R(1'b0));
  FDRE \rst_info_r_reg[11] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[11]),
        .Q(rst_info_r[11]),
        .R(1'b0));
  FDRE \rst_info_r_reg[12] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[12]),
        .Q(rst_info_r[12]),
        .R(1'b0));
  FDRE \rst_info_r_reg[13] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[13]),
        .Q(rst_info_r[13]),
        .R(1'b0));
  FDRE \rst_info_r_reg[14] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[14]),
        .Q(rst_info_r[14]),
        .R(1'b0));
  FDRE \rst_info_r_reg[15] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[15]),
        .Q(rst_info_r[15]),
        .R(1'b0));
  FDRE \rst_info_r_reg[16] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[16]),
        .Q(rst_info_r[16]),
        .R(1'b0));
  FDRE \rst_info_r_reg[17] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[17]),
        .Q(rst_info_r[17]),
        .R(1'b0));
  FDRE \rst_info_r_reg[18] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[18]),
        .Q(rst_info_r[18]),
        .R(1'b0));
  FDRE \rst_info_r_reg[19] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[19]),
        .Q(rst_info_r[19]),
        .R(1'b0));
  FDRE \rst_info_r_reg[1] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[1]),
        .Q(rst_info_r[1]),
        .R(1'b0));
  FDRE \rst_info_r_reg[20] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[20]),
        .Q(rst_info_r[20]),
        .R(1'b0));
  FDRE \rst_info_r_reg[21] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[21]),
        .Q(rst_info_r[21]),
        .R(1'b0));
  FDRE \rst_info_r_reg[22] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[22]),
        .Q(rst_info_r[22]),
        .R(1'b0));
  FDRE \rst_info_r_reg[23] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[23]),
        .Q(rst_info_r[23]),
        .R(1'b0));
  FDRE \rst_info_r_reg[24] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[24]),
        .Q(rst_info_r[24]),
        .R(1'b0));
  FDRE \rst_info_r_reg[25] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[25]),
        .Q(rst_info_r[25]),
        .R(1'b0));
  FDRE \rst_info_r_reg[26] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[26]),
        .Q(rst_info_r[26]),
        .R(1'b0));
  FDRE \rst_info_r_reg[27] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[27]),
        .Q(rst_info_r[27]),
        .R(1'b0));
  FDRE \rst_info_r_reg[28] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[28]),
        .Q(rst_info_r[28]),
        .R(1'b0));
  FDRE \rst_info_r_reg[29] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[29]),
        .Q(rst_info_r[29]),
        .R(1'b0));
  FDRE \rst_info_r_reg[2] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[2]),
        .Q(rst_info_r[2]),
        .R(1'b0));
  FDRE \rst_info_r_reg[30] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[30]),
        .Q(rst_info_r[30]),
        .R(1'b0));
  FDRE \rst_info_r_reg[31] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[31]),
        .Q(rst_info_r[31]),
        .R(1'b0));
  FDRE \rst_info_r_reg[3] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[3]),
        .Q(rst_info_r[3]),
        .R(1'b0));
  FDRE \rst_info_r_reg[4] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[4]),
        .Q(rst_info_r[4]),
        .R(1'b0));
  FDRE \rst_info_r_reg[5] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[5]),
        .Q(rst_info_r[5]),
        .R(1'b0));
  FDRE \rst_info_r_reg[6] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[6]),
        .Q(rst_info_r[6]),
        .R(1'b0));
  FDRE \rst_info_r_reg[7] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[7]),
        .Q(rst_info_r[7]),
        .R(1'b0));
  FDRE \rst_info_r_reg[8] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[8]),
        .Q(rst_info_r[8]),
        .R(1'b0));
  FDRE \rst_info_r_reg[9] 
       (.C(clk),
        .CE(rst_info_r_0),
        .D(soc_fault_addr[9]),
        .Q(rst_info_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rst_r[9]_i_1 
       (.I0(rst_ib),
        .I1(rst_cause_r1__0),
        .I2(soc_fault),
        .O(\rst_r[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rst_r[9]_i_2 
       (.I0(\rdata_reg[8]_0 ),
        .I1(p_req),
        .I2(p_wdata),
        .O(rst_cause_r1__0));
  FDRE #(
    .INIT(1'b0)) 
    \rst_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\rst_r[9]_i_1_n_0 ),
        .Q(rst_ob),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rst_wrapper" *) 
module femto_bd_rst_wrapper
   (p_resp,
    rst_ob,
    invld__1,
    p_rdata,
    clk,
    soc_fault_cause,
    rst_ib,
    soc_fault,
    p_req,
    p_wdata,
    p_w_rb,
    p_addr,
    p_acc,
    soc_fault_addr);
  output p_resp;
  output [0:0]rst_ob;
  output invld__1;
  output [31:0]p_rdata;
  input clk;
  input [7:0]soc_fault_cause;
  input rst_ib;
  input soc_fault;
  input p_req;
  input [0:0]p_wdata;
  input p_w_rb;
  input [2:0]p_addr;
  input [1:0]p_acc;
  input [31:0]soc_fault_addr;

  wire clk;
  wire invld__1;
  wire [1:0]p_acc;
  wire [2:0]p_addr;
  wire [31:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [0:0]p_wdata;
  wire rst_ib;
  wire [0:0]rst_ob;
  wire soc_fault;
  wire [31:0]soc_fault_addr;
  wire [7:0]soc_fault_cause;

  femto_bd_rst_controller rst_controller
       (.clk(clk),
        .p_acc(p_acc),
        .p_addr(p_addr),
        .p_rdata(p_rdata),
        .p_req(p_req),
        .p_resp(p_resp),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata),
        .\rdata_reg[8]_0 (invld__1),
        .rst_ib(rst_ib),
        .rst_ob(rst_ob),
        .soc_fault(soc_fault),
        .soc_fault_addr(soc_fault_addr),
        .soc_fault_cause(soc_fault_cause));
endmodule

(* ORIG_REF_NAME = "sram_controller" *) 
module femto_bd_sram_controller
   (resp,
    resp_reg_0,
    offset_r,
    \rdata_reg[7]_0 ,
    sram_we_bar,
    Q,
    sram_data_dir,
    i_rdata,
    \pad_sram_addr_0[18] ,
    \pad_sram_addr_0[17] ,
    \pad_sram_addr_0[16] ,
    \pad_sram_addr_0[15] ,
    \pad_sram_addr_0[14] ,
    \pad_sram_addr_0[13] ,
    \pad_sram_addr_0[12] ,
    \pad_sram_addr_0[11] ,
    \pad_sram_addr_0[10] ,
    \pad_sram_addr_0[9] ,
    \pad_sram_addr_0[8] ,
    \pad_sram_addr_0[7] ,
    \pad_sram_addr_0[6] ,
    \pad_sram_addr_0[5] ,
    \pad_sram_addr_0[4] ,
    \pad_sram_addr_0[3] ,
    \pad_sram_addr_0[2] ,
    clk,
    resp_reg_1,
    \offset_r_reg[0]_0 ,
    rstn,
    \d_reg[32] ,
    \d_reg[0] ,
    sram_data_in,
    D,
    offset_r0,
    \d_reg[53] ,
    \d_reg[52] ,
    \d_reg[51] ,
    \d_reg[50] ,
    \d_reg[49] ,
    \d_reg[48] ,
    \d_reg[47] ,
    \d_reg[46] ,
    \d_reg[45] ,
    \d_reg[44] ,
    \d_reg[43] ,
    \d_reg[42] ,
    \d_reg[41] ,
    \d_reg[40] ,
    \d_reg[39] ,
    \d_reg[38] ,
    \d_reg[37] );
  output resp;
  output resp_reg_0;
  output [1:0]offset_r;
  output \rdata_reg[7]_0 ;
  output sram_we_bar;
  output [36:0]Q;
  output sram_data_dir;
  output [31:0]i_rdata;
  output \pad_sram_addr_0[18] ;
  output \pad_sram_addr_0[17] ;
  output \pad_sram_addr_0[16] ;
  output \pad_sram_addr_0[15] ;
  output \pad_sram_addr_0[14] ;
  output \pad_sram_addr_0[13] ;
  output \pad_sram_addr_0[12] ;
  output \pad_sram_addr_0[11] ;
  output \pad_sram_addr_0[10] ;
  output \pad_sram_addr_0[9] ;
  output \pad_sram_addr_0[8] ;
  output \pad_sram_addr_0[7] ;
  output \pad_sram_addr_0[6] ;
  output \pad_sram_addr_0[5] ;
  output \pad_sram_addr_0[4] ;
  output \pad_sram_addr_0[3] ;
  output \pad_sram_addr_0[2] ;
  input clk;
  input resp_reg_1;
  input \offset_r_reg[0]_0 ;
  input rstn;
  input [0:0]\d_reg[32] ;
  input [0:0]\d_reg[0] ;
  input [7:0]sram_data_in;
  input [36:0]D;
  input offset_r0;
  input \d_reg[53] ;
  input \d_reg[52] ;
  input \d_reg[51] ;
  input \d_reg[50] ;
  input \d_reg[49] ;
  input \d_reg[48] ;
  input \d_reg[47] ;
  input \d_reg[46] ;
  input \d_reg[45] ;
  input \d_reg[44] ;
  input \d_reg[43] ;
  input \d_reg[42] ;
  input \d_reg[41] ;
  input \d_reg[40] ;
  input \d_reg[39] ;
  input \d_reg[38] ;
  input \d_reg[37] ;

  wire [36:0]D;
  wire [36:0]Q;
  wire busy_dff_n_1;
  wire busy_dff_n_2;
  wire busy_dff_n_3;
  wire busy_dff_n_4;
  wire busy_dff_n_5;
  wire clk;
  wire d;
  wire [0:0]\d_reg[0] ;
  wire [0:0]\d_reg[32] ;
  wire \d_reg[37] ;
  wire \d_reg[38] ;
  wire \d_reg[39] ;
  wire \d_reg[40] ;
  wire \d_reg[41] ;
  wire \d_reg[42] ;
  wire \d_reg[43] ;
  wire \d_reg[44] ;
  wire \d_reg[45] ;
  wire \d_reg[46] ;
  wire \d_reg[47] ;
  wire \d_reg[48] ;
  wire \d_reg[49] ;
  wire \d_reg[50] ;
  wire \d_reg[51] ;
  wire \d_reg[52] ;
  wire \d_reg[53] ;
  wire [31:0]i_rdata;
  wire [1:0]offset_r;
  wire offset_r0;
  wire \offset_r[0]_i_1_n_0 ;
  wire \offset_r[1]_i_1_n_0 ;
  wire \offset_r_reg[0]_0 ;
  wire \pad_sram_addr_0[10] ;
  wire \pad_sram_addr_0[11] ;
  wire \pad_sram_addr_0[12] ;
  wire \pad_sram_addr_0[13] ;
  wire \pad_sram_addr_0[14] ;
  wire \pad_sram_addr_0[15] ;
  wire \pad_sram_addr_0[16] ;
  wire \pad_sram_addr_0[17] ;
  wire \pad_sram_addr_0[18] ;
  wire \pad_sram_addr_0[2] ;
  wire \pad_sram_addr_0[3] ;
  wire \pad_sram_addr_0[4] ;
  wire \pad_sram_addr_0[5] ;
  wire \pad_sram_addr_0[6] ;
  wire \pad_sram_addr_0[7] ;
  wire \pad_sram_addr_0[8] ;
  wire \pad_sram_addr_0[9] ;
  wire \rdata_reg[7]_0 ;
  wire resp;
  wire resp_reg_0;
  wire resp_reg_1;
  wire rstn;
  wire sram_data_dir;
  wire [7:0]sram_data_in;
  wire sram_we_bar;

  femto_bd_dff__parameterized16 busy_dff
       (.Q(Q[36]),
        .clk(clk),
        .d(d),
        .\d_reg[0]_0 (\d_reg[0] ),
        .\d_reg[32] (\d_reg[32] ),
        .\offset_r_reg[0] (\offset_r_reg[0]_0 ),
        .\offset_r_reg[0]_0 (offset_r[0]),
        .\offset_r_reg[1] (resp_reg_0),
        .\offset_r_reg[1]_0 (offset_r[1]),
        .\rdata_reg[0] (busy_dff_n_2),
        .\rdata_reg[16] (busy_dff_n_4),
        .\rdata_reg[24] (busy_dff_n_5),
        .\rdata_reg[8] (busy_dff_n_3),
        .resp_reg(busy_dff_n_1),
        .resp_reg_0(resp),
        .resp_reg_1(resp_reg_1),
        .rstn(rstn),
        .sram_data_dir(sram_data_dir));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h75)) 
    \offset_r[0]_i_1 
       (.I0(resp_reg_1),
        .I1(offset_r[0]),
        .I2(offset_r[1]),
        .O(\offset_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \offset_r[1]_i_1 
       (.I0(resp_reg_1),
        .I1(offset_r[0]),
        .I2(offset_r[1]),
        .O(\offset_r[1]_i_1_n_0 ));
  FDRE \offset_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\offset_r[0]_i_1_n_0 ),
        .Q(offset_r[0]),
        .R(1'b0));
  FDRE \offset_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\offset_r[1]_i_1_n_0 ),
        .Q(offset_r[1]),
        .R(1'b0));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(busy_dff_n_2),
        .D(sram_data_in[0]),
        .Q(i_rdata[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(clk),
        .CE(busy_dff_n_3),
        .D(sram_data_in[2]),
        .Q(i_rdata[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(clk),
        .CE(busy_dff_n_3),
        .D(sram_data_in[3]),
        .Q(i_rdata[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(clk),
        .CE(busy_dff_n_3),
        .D(sram_data_in[4]),
        .Q(i_rdata[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(clk),
        .CE(busy_dff_n_3),
        .D(sram_data_in[5]),
        .Q(i_rdata[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(clk),
        .CE(busy_dff_n_3),
        .D(sram_data_in[6]),
        .Q(i_rdata[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(clk),
        .CE(busy_dff_n_3),
        .D(sram_data_in[7]),
        .Q(i_rdata[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(clk),
        .CE(busy_dff_n_4),
        .D(sram_data_in[0]),
        .Q(i_rdata[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(clk),
        .CE(busy_dff_n_4),
        .D(sram_data_in[1]),
        .Q(i_rdata[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(clk),
        .CE(busy_dff_n_4),
        .D(sram_data_in[2]),
        .Q(i_rdata[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(clk),
        .CE(busy_dff_n_4),
        .D(sram_data_in[3]),
        .Q(i_rdata[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(busy_dff_n_2),
        .D(sram_data_in[1]),
        .Q(i_rdata[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(clk),
        .CE(busy_dff_n_4),
        .D(sram_data_in[4]),
        .Q(i_rdata[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(clk),
        .CE(busy_dff_n_4),
        .D(sram_data_in[5]),
        .Q(i_rdata[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(clk),
        .CE(busy_dff_n_4),
        .D(sram_data_in[6]),
        .Q(i_rdata[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(clk),
        .CE(busy_dff_n_4),
        .D(sram_data_in[7]),
        .Q(i_rdata[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(clk),
        .CE(busy_dff_n_5),
        .D(sram_data_in[0]),
        .Q(i_rdata[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(clk),
        .CE(busy_dff_n_5),
        .D(sram_data_in[1]),
        .Q(i_rdata[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(clk),
        .CE(busy_dff_n_5),
        .D(sram_data_in[2]),
        .Q(i_rdata[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(clk),
        .CE(busy_dff_n_5),
        .D(sram_data_in[3]),
        .Q(i_rdata[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(clk),
        .CE(busy_dff_n_5),
        .D(sram_data_in[4]),
        .Q(i_rdata[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(clk),
        .CE(busy_dff_n_5),
        .D(sram_data_in[5]),
        .Q(i_rdata[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(busy_dff_n_2),
        .D(sram_data_in[2]),
        .Q(i_rdata[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(clk),
        .CE(busy_dff_n_5),
        .D(sram_data_in[6]),
        .Q(i_rdata[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(clk),
        .CE(busy_dff_n_5),
        .D(sram_data_in[7]),
        .Q(i_rdata[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(busy_dff_n_2),
        .D(sram_data_in[3]),
        .Q(i_rdata[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(busy_dff_n_2),
        .D(sram_data_in[4]),
        .Q(i_rdata[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(busy_dff_n_2),
        .D(sram_data_in[5]),
        .Q(i_rdata[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(busy_dff_n_2),
        .D(sram_data_in[6]),
        .Q(i_rdata[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(busy_dff_n_2),
        .D(sram_data_in[7]),
        .Q(i_rdata[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(clk),
        .CE(busy_dff_n_3),
        .D(sram_data_in[0]),
        .Q(i_rdata[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(clk),
        .CE(busy_dff_n_3),
        .D(sram_data_in[1]),
        .Q(i_rdata[9]),
        .R(1'b0));
  femto_bd_dff__parameterized15 req_acc_dff
       (.D(D),
        .Q(Q),
        .clk(clk),
        .d(d),
        .\d_reg[0]_0 (\d_reg[0] ),
        .\d_reg[32]_0 (\d_reg[32] ),
        .\d_reg[37]_0 (\d_reg[37] ),
        .\d_reg[38]_0 (\d_reg[38] ),
        .\d_reg[39]_0 (\d_reg[39] ),
        .\d_reg[40]_0 (\d_reg[40] ),
        .\d_reg[41]_0 (\d_reg[41] ),
        .\d_reg[42]_0 (\d_reg[42] ),
        .\d_reg[43]_0 (\d_reg[43] ),
        .\d_reg[44]_0 (\d_reg[44] ),
        .\d_reg[45]_0 (\d_reg[45] ),
        .\d_reg[46]_0 (\d_reg[46] ),
        .\d_reg[47]_0 (\d_reg[47] ),
        .\d_reg[48]_0 (\d_reg[48] ),
        .\d_reg[49]_0 (\d_reg[49] ),
        .\d_reg[50]_0 (\d_reg[50] ),
        .\d_reg[51]_0 (\d_reg[51] ),
        .\d_reg[52]_0 (\d_reg[52] ),
        .\d_reg[53]_0 (\d_reg[53] ),
        .offset_r0(offset_r0),
        .\pad_sram_addr_0[10] (\pad_sram_addr_0[10] ),
        .\pad_sram_addr_0[11] (\pad_sram_addr_0[11] ),
        .\pad_sram_addr_0[12] (\pad_sram_addr_0[12] ),
        .\pad_sram_addr_0[13] (\pad_sram_addr_0[13] ),
        .\pad_sram_addr_0[14] (\pad_sram_addr_0[14] ),
        .\pad_sram_addr_0[15] (\pad_sram_addr_0[15] ),
        .\pad_sram_addr_0[16] (\pad_sram_addr_0[16] ),
        .\pad_sram_addr_0[17] (\pad_sram_addr_0[17] ),
        .\pad_sram_addr_0[18] (\pad_sram_addr_0[18] ),
        .\pad_sram_addr_0[2] (\pad_sram_addr_0[2] ),
        .\pad_sram_addr_0[3] (\pad_sram_addr_0[3] ),
        .\pad_sram_addr_0[4] (\pad_sram_addr_0[4] ),
        .\pad_sram_addr_0[5] (\pad_sram_addr_0[5] ),
        .\pad_sram_addr_0[6] (\pad_sram_addr_0[6] ),
        .\pad_sram_addr_0[7] (\pad_sram_addr_0[7] ),
        .\pad_sram_addr_0[8] (\pad_sram_addr_0[8] ),
        .\pad_sram_addr_0[9] (\pad_sram_addr_0[9] ),
        .resp(resp),
        .resp_reg(resp_reg_1),
        .sram_we_bar(sram_we_bar));
  FDRE resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(busy_dff_n_1),
        .Q(resp),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sram_data_out[7]_INST_0_i_3 
       (.I0(offset_r[1]),
        .I1(resp_reg_1),
        .O(resp_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sram_data_out[7]_INST_0_i_5 
       (.I0(offset_r[0]),
        .I1(resp_reg_1),
        .O(\rdata_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "sram_wrapper" *) 
module femto_bd_sram_wrapper
   (d_resp,
    sram_d_fault,
    sram_i_fault,
    sram_addr,
    i_rdata,
    sram_we_bar,
    sram_data_dir,
    sram_data_out,
    i_resp,
    rstn,
    clk,
    sram_data_in,
    d_addr,
    d_req,
    d_w_rb,
    d_acc,
    d_wdata,
    i_req,
    i_addr,
    i_acc,
    i_wdata);
  output d_resp;
  output sram_d_fault;
  output sram_i_fault;
  output [18:0]sram_addr;
  output [31:0]i_rdata;
  output sram_we_bar;
  output sram_data_dir;
  output [7:0]sram_data_out;
  output i_resp;
  input rstn;
  input clk;
  input [7:0]sram_data_in;
  input [18:0]d_addr;
  input d_req;
  input d_w_rb;
  input [1:0]d_acc;
  input [31:0]d_wdata;
  input i_req;
  input [18:0]i_addr;
  input [1:0]i_acc;
  input [31:0]i_wdata;

  wire bus_duplexer_n_23;
  wire bus_duplexer_n_24;
  wire bus_duplexer_n_25;
  wire bus_duplexer_n_26;
  wire bus_duplexer_n_27;
  wire bus_duplexer_n_28;
  wire bus_duplexer_n_29;
  wire bus_duplexer_n_30;
  wire bus_duplexer_n_31;
  wire bus_duplexer_n_32;
  wire bus_duplexer_n_33;
  wire bus_duplexer_n_34;
  wire bus_duplexer_n_35;
  wire bus_duplexer_n_36;
  wire bus_duplexer_n_37;
  wire bus_duplexer_n_38;
  wire bus_duplexer_n_39;
  wire bus_duplexer_n_40;
  wire bus_duplexer_n_46;
  wire bus_duplexer_n_47;
  wire bus_duplexer_n_48;
  wire bus_duplexer_n_49;
  wire bus_duplexer_n_50;
  wire bus_duplexer_n_51;
  wire bus_duplexer_n_52;
  wire bus_duplexer_n_53;
  wire bus_duplexer_n_54;
  wire bus_duplexer_n_55;
  wire bus_duplexer_n_56;
  wire bus_duplexer_n_57;
  wire bus_duplexer_n_58;
  wire bus_duplexer_n_59;
  wire bus_duplexer_n_60;
  wire bus_duplexer_n_61;
  wire bus_duplexer_n_62;
  wire bus_duplexer_n_63;
  wire bus_duplexer_n_64;
  wire bus_duplexer_n_65;
  wire bus_duplexer_n_66;
  wire bus_duplexer_n_67;
  wire bus_duplexer_n_68;
  wire bus_duplexer_n_69;
  wire bus_duplexer_n_70;
  wire bus_duplexer_n_71;
  wire bus_duplexer_n_72;
  wire bus_duplexer_n_73;
  wire bus_duplexer_n_74;
  wire bus_duplexer_n_75;
  wire bus_duplexer_n_76;
  wire bus_duplexer_n_77;
  wire bus_duplexer_n_78;
  wire clk;
  wire [1:0]d_acc;
  wire [18:0]d_addr;
  wire d_req;
  wire d_req_w_rb;
  wire d_resp;
  wire d_w_rb;
  wire [31:0]d_wdata;
  wire [1:0]i_acc;
  wire [18:0]i_addr;
  wire [31:0]i_rdata;
  wire i_req;
  wire i_resp;
  wire [31:0]i_wdata;
  wire [1:1]next_state__0;
  wire [1:0]offset_r;
  wire offset_r0;
  wire [1:0]req_acc;
  wire [1:0]req_addr;
  wire req_w_rb;
  wire resp;
  wire rstn;
  wire [18:0]sram_addr;
  wire sram_controller_n_1;
  wire sram_controller_n_10;
  wire sram_controller_n_11;
  wire sram_controller_n_12;
  wire sram_controller_n_13;
  wire sram_controller_n_14;
  wire sram_controller_n_15;
  wire sram_controller_n_16;
  wire sram_controller_n_17;
  wire sram_controller_n_18;
  wire sram_controller_n_19;
  wire sram_controller_n_20;
  wire sram_controller_n_21;
  wire sram_controller_n_22;
  wire sram_controller_n_23;
  wire sram_controller_n_24;
  wire sram_controller_n_25;
  wire sram_controller_n_26;
  wire sram_controller_n_27;
  wire sram_controller_n_28;
  wire sram_controller_n_29;
  wire sram_controller_n_30;
  wire sram_controller_n_31;
  wire sram_controller_n_32;
  wire sram_controller_n_33;
  wire sram_controller_n_34;
  wire sram_controller_n_35;
  wire sram_controller_n_36;
  wire sram_controller_n_37;
  wire sram_controller_n_38;
  wire sram_controller_n_39;
  wire sram_controller_n_4;
  wire sram_controller_n_40;
  wire sram_controller_n_41;
  wire sram_controller_n_42;
  wire sram_controller_n_6;
  wire sram_controller_n_7;
  wire sram_controller_n_76;
  wire sram_controller_n_77;
  wire sram_controller_n_78;
  wire sram_controller_n_79;
  wire sram_controller_n_8;
  wire sram_controller_n_80;
  wire sram_controller_n_81;
  wire sram_controller_n_82;
  wire sram_controller_n_83;
  wire sram_controller_n_84;
  wire sram_controller_n_85;
  wire sram_controller_n_86;
  wire sram_controller_n_87;
  wire sram_controller_n_88;
  wire sram_controller_n_89;
  wire sram_controller_n_9;
  wire sram_controller_n_90;
  wire sram_controller_n_91;
  wire sram_controller_n_92;
  wire sram_d_fault;
  wire sram_data_dir;
  wire [7:0]sram_data_in;
  wire [7:0]sram_data_out;
  wire sram_i_fault;
  wire sram_we_bar;

  femto_bd_bus_duplexer_6 bus_duplexer
       (.D({req_w_rb,req_addr,req_acc,bus_duplexer_n_46,bus_duplexer_n_47,bus_duplexer_n_48,bus_duplexer_n_49,bus_duplexer_n_50,bus_duplexer_n_51,bus_duplexer_n_52,bus_duplexer_n_53,bus_duplexer_n_54,bus_duplexer_n_55,bus_duplexer_n_56,bus_duplexer_n_57,bus_duplexer_n_58,bus_duplexer_n_59,bus_duplexer_n_60,bus_duplexer_n_61,bus_duplexer_n_62,bus_duplexer_n_63,bus_duplexer_n_64,bus_duplexer_n_65,bus_duplexer_n_66,bus_duplexer_n_67,bus_duplexer_n_68,bus_duplexer_n_69,bus_duplexer_n_70,bus_duplexer_n_71,bus_duplexer_n_72,bus_duplexer_n_73,bus_duplexer_n_74,bus_duplexer_n_75,bus_duplexer_n_76,bus_duplexer_n_77}),
        .\FSM_sequential_state_reg[1]_0 (next_state__0),
        .Q({sram_controller_n_6,sram_controller_n_7,sram_controller_n_8,sram_controller_n_9,sram_controller_n_10,sram_controller_n_11,sram_controller_n_12,sram_controller_n_13,sram_controller_n_14,sram_controller_n_15,sram_controller_n_16,sram_controller_n_17,sram_controller_n_18,sram_controller_n_19,sram_controller_n_20,sram_controller_n_21,sram_controller_n_22,sram_controller_n_23,sram_controller_n_24,sram_controller_n_25,sram_controller_n_26,sram_controller_n_27,sram_controller_n_28,sram_controller_n_29,sram_controller_n_30,sram_controller_n_31,sram_controller_n_32,sram_controller_n_33,sram_controller_n_34,sram_controller_n_35,sram_controller_n_36,sram_controller_n_37,sram_controller_n_38,sram_controller_n_39,sram_controller_n_40,sram_controller_n_41,sram_controller_n_42}),
        .clk(clk),
        .d_acc(d_acc),
        .d_addr(d_addr),
        .\d_reg[34] (d_req_w_rb),
        .\d_reg[36] (bus_duplexer_n_40),
        .\d_reg[36]_0 (sram_controller_n_92),
        .\d_reg[37] (bus_duplexer_n_39),
        .\d_reg[37]_0 (sram_controller_n_91),
        .\d_reg[38] (bus_duplexer_n_38),
        .\d_reg[38]_0 (sram_controller_n_90),
        .\d_reg[39] (bus_duplexer_n_37),
        .\d_reg[39]_0 (sram_controller_n_89),
        .\d_reg[40] (bus_duplexer_n_36),
        .\d_reg[40]_0 (sram_controller_n_88),
        .\d_reg[41] (bus_duplexer_n_35),
        .\d_reg[41]_0 (sram_controller_n_87),
        .\d_reg[42] (bus_duplexer_n_34),
        .\d_reg[42]_0 (sram_controller_n_86),
        .\d_reg[43] (bus_duplexer_n_33),
        .\d_reg[43]_0 (sram_controller_n_85),
        .\d_reg[44] (bus_duplexer_n_32),
        .\d_reg[44]_0 (sram_controller_n_84),
        .\d_reg[45] (bus_duplexer_n_31),
        .\d_reg[45]_0 (sram_controller_n_83),
        .\d_reg[46] (bus_duplexer_n_30),
        .\d_reg[46]_0 (sram_controller_n_82),
        .\d_reg[47] (bus_duplexer_n_29),
        .\d_reg[47]_0 (sram_controller_n_81),
        .\d_reg[48] (bus_duplexer_n_28),
        .\d_reg[48]_0 (sram_controller_n_80),
        .\d_reg[49] (bus_duplexer_n_27),
        .\d_reg[49]_0 (sram_controller_n_79),
        .\d_reg[50] (bus_duplexer_n_26),
        .\d_reg[50]_0 (sram_controller_n_78),
        .\d_reg[51] (bus_duplexer_n_25),
        .\d_reg[51]_0 (sram_controller_n_77),
        .\d_reg[52] (bus_duplexer_n_24),
        .\d_reg[52]_0 (sram_controller_n_76),
        .\d_reg[53] (bus_duplexer_n_23),
        .d_req(d_req),
        .d_resp(d_resp),
        .d_w_rb(d_w_rb),
        .d_wdata(d_wdata),
        .i_acc(i_acc),
        .i_addr(i_addr),
        .i_req(i_req),
        .i_resp(i_resp),
        .i_wdata(i_wdata),
        .offset_r(offset_r),
        .offset_r0(offset_r0),
        .\offset_r_reg[0] (sram_controller_n_4),
        .\offset_r_reg[1] (sram_controller_n_1),
        .resp(resp),
        .resp_reg(bus_duplexer_n_78),
        .rstn(rstn),
        .sram_addr(sram_addr),
        .sram_d_fault(sram_d_fault),
        .sram_data_out(sram_data_out),
        .sram_i_fault(sram_i_fault));
  femto_bd_sram_controller sram_controller
       (.D({req_w_rb,req_addr,req_acc,bus_duplexer_n_46,bus_duplexer_n_47,bus_duplexer_n_48,bus_duplexer_n_49,bus_duplexer_n_50,bus_duplexer_n_51,bus_duplexer_n_52,bus_duplexer_n_53,bus_duplexer_n_54,bus_duplexer_n_55,bus_duplexer_n_56,bus_duplexer_n_57,bus_duplexer_n_58,bus_duplexer_n_59,bus_duplexer_n_60,bus_duplexer_n_61,bus_duplexer_n_62,bus_duplexer_n_63,bus_duplexer_n_64,bus_duplexer_n_65,bus_duplexer_n_66,bus_duplexer_n_67,bus_duplexer_n_68,bus_duplexer_n_69,bus_duplexer_n_70,bus_duplexer_n_71,bus_duplexer_n_72,bus_duplexer_n_73,bus_duplexer_n_74,bus_duplexer_n_75,bus_duplexer_n_76,bus_duplexer_n_77}),
        .Q({sram_controller_n_6,sram_controller_n_7,sram_controller_n_8,sram_controller_n_9,sram_controller_n_10,sram_controller_n_11,sram_controller_n_12,sram_controller_n_13,sram_controller_n_14,sram_controller_n_15,sram_controller_n_16,sram_controller_n_17,sram_controller_n_18,sram_controller_n_19,sram_controller_n_20,sram_controller_n_21,sram_controller_n_22,sram_controller_n_23,sram_controller_n_24,sram_controller_n_25,sram_controller_n_26,sram_controller_n_27,sram_controller_n_28,sram_controller_n_29,sram_controller_n_30,sram_controller_n_31,sram_controller_n_32,sram_controller_n_33,sram_controller_n_34,sram_controller_n_35,sram_controller_n_36,sram_controller_n_37,sram_controller_n_38,sram_controller_n_39,sram_controller_n_40,sram_controller_n_41,sram_controller_n_42}),
        .clk(clk),
        .\d_reg[0] (next_state__0),
        .\d_reg[32] (d_req_w_rb),
        .\d_reg[37] (bus_duplexer_n_40),
        .\d_reg[38] (bus_duplexer_n_39),
        .\d_reg[39] (bus_duplexer_n_38),
        .\d_reg[40] (bus_duplexer_n_37),
        .\d_reg[41] (bus_duplexer_n_36),
        .\d_reg[42] (bus_duplexer_n_35),
        .\d_reg[43] (bus_duplexer_n_34),
        .\d_reg[44] (bus_duplexer_n_33),
        .\d_reg[45] (bus_duplexer_n_32),
        .\d_reg[46] (bus_duplexer_n_31),
        .\d_reg[47] (bus_duplexer_n_30),
        .\d_reg[48] (bus_duplexer_n_29),
        .\d_reg[49] (bus_duplexer_n_28),
        .\d_reg[50] (bus_duplexer_n_27),
        .\d_reg[51] (bus_duplexer_n_26),
        .\d_reg[52] (bus_duplexer_n_25),
        .\d_reg[53] (bus_duplexer_n_24),
        .i_rdata(i_rdata),
        .offset_r(offset_r),
        .offset_r0(offset_r0),
        .\offset_r_reg[0]_0 (bus_duplexer_n_78),
        .\pad_sram_addr_0[10] (sram_controller_n_84),
        .\pad_sram_addr_0[11] (sram_controller_n_83),
        .\pad_sram_addr_0[12] (sram_controller_n_82),
        .\pad_sram_addr_0[13] (sram_controller_n_81),
        .\pad_sram_addr_0[14] (sram_controller_n_80),
        .\pad_sram_addr_0[15] (sram_controller_n_79),
        .\pad_sram_addr_0[16] (sram_controller_n_78),
        .\pad_sram_addr_0[17] (sram_controller_n_77),
        .\pad_sram_addr_0[18] (sram_controller_n_76),
        .\pad_sram_addr_0[2] (sram_controller_n_92),
        .\pad_sram_addr_0[3] (sram_controller_n_91),
        .\pad_sram_addr_0[4] (sram_controller_n_90),
        .\pad_sram_addr_0[5] (sram_controller_n_89),
        .\pad_sram_addr_0[6] (sram_controller_n_88),
        .\pad_sram_addr_0[7] (sram_controller_n_87),
        .\pad_sram_addr_0[8] (sram_controller_n_86),
        .\pad_sram_addr_0[9] (sram_controller_n_85),
        .\rdata_reg[7]_0 (sram_controller_n_4),
        .resp(resp),
        .resp_reg_0(sram_controller_n_1),
        .resp_reg_1(bus_duplexer_n_23),
        .rstn(rstn),
        .sram_data_dir(sram_data_dir),
        .sram_data_in(sram_data_in),
        .sram_we_bar(sram_we_bar));
endmodule

(* ORIG_REF_NAME = "tcm_controller" *) 
module femto_bd_tcm_controller
   (resp,
    i_rdata,
    clk,
    p_0_in1_in,
    \d_reg[45] ,
    cell_addr,
    \d_reg[46] ,
    \d_reg[45]_0 ,
    \d_reg[45]_1 ,
    A,
    \d_reg[44] ,
    \d_reg[45]_2 ,
    \d_reg[46]_0 ,
    \d_reg[45]_3 ,
    \d_reg[45]_4 ,
    \d_reg[45]_5 ,
    \d_reg[46]_1 ,
    \d_reg[45]_6 ,
    \d_reg[45]_7 ,
    \d_reg[45]_8 ,
    \d_reg[46]_2 ,
    \d_reg[45]_9 ,
    \d_reg[45]_10 ,
    \rst_r_reg[9] ,
    \d_reg[35] ,
    \d_reg[34] ,
    E);
  output resp;
  output [31:0]i_rdata;
  input clk;
  input [31:0]p_0_in1_in;
  input \d_reg[45] ;
  input [9:0]cell_addr;
  input \d_reg[46] ;
  input \d_reg[45]_0 ;
  input \d_reg[45]_1 ;
  input [7:0]A;
  input [7:0]\d_reg[44] ;
  input \d_reg[45]_2 ;
  input \d_reg[46]_0 ;
  input \d_reg[45]_3 ;
  input \d_reg[45]_4 ;
  input \d_reg[45]_5 ;
  input \d_reg[46]_1 ;
  input \d_reg[45]_6 ;
  input \d_reg[45]_7 ;
  input \d_reg[45]_8 ;
  input \d_reg[46]_2 ;
  input \d_reg[45]_9 ;
  input \d_reg[45]_10 ;
  input \rst_r_reg[9] ;
  input \d_reg[35] ;
  input \d_reg[34] ;
  input [0:0]E;

  wire [7:0]A;
  wire [0:0]E;
  wire array_reg_0_255_0_0_n_0;
  wire array_reg_0_255_10_10_n_0;
  wire array_reg_0_255_11_11_n_0;
  wire array_reg_0_255_12_12_n_0;
  wire array_reg_0_255_13_13_n_0;
  wire array_reg_0_255_14_14_n_0;
  wire array_reg_0_255_15_15_n_0;
  wire array_reg_0_255_16_16_n_0;
  wire array_reg_0_255_17_17_n_0;
  wire array_reg_0_255_18_18_n_0;
  wire array_reg_0_255_19_19_n_0;
  wire array_reg_0_255_1_1_n_0;
  wire array_reg_0_255_20_20_n_0;
  wire array_reg_0_255_21_21_n_0;
  wire array_reg_0_255_22_22_n_0;
  wire array_reg_0_255_23_23_n_0;
  wire array_reg_0_255_24_24_n_0;
  wire array_reg_0_255_25_25_n_0;
  wire array_reg_0_255_26_26_n_0;
  wire array_reg_0_255_27_27_n_0;
  wire array_reg_0_255_28_28_n_0;
  wire array_reg_0_255_29_29_n_0;
  wire array_reg_0_255_2_2_n_0;
  wire array_reg_0_255_30_30_n_0;
  wire array_reg_0_255_31_31_n_0;
  wire array_reg_0_255_3_3_n_0;
  wire array_reg_0_255_4_4_n_0;
  wire array_reg_0_255_5_5_n_0;
  wire array_reg_0_255_6_6_n_0;
  wire array_reg_0_255_7_7_n_0;
  wire array_reg_0_255_8_8_n_0;
  wire array_reg_0_255_9_9_n_0;
  wire array_reg_256_511_0_0_n_0;
  wire array_reg_256_511_10_10_n_0;
  wire array_reg_256_511_11_11_n_0;
  wire array_reg_256_511_12_12_n_0;
  wire array_reg_256_511_13_13_n_0;
  wire array_reg_256_511_14_14_n_0;
  wire array_reg_256_511_15_15_n_0;
  wire array_reg_256_511_16_16_n_0;
  wire array_reg_256_511_17_17_n_0;
  wire array_reg_256_511_18_18_n_0;
  wire array_reg_256_511_19_19_n_0;
  wire array_reg_256_511_1_1_n_0;
  wire array_reg_256_511_20_20_n_0;
  wire array_reg_256_511_21_21_n_0;
  wire array_reg_256_511_22_22_n_0;
  wire array_reg_256_511_23_23_n_0;
  wire array_reg_256_511_24_24_n_0;
  wire array_reg_256_511_25_25_n_0;
  wire array_reg_256_511_26_26_n_0;
  wire array_reg_256_511_27_27_n_0;
  wire array_reg_256_511_28_28_n_0;
  wire array_reg_256_511_29_29_n_0;
  wire array_reg_256_511_2_2_n_0;
  wire array_reg_256_511_30_30_n_0;
  wire array_reg_256_511_31_31_n_0;
  wire array_reg_256_511_3_3_n_0;
  wire array_reg_256_511_4_4_n_0;
  wire array_reg_256_511_5_5_n_0;
  wire array_reg_256_511_6_6_n_0;
  wire array_reg_256_511_7_7_n_0;
  wire array_reg_256_511_8_8_n_0;
  wire array_reg_256_511_9_9_n_0;
  wire array_reg_512_767_0_0_n_0;
  wire array_reg_512_767_10_10_n_0;
  wire array_reg_512_767_11_11_n_0;
  wire array_reg_512_767_12_12_n_0;
  wire array_reg_512_767_13_13_n_0;
  wire array_reg_512_767_14_14_n_0;
  wire array_reg_512_767_15_15_n_0;
  wire array_reg_512_767_16_16_n_0;
  wire array_reg_512_767_17_17_n_0;
  wire array_reg_512_767_18_18_n_0;
  wire array_reg_512_767_19_19_n_0;
  wire array_reg_512_767_1_1_n_0;
  wire array_reg_512_767_20_20_n_0;
  wire array_reg_512_767_21_21_n_0;
  wire array_reg_512_767_22_22_n_0;
  wire array_reg_512_767_23_23_n_0;
  wire array_reg_512_767_24_24_n_0;
  wire array_reg_512_767_25_25_n_0;
  wire array_reg_512_767_26_26_n_0;
  wire array_reg_512_767_27_27_n_0;
  wire array_reg_512_767_28_28_n_0;
  wire array_reg_512_767_29_29_n_0;
  wire array_reg_512_767_2_2_n_0;
  wire array_reg_512_767_30_30_n_0;
  wire array_reg_512_767_31_31_n_0;
  wire array_reg_512_767_3_3_n_0;
  wire array_reg_512_767_4_4_n_0;
  wire array_reg_512_767_5_5_n_0;
  wire array_reg_512_767_6_6_n_0;
  wire array_reg_512_767_7_7_n_0;
  wire array_reg_512_767_8_8_n_0;
  wire array_reg_512_767_9_9_n_0;
  wire array_reg_768_1023_0_0_n_0;
  wire array_reg_768_1023_10_10_n_0;
  wire array_reg_768_1023_11_11_n_0;
  wire array_reg_768_1023_12_12_n_0;
  wire array_reg_768_1023_13_13_n_0;
  wire array_reg_768_1023_14_14_n_0;
  wire array_reg_768_1023_15_15_n_0;
  wire array_reg_768_1023_16_16_n_0;
  wire array_reg_768_1023_17_17_n_0;
  wire array_reg_768_1023_18_18_n_0;
  wire array_reg_768_1023_19_19_n_0;
  wire array_reg_768_1023_1_1_n_0;
  wire array_reg_768_1023_20_20_n_0;
  wire array_reg_768_1023_21_21_n_0;
  wire array_reg_768_1023_22_22_n_0;
  wire array_reg_768_1023_23_23_n_0;
  wire array_reg_768_1023_24_24_n_0;
  wire array_reg_768_1023_25_25_n_0;
  wire array_reg_768_1023_26_26_n_0;
  wire array_reg_768_1023_27_27_n_0;
  wire array_reg_768_1023_28_28_n_0;
  wire array_reg_768_1023_29_29_n_0;
  wire array_reg_768_1023_2_2_n_0;
  wire array_reg_768_1023_30_30_n_0;
  wire array_reg_768_1023_31_31_n_0;
  wire array_reg_768_1023_3_3_n_0;
  wire array_reg_768_1023_4_4_n_0;
  wire array_reg_768_1023_5_5_n_0;
  wire array_reg_768_1023_6_6_n_0;
  wire array_reg_768_1023_7_7_n_0;
  wire array_reg_768_1023_8_8_n_0;
  wire array_reg_768_1023_9_9_n_0;
  wire [9:0]cell_addr;
  wire clk;
  wire \d_reg[34] ;
  wire \d_reg[35] ;
  wire [7:0]\d_reg[44] ;
  wire \d_reg[45] ;
  wire \d_reg[45]_0 ;
  wire \d_reg[45]_1 ;
  wire \d_reg[45]_10 ;
  wire \d_reg[45]_2 ;
  wire \d_reg[45]_3 ;
  wire \d_reg[45]_4 ;
  wire \d_reg[45]_5 ;
  wire \d_reg[45]_6 ;
  wire \d_reg[45]_7 ;
  wire \d_reg[45]_8 ;
  wire \d_reg[45]_9 ;
  wire \d_reg[46] ;
  wire \d_reg[46]_0 ;
  wire \d_reg[46]_1 ;
  wire \d_reg[46]_2 ;
  wire [31:0]i_rdata;
  wire [23:8]p_0_in;
  wire [31:0]p_0_in1_in;
  wire [7:0]rdata0;
  wire [31:0]rdata1;
  wire resp;
  wire \rst_r_reg[9] ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_0_0
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[0]),
        .O(array_reg_0_255_0_0_n_0),
        .WCLK(clk),
        .WE(\d_reg[45] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_10_10
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[10]),
        .O(array_reg_0_255_10_10_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_11_11
       (.A(A),
        .D(p_0_in1_in[11]),
        .O(array_reg_0_255_11_11_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_12_12
       (.A(A),
        .D(p_0_in1_in[12]),
        .O(array_reg_0_255_12_12_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_13_13
       (.A(A),
        .D(p_0_in1_in[13]),
        .O(array_reg_0_255_13_13_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_14_14
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[14]),
        .O(array_reg_0_255_14_14_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_15_15
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[15]),
        .O(array_reg_0_255_15_15_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_16_16
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[16]),
        .O(array_reg_0_255_16_16_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_17_17
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[17]),
        .O(array_reg_0_255_17_17_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_18_18
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[18]),
        .O(array_reg_0_255_18_18_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_19_19
       (.A(A),
        .D(p_0_in1_in[19]),
        .O(array_reg_0_255_19_19_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_1_1
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[1]),
        .O(array_reg_0_255_1_1_n_0),
        .WCLK(clk),
        .WE(\d_reg[45] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_20_20
       (.A(A),
        .D(p_0_in1_in[20]),
        .O(array_reg_0_255_20_20_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_21_21
       (.A(A),
        .D(p_0_in1_in[21]),
        .O(array_reg_0_255_21_21_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_22_22
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[22]),
        .O(array_reg_0_255_22_22_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_23_23
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[23]),
        .O(array_reg_0_255_23_23_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_24_24
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[24]),
        .O(array_reg_0_255_24_24_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_25_25
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[25]),
        .O(array_reg_0_255_25_25_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_26_26
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[26]),
        .O(array_reg_0_255_26_26_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_27_27
       (.A(A),
        .D(p_0_in1_in[27]),
        .O(array_reg_0_255_27_27_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_28_28
       (.A(A),
        .D(p_0_in1_in[28]),
        .O(array_reg_0_255_28_28_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_29_29
       (.A(A),
        .D(p_0_in1_in[29]),
        .O(array_reg_0_255_29_29_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_2_2
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[2]),
        .O(array_reg_0_255_2_2_n_0),
        .WCLK(clk),
        .WE(\d_reg[45] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_30_30
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[30]),
        .O(array_reg_0_255_30_30_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_31_31
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[31]),
        .O(array_reg_0_255_31_31_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_3_3
       (.A(A),
        .D(p_0_in1_in[3]),
        .O(array_reg_0_255_3_3_n_0),
        .WCLK(clk),
        .WE(\d_reg[45] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_4_4
       (.A(A),
        .D(p_0_in1_in[4]),
        .O(array_reg_0_255_4_4_n_0),
        .WCLK(clk),
        .WE(\d_reg[45] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_5_5
       (.A(A),
        .D(p_0_in1_in[5]),
        .O(array_reg_0_255_5_5_n_0),
        .WCLK(clk),
        .WE(\d_reg[45] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_6_6
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[6]),
        .O(array_reg_0_255_6_6_n_0),
        .WCLK(clk),
        .WE(\d_reg[45] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_7_7
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[7]),
        .O(array_reg_0_255_7_7_n_0),
        .WCLK(clk),
        .WE(\d_reg[45] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_8_8
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[8]),
        .O(array_reg_0_255_8_8_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_0_255_9_9
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[9]),
        .O(array_reg_0_255_9_9_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_0_0
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[0]),
        .O(array_reg_256_511_0_0_n_0),
        .WCLK(clk),
        .WE(\d_reg[46] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_10_10
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[10]),
        .O(array_reg_256_511_10_10_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_11_11
       (.A(A),
        .D(p_0_in1_in[11]),
        .O(array_reg_256_511_11_11_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_12_12
       (.A(A),
        .D(p_0_in1_in[12]),
        .O(array_reg_256_511_12_12_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_13_13
       (.A(A),
        .D(p_0_in1_in[13]),
        .O(array_reg_256_511_13_13_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_14_14
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[14]),
        .O(array_reg_256_511_14_14_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_15_15
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[15]),
        .O(array_reg_256_511_15_15_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_16_16
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[16]),
        .O(array_reg_256_511_16_16_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_17_17
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[17]),
        .O(array_reg_256_511_17_17_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_18_18
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[18]),
        .O(array_reg_256_511_18_18_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_19_19
       (.A(A),
        .D(p_0_in1_in[19]),
        .O(array_reg_256_511_19_19_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_1_1
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[1]),
        .O(array_reg_256_511_1_1_n_0),
        .WCLK(clk),
        .WE(\d_reg[46] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_20_20
       (.A(A),
        .D(p_0_in1_in[20]),
        .O(array_reg_256_511_20_20_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_21_21
       (.A(A),
        .D(p_0_in1_in[21]),
        .O(array_reg_256_511_21_21_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_22_22
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[22]),
        .O(array_reg_256_511_22_22_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_23_23
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[23]),
        .O(array_reg_256_511_23_23_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_24_24
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[24]),
        .O(array_reg_256_511_24_24_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_25_25
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[25]),
        .O(array_reg_256_511_25_25_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_26_26
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[26]),
        .O(array_reg_256_511_26_26_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_27_27
       (.A(A),
        .D(p_0_in1_in[27]),
        .O(array_reg_256_511_27_27_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_28_28
       (.A(A),
        .D(p_0_in1_in[28]),
        .O(array_reg_256_511_28_28_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_29_29
       (.A(A),
        .D(p_0_in1_in[29]),
        .O(array_reg_256_511_29_29_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_2_2
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[2]),
        .O(array_reg_256_511_2_2_n_0),
        .WCLK(clk),
        .WE(\d_reg[46] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_30_30
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[30]),
        .O(array_reg_256_511_30_30_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_31_31
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[31]),
        .O(array_reg_256_511_31_31_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_3_3
       (.A(A),
        .D(p_0_in1_in[3]),
        .O(array_reg_256_511_3_3_n_0),
        .WCLK(clk),
        .WE(\d_reg[46] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_4_4
       (.A(A),
        .D(p_0_in1_in[4]),
        .O(array_reg_256_511_4_4_n_0),
        .WCLK(clk),
        .WE(\d_reg[46] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_5_5
       (.A(A),
        .D(p_0_in1_in[5]),
        .O(array_reg_256_511_5_5_n_0),
        .WCLK(clk),
        .WE(\d_reg[46] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_6_6
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[6]),
        .O(array_reg_256_511_6_6_n_0),
        .WCLK(clk),
        .WE(\d_reg[46] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_7_7
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[7]),
        .O(array_reg_256_511_7_7_n_0),
        .WCLK(clk),
        .WE(\d_reg[46] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_8_8
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[8]),
        .O(array_reg_256_511_8_8_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_256_511_9_9
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[9]),
        .O(array_reg_256_511_9_9_n_0),
        .WCLK(clk),
        .WE(\d_reg[46]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_0_0
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[0]),
        .O(array_reg_512_767_0_0_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_10_10
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[10]),
        .O(array_reg_512_767_10_10_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_11_11
       (.A(A),
        .D(p_0_in1_in[11]),
        .O(array_reg_512_767_11_11_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_12_12
       (.A(A),
        .D(p_0_in1_in[12]),
        .O(array_reg_512_767_12_12_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_13_13
       (.A(A),
        .D(p_0_in1_in[13]),
        .O(array_reg_512_767_13_13_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_14_14
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[14]),
        .O(array_reg_512_767_14_14_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_15_15
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[15]),
        .O(array_reg_512_767_15_15_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_16_16
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[16]),
        .O(array_reg_512_767_16_16_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_6 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_17_17
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[17]),
        .O(array_reg_512_767_17_17_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_6 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_18_18
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[18]),
        .O(array_reg_512_767_18_18_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_6 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_19_19
       (.A(A),
        .D(p_0_in1_in[19]),
        .O(array_reg_512_767_19_19_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_6 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_1_1
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[1]),
        .O(array_reg_512_767_1_1_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_20_20
       (.A(A),
        .D(p_0_in1_in[20]),
        .O(array_reg_512_767_20_20_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_6 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_21_21
       (.A(A),
        .D(p_0_in1_in[21]),
        .O(array_reg_512_767_21_21_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_6 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_22_22
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[22]),
        .O(array_reg_512_767_22_22_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_6 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_23_23
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[23]),
        .O(array_reg_512_767_23_23_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_6 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_24_24
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[24]),
        .O(array_reg_512_767_24_24_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_9 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_25_25
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[25]),
        .O(array_reg_512_767_25_25_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_9 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_26_26
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[26]),
        .O(array_reg_512_767_26_26_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_9 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_27_27
       (.A(A),
        .D(p_0_in1_in[27]),
        .O(array_reg_512_767_27_27_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_9 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_28_28
       (.A(A),
        .D(p_0_in1_in[28]),
        .O(array_reg_512_767_28_28_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_9 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_29_29
       (.A(A),
        .D(p_0_in1_in[29]),
        .O(array_reg_512_767_29_29_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_9 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_2_2
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[2]),
        .O(array_reg_512_767_2_2_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_30_30
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[30]),
        .O(array_reg_512_767_30_30_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_9 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_31_31
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[31]),
        .O(array_reg_512_767_31_31_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_9 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_3_3
       (.A(A),
        .D(p_0_in1_in[3]),
        .O(array_reg_512_767_3_3_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_4_4
       (.A(A),
        .D(p_0_in1_in[4]),
        .O(array_reg_512_767_4_4_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_5_5
       (.A(A),
        .D(p_0_in1_in[5]),
        .O(array_reg_512_767_5_5_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_6_6
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[6]),
        .O(array_reg_512_767_6_6_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_7_7
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[7]),
        .O(array_reg_512_767_7_7_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_8_8
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[8]),
        .O(array_reg_512_767_8_8_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_512_767_9_9
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[9]),
        .O(array_reg_512_767_9_9_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_0_0
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[0]),
        .O(array_reg_768_1023_0_0_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_10_10
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[10]),
        .O(array_reg_768_1023_10_10_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_11_11
       (.A(A),
        .D(p_0_in1_in[11]),
        .O(array_reg_768_1023_11_11_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_12_12
       (.A(A),
        .D(p_0_in1_in[12]),
        .O(array_reg_768_1023_12_12_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_13_13
       (.A(A),
        .D(p_0_in1_in[13]),
        .O(array_reg_768_1023_13_13_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_14_14
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[14]),
        .O(array_reg_768_1023_14_14_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_15_15
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[15]),
        .O(array_reg_768_1023_15_15_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_16_16
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[16]),
        .O(array_reg_768_1023_16_16_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_7 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_17_17
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[17]),
        .O(array_reg_768_1023_17_17_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_7 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_18_18
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[18]),
        .O(array_reg_768_1023_18_18_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_7 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_19_19
       (.A(A),
        .D(p_0_in1_in[19]),
        .O(array_reg_768_1023_19_19_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_7 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_1_1
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[1]),
        .O(array_reg_768_1023_1_1_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_20_20
       (.A(A),
        .D(p_0_in1_in[20]),
        .O(array_reg_768_1023_20_20_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_7 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_21_21
       (.A(A),
        .D(p_0_in1_in[21]),
        .O(array_reg_768_1023_21_21_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_7 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_22_22
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[22]),
        .O(array_reg_768_1023_22_22_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_7 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_23_23
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[23]),
        .O(array_reg_768_1023_23_23_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_7 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_24_24
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[24]),
        .O(array_reg_768_1023_24_24_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_10 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_25_25
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[25]),
        .O(array_reg_768_1023_25_25_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_10 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_26_26
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[26]),
        .O(array_reg_768_1023_26_26_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_10 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_27_27
       (.A(A),
        .D(p_0_in1_in[27]),
        .O(array_reg_768_1023_27_27_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_10 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_28_28
       (.A(A),
        .D(p_0_in1_in[28]),
        .O(array_reg_768_1023_28_28_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_10 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_29_29
       (.A(A),
        .D(p_0_in1_in[29]),
        .O(array_reg_768_1023_29_29_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_10 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_2_2
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[2]),
        .O(array_reg_768_1023_2_2_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_30_30
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[30]),
        .O(array_reg_768_1023_30_30_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_10 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_31_31
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[31]),
        .O(array_reg_768_1023_31_31_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_10 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_3_3
       (.A(A),
        .D(p_0_in1_in[3]),
        .O(array_reg_768_1023_3_3_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_4_4
       (.A(A),
        .D(p_0_in1_in[4]),
        .O(array_reg_768_1023_4_4_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_5_5
       (.A(A),
        .D(p_0_in1_in[5]),
        .O(array_reg_768_1023_5_5_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_6_6
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[6]),
        .O(array_reg_768_1023_6_6_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_7_7
       (.A(\d_reg[44] ),
        .D(p_0_in1_in[7]),
        .O(array_reg_768_1023_7_7_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_8_8
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[8]),
        .O(array_reg_768_1023_8_8_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  RAM256X1S array_reg_768_1023_9_9
       (.A(cell_addr[7:0]),
        .D(p_0_in1_in[9]),
        .O(array_reg_768_1023_9_9_n_0),
        .WCLK(clk),
        .WE(\d_reg[45]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_1 
       (.I0(rdata1[16]),
        .I1(rdata1[24]),
        .I2(\d_reg[35] ),
        .I3(rdata1[0]),
        .I4(\d_reg[34] ),
        .I5(rdata1[8]),
        .O(rdata0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(array_reg_768_1023_0_0_n_0),
        .I1(array_reg_512_767_0_0_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_0_0_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_0_0_n_0),
        .O(rdata1[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(rdata1[26]),
        .I1(\d_reg[35] ),
        .I2(rdata1[10]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_2 
       (.I0(array_reg_768_1023_10_10_n_0),
        .I1(array_reg_512_767_10_10_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_10_10_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_10_10_n_0),
        .O(rdata1[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(rdata1[27]),
        .I1(\d_reg[35] ),
        .I2(rdata1[11]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_2 
       (.I0(array_reg_768_1023_11_11_n_0),
        .I1(array_reg_512_767_11_11_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_11_11_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_11_11_n_0),
        .O(rdata1[11]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(rdata1[28]),
        .I1(\d_reg[35] ),
        .I2(rdata1[12]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_2 
       (.I0(array_reg_768_1023_12_12_n_0),
        .I1(array_reg_512_767_12_12_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_12_12_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_12_12_n_0),
        .O(rdata1[12]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(rdata1[29]),
        .I1(\d_reg[35] ),
        .I2(rdata1[13]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_2 
       (.I0(array_reg_768_1023_13_13_n_0),
        .I1(array_reg_512_767_13_13_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_13_13_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_13_13_n_0),
        .O(rdata1[13]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(rdata1[30]),
        .I1(\d_reg[35] ),
        .I2(rdata1[14]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_2 
       (.I0(array_reg_768_1023_14_14_n_0),
        .I1(array_reg_512_767_14_14_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_14_14_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_14_14_n_0),
        .O(rdata1[14]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(rdata1[31]),
        .I1(\d_reg[35] ),
        .I2(rdata1[15]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_3 
       (.I0(array_reg_768_1023_15_15_n_0),
        .I1(array_reg_512_767_15_15_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_15_15_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_15_15_n_0),
        .O(rdata1[15]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(rdata1[16]),
        .I1(\d_reg[34] ),
        .I2(rdata1[24]),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_2 
       (.I0(array_reg_768_1023_16_16_n_0),
        .I1(array_reg_512_767_16_16_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_16_16_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_16_16_n_0),
        .O(rdata1[16]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(rdata1[17]),
        .I1(\d_reg[34] ),
        .I2(rdata1[25]),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_2 
       (.I0(array_reg_768_1023_17_17_n_0),
        .I1(array_reg_512_767_17_17_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_17_17_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_17_17_n_0),
        .O(rdata1[17]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(rdata1[18]),
        .I1(\d_reg[34] ),
        .I2(rdata1[26]),
        .O(p_0_in[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_2 
       (.I0(array_reg_768_1023_18_18_n_0),
        .I1(array_reg_512_767_18_18_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_18_18_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_18_18_n_0),
        .O(rdata1[18]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(rdata1[19]),
        .I1(\d_reg[34] ),
        .I2(rdata1[27]),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_2 
       (.I0(array_reg_768_1023_19_19_n_0),
        .I1(array_reg_512_767_19_19_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_19_19_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_19_19_n_0),
        .O(rdata1[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_1 
       (.I0(rdata1[17]),
        .I1(rdata1[25]),
        .I2(\d_reg[35] ),
        .I3(rdata1[1]),
        .I4(\d_reg[34] ),
        .I5(rdata1[9]),
        .O(rdata0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_2 
       (.I0(array_reg_768_1023_1_1_n_0),
        .I1(array_reg_512_767_1_1_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_1_1_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_1_1_n_0),
        .O(rdata1[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(rdata1[20]),
        .I1(\d_reg[34] ),
        .I2(rdata1[28]),
        .O(p_0_in[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_2 
       (.I0(array_reg_768_1023_20_20_n_0),
        .I1(array_reg_512_767_20_20_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_20_20_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_20_20_n_0),
        .O(rdata1[20]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(rdata1[21]),
        .I1(\d_reg[34] ),
        .I2(rdata1[29]),
        .O(p_0_in[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_2 
       (.I0(array_reg_768_1023_21_21_n_0),
        .I1(array_reg_512_767_21_21_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_21_21_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_21_21_n_0),
        .O(rdata1[21]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(rdata1[22]),
        .I1(\d_reg[34] ),
        .I2(rdata1[30]),
        .O(p_0_in[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_2 
       (.I0(array_reg_768_1023_22_22_n_0),
        .I1(array_reg_512_767_22_22_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_22_22_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_22_22_n_0),
        .O(rdata1[22]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(rdata1[23]),
        .I1(\d_reg[34] ),
        .I2(rdata1[31]),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_2 
       (.I0(array_reg_768_1023_23_23_n_0),
        .I1(array_reg_512_767_23_23_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_23_23_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_23_23_n_0),
        .O(rdata1[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_1 
       (.I0(array_reg_768_1023_24_24_n_0),
        .I1(array_reg_512_767_24_24_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_24_24_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_24_24_n_0),
        .O(rdata1[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_1 
       (.I0(array_reg_768_1023_25_25_n_0),
        .I1(array_reg_512_767_25_25_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_25_25_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_25_25_n_0),
        .O(rdata1[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_1 
       (.I0(array_reg_768_1023_26_26_n_0),
        .I1(array_reg_512_767_26_26_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_26_26_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_26_26_n_0),
        .O(rdata1[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_1 
       (.I0(array_reg_768_1023_27_27_n_0),
        .I1(array_reg_512_767_27_27_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_27_27_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_27_27_n_0),
        .O(rdata1[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_1 
       (.I0(array_reg_768_1023_28_28_n_0),
        .I1(array_reg_512_767_28_28_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_28_28_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_28_28_n_0),
        .O(rdata1[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_1 
       (.I0(array_reg_768_1023_29_29_n_0),
        .I1(array_reg_512_767_29_29_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_29_29_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_29_29_n_0),
        .O(rdata1[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_1 
       (.I0(rdata1[18]),
        .I1(rdata1[26]),
        .I2(\d_reg[35] ),
        .I3(rdata1[2]),
        .I4(\d_reg[34] ),
        .I5(rdata1[10]),
        .O(rdata0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_2 
       (.I0(array_reg_768_1023_2_2_n_0),
        .I1(array_reg_512_767_2_2_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_2_2_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_2_2_n_0),
        .O(rdata1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_1 
       (.I0(array_reg_768_1023_30_30_n_0),
        .I1(array_reg_512_767_30_30_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_30_30_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_30_30_n_0),
        .O(rdata1[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_2 
       (.I0(array_reg_768_1023_31_31_n_0),
        .I1(array_reg_512_767_31_31_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_31_31_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_31_31_n_0),
        .O(rdata1[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_1 
       (.I0(rdata1[19]),
        .I1(rdata1[27]),
        .I2(\d_reg[35] ),
        .I3(rdata1[3]),
        .I4(\d_reg[34] ),
        .I5(rdata1[11]),
        .O(rdata0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_2 
       (.I0(array_reg_768_1023_3_3_n_0),
        .I1(array_reg_512_767_3_3_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_3_3_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_3_3_n_0),
        .O(rdata1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(rdata1[20]),
        .I1(rdata1[28]),
        .I2(\d_reg[35] ),
        .I3(rdata1[4]),
        .I4(\d_reg[34] ),
        .I5(rdata1[12]),
        .O(rdata0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(array_reg_768_1023_4_4_n_0),
        .I1(array_reg_512_767_4_4_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_4_4_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_4_4_n_0),
        .O(rdata1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(rdata1[21]),
        .I1(rdata1[29]),
        .I2(\d_reg[35] ),
        .I3(rdata1[5]),
        .I4(\d_reg[34] ),
        .I5(rdata1[13]),
        .O(rdata0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_2 
       (.I0(array_reg_768_1023_5_5_n_0),
        .I1(array_reg_512_767_5_5_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_5_5_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_5_5_n_0),
        .O(rdata1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(rdata1[22]),
        .I1(rdata1[30]),
        .I2(\d_reg[35] ),
        .I3(rdata1[6]),
        .I4(\d_reg[34] ),
        .I5(rdata1[14]),
        .O(rdata0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_2 
       (.I0(array_reg_768_1023_6_6_n_0),
        .I1(array_reg_512_767_6_6_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_6_6_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_6_6_n_0),
        .O(rdata1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_1 
       (.I0(rdata1[23]),
        .I1(rdata1[31]),
        .I2(\d_reg[35] ),
        .I3(rdata1[7]),
        .I4(\d_reg[34] ),
        .I5(rdata1[15]),
        .O(rdata0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_2 
       (.I0(array_reg_768_1023_7_7_n_0),
        .I1(array_reg_512_767_7_7_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_7_7_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_7_7_n_0),
        .O(rdata1[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(rdata1[24]),
        .I1(\d_reg[35] ),
        .I2(rdata1[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_2 
       (.I0(array_reg_768_1023_8_8_n_0),
        .I1(array_reg_512_767_8_8_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_8_8_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_8_8_n_0),
        .O(rdata1[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(rdata1[25]),
        .I1(\d_reg[35] ),
        .I2(rdata1[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_2 
       (.I0(array_reg_768_1023_9_9_n_0),
        .I1(array_reg_512_767_9_9_n_0),
        .I2(cell_addr[9]),
        .I3(array_reg_256_511_9_9_n_0),
        .I4(cell_addr[8]),
        .I5(array_reg_0_255_9_9_n_0),
        .O(rdata1[9]));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(E),
        .D(rdata0[0]),
        .Q(i_rdata[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(i_rdata[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(i_rdata[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(i_rdata[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(i_rdata[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(i_rdata[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(i_rdata[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(i_rdata[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(i_rdata[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(i_rdata[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(i_rdata[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(E),
        .D(rdata0[1]),
        .Q(i_rdata[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(i_rdata[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(i_rdata[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(i_rdata[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(i_rdata[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(clk),
        .CE(E),
        .D(rdata1[24]),
        .Q(i_rdata[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(clk),
        .CE(E),
        .D(rdata1[25]),
        .Q(i_rdata[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(clk),
        .CE(E),
        .D(rdata1[26]),
        .Q(i_rdata[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(clk),
        .CE(E),
        .D(rdata1[27]),
        .Q(i_rdata[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(clk),
        .CE(E),
        .D(rdata1[28]),
        .Q(i_rdata[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(clk),
        .CE(E),
        .D(rdata1[29]),
        .Q(i_rdata[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(E),
        .D(rdata0[2]),
        .Q(i_rdata[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(clk),
        .CE(E),
        .D(rdata1[30]),
        .Q(i_rdata[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(clk),
        .CE(E),
        .D(rdata1[31]),
        .Q(i_rdata[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(E),
        .D(rdata0[3]),
        .Q(i_rdata[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(E),
        .D(rdata0[4]),
        .Q(i_rdata[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(E),
        .D(rdata0[5]),
        .Q(i_rdata[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(E),
        .D(rdata0[6]),
        .Q(i_rdata[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(E),
        .D(rdata0[7]),
        .Q(i_rdata[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(i_rdata[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(i_rdata[9]),
        .R(1'b0));
  FDRE resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(\rst_r_reg[9] ),
        .Q(resp),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "tcm_wrapper" *) 
module femto_bd_tcm_wrapper
   (tcm_d_fault,
    tcm_i_fault,
    i_rdata,
    d_resp,
    i_resp,
    rstn,
    clk,
    d_addr,
    d_req,
    d_w_rb,
    d_wdata,
    d_acc,
    i_req,
    i_acc,
    i_addr,
    i_wdata);
  output tcm_d_fault;
  output tcm_i_fault;
  output [31:0]i_rdata;
  output d_resp;
  output i_resp;
  input rstn;
  input clk;
  input [11:0]d_addr;
  input d_req;
  input d_w_rb;
  input [31:0]d_wdata;
  input [1:0]d_acc;
  input i_req;
  input [1:0]i_acc;
  input [11:0]i_addr;
  input [31:0]i_wdata;

  wire bus_duplexer_n_0;
  wire bus_duplexer_n_1;
  wire bus_duplexer_n_15;
  wire bus_duplexer_n_16;
  wire bus_duplexer_n_17;
  wire bus_duplexer_n_18;
  wire bus_duplexer_n_19;
  wire bus_duplexer_n_20;
  wire bus_duplexer_n_21;
  wire bus_duplexer_n_22;
  wire bus_duplexer_n_23;
  wire bus_duplexer_n_24;
  wire bus_duplexer_n_25;
  wire bus_duplexer_n_26;
  wire bus_duplexer_n_27;
  wire bus_duplexer_n_28;
  wire bus_duplexer_n_29;
  wire bus_duplexer_n_4;
  wire bus_duplexer_n_62;
  wire bus_duplexer_n_63;
  wire bus_duplexer_n_66;
  wire bus_duplexer_n_67;
  wire bus_duplexer_n_68;
  wire bus_duplexer_n_69;
  wire bus_duplexer_n_70;
  wire bus_duplexer_n_71;
  wire bus_duplexer_n_72;
  wire bus_duplexer_n_73;
  wire bus_duplexer_n_74;
  wire bus_duplexer_n_75;
  wire bus_duplexer_n_76;
  wire bus_duplexer_n_77;
  wire bus_duplexer_n_78;
  wire bus_duplexer_n_79;
  wire bus_duplexer_n_80;
  wire bus_duplexer_n_81;
  wire [9:0]cell_addr;
  wire clk;
  wire [1:0]d_acc;
  wire [11:0]d_addr;
  wire d_req;
  wire d_resp;
  wire d_w_rb;
  wire [31:0]d_wdata;
  wire [1:0]i_acc;
  wire [11:0]i_addr;
  wire [31:0]i_rdata;
  wire i_req;
  wire i_resp;
  wire [31:0]i_wdata;
  wire [31:0]p_0_in1_in;
  wire resp;
  wire rstn;
  wire tcm_d_fault;
  wire tcm_i_fault;

  femto_bd_bus_duplexer_11 bus_duplexer
       (.A({bus_duplexer_n_66,bus_duplexer_n_67,bus_duplexer_n_68,bus_duplexer_n_69,bus_duplexer_n_70,bus_duplexer_n_71,bus_duplexer_n_72,bus_duplexer_n_73}),
        .E(bus_duplexer_n_63),
        .cell_addr(cell_addr),
        .clk(clk),
        .d_acc(d_acc),
        .d_addr(d_addr),
        .d_req(d_req),
        .d_resp(d_resp),
        .d_w_rb(d_w_rb),
        .d_wdata(d_wdata),
        .i_acc(i_acc),
        .i_addr(i_addr),
        .i_req(i_req),
        .i_resp(i_resp),
        .i_wdata(i_wdata),
        .p_0_in1_in(p_0_in1_in),
        .\rdata_reg[0] (bus_duplexer_n_0),
        .\rdata_reg[0]_0 (bus_duplexer_n_4),
        .\rdata_reg[0]_1 (bus_duplexer_n_15),
        .\rdata_reg[0]_2 (bus_duplexer_n_16),
        .\rdata_reg[0]_3 (bus_duplexer_n_17),
        .\rdata_reg[0]_4 (bus_duplexer_n_62),
        .\rdata_reg[15] (bus_duplexer_n_18),
        .\rdata_reg[15]_0 (bus_duplexer_n_19),
        .\rdata_reg[15]_1 (bus_duplexer_n_20),
        .\rdata_reg[15]_2 (bus_duplexer_n_21),
        .\rdata_reg[23] (bus_duplexer_n_22),
        .\rdata_reg[23]_0 (bus_duplexer_n_23),
        .\rdata_reg[23]_1 (bus_duplexer_n_24),
        .\rdata_reg[23]_2 (bus_duplexer_n_25),
        .\rdata_reg[24] (bus_duplexer_n_26),
        .\rdata_reg[24]_0 (bus_duplexer_n_27),
        .\rdata_reg[24]_1 (bus_duplexer_n_28),
        .\rdata_reg[24]_2 (bus_duplexer_n_29),
        .\rdata_reg[30] ({bus_duplexer_n_74,bus_duplexer_n_75,bus_duplexer_n_76,bus_duplexer_n_77,bus_duplexer_n_78,bus_duplexer_n_79,bus_duplexer_n_80,bus_duplexer_n_81}),
        .resp(resp),
        .resp_reg(bus_duplexer_n_1),
        .rstn(rstn),
        .tcm_d_fault(tcm_d_fault),
        .tcm_i_fault(tcm_i_fault));
  femto_bd_tcm_controller tcm_controller
       (.A({bus_duplexer_n_66,bus_duplexer_n_67,bus_duplexer_n_68,bus_duplexer_n_69,bus_duplexer_n_70,bus_duplexer_n_71,bus_duplexer_n_72,bus_duplexer_n_73}),
        .E(bus_duplexer_n_63),
        .cell_addr(cell_addr),
        .clk(clk),
        .\d_reg[34] (bus_duplexer_n_62),
        .\d_reg[35] (bus_duplexer_n_0),
        .\d_reg[44] ({bus_duplexer_n_74,bus_duplexer_n_75,bus_duplexer_n_76,bus_duplexer_n_77,bus_duplexer_n_78,bus_duplexer_n_79,bus_duplexer_n_80,bus_duplexer_n_81}),
        .\d_reg[45] (bus_duplexer_n_4),
        .\d_reg[45]_0 (bus_duplexer_n_16),
        .\d_reg[45]_1 (bus_duplexer_n_17),
        .\d_reg[45]_10 (bus_duplexer_n_29),
        .\d_reg[45]_2 (bus_duplexer_n_18),
        .\d_reg[45]_3 (bus_duplexer_n_20),
        .\d_reg[45]_4 (bus_duplexer_n_21),
        .\d_reg[45]_5 (bus_duplexer_n_22),
        .\d_reg[45]_6 (bus_duplexer_n_24),
        .\d_reg[45]_7 (bus_duplexer_n_25),
        .\d_reg[45]_8 (bus_duplexer_n_26),
        .\d_reg[45]_9 (bus_duplexer_n_28),
        .\d_reg[46] (bus_duplexer_n_15),
        .\d_reg[46]_0 (bus_duplexer_n_19),
        .\d_reg[46]_1 (bus_duplexer_n_23),
        .\d_reg[46]_2 (bus_duplexer_n_27),
        .i_rdata(i_rdata),
        .p_0_in1_in(p_0_in1_in),
        .resp(resp),
        .\rst_r_reg[9] (bus_duplexer_n_1));
endmodule

(* ORIG_REF_NAME = "timer_controller" *) 
module femto_bd_timer_controller
   (p_resp,
    interrupt,
    p_rdata,
    clk,
    p_w_rb,
    p_addr,
    p_req,
    p_acc,
    p_wdata,
    rstn);
  output p_resp;
  output interrupt;
  output [31:0]p_rdata;
  input clk;
  input p_w_rb;
  input [2:0]p_addr;
  input p_req;
  input [1:0]p_acc;
  input [31:0]p_wdata;
  input rstn;

  wire clk;
  wire [15:1]data0;
  wire [3:3]div;
  wire div0_carry__0_i_1_n_0;
  wire div0_carry__0_i_2_n_0;
  wire div0_carry__0_i_3_n_0;
  wire div0_carry__0_i_4_n_0;
  wire div0_carry__0_n_0;
  wire div0_carry__0_n_1;
  wire div0_carry__0_n_2;
  wire div0_carry__0_n_3;
  wire div0_carry__1_i_1_n_0;
  wire div0_carry__1_i_2_n_0;
  wire div0_carry__1_i_3_n_0;
  wire div0_carry__1_i_4_n_0;
  wire div0_carry__1_n_0;
  wire div0_carry__1_n_1;
  wire div0_carry__1_n_2;
  wire div0_carry__1_n_3;
  wire div0_carry__2_i_1_n_0;
  wire div0_carry__2_i_2_n_0;
  wire div0_carry__2_i_3_n_0;
  wire div0_carry__2_n_2;
  wire div0_carry__2_n_3;
  wire div0_carry_i_1_n_0;
  wire div0_carry_i_2_n_0;
  wire div0_carry_i_3_n_0;
  wire div0_carry_i_4_n_0;
  wire div0_carry_n_0;
  wire div0_carry_n_1;
  wire div0_carry_n_2;
  wire div0_carry_n_3;
  wire \div[0]_i_1_n_0 ;
  wire \div[1]_i_1_n_0 ;
  wire \div[2]_i_1_n_0 ;
  wire \div[4]_i_1_n_0 ;
  wire \div[4]_i_2_n_0 ;
  wire [15:3]div_1;
  wire \div_reg_n_0_[0] ;
  wire \div_reg_n_0_[10] ;
  wire \div_reg_n_0_[11] ;
  wire \div_reg_n_0_[12] ;
  wire \div_reg_n_0_[13] ;
  wire \div_reg_n_0_[14] ;
  wire \div_reg_n_0_[15] ;
  wire \div_reg_n_0_[1] ;
  wire \div_reg_n_0_[2] ;
  wire \div_reg_n_0_[3] ;
  wire \div_reg_n_0_[4] ;
  wire \div_reg_n_0_[5] ;
  wire \div_reg_n_0_[6] ;
  wire \div_reg_n_0_[7] ;
  wire \div_reg_n_0_[8] ;
  wire \div_reg_n_0_[9] ;
  wire inten_i_1_n_0;
  wire interrupt;
  wire interrupt_INST_0_i_10_n_0;
  wire interrupt_INST_0_i_11_n_0;
  wire interrupt_INST_0_i_12_n_0;
  wire interrupt_INST_0_i_13_n_0;
  wire interrupt_INST_0_i_1_n_0;
  wire interrupt_INST_0_i_2_n_0;
  wire interrupt_INST_0_i_3_n_0;
  wire interrupt_INST_0_i_4_n_0;
  wire interrupt_INST_0_i_5_n_0;
  wire interrupt_INST_0_i_6_n_0;
  wire interrupt_INST_0_i_7_n_0;
  wire interrupt_INST_0_i_8_n_0;
  wire interrupt_INST_0_i_9_n_0;
  wire p_1_in;
  wire [7:7]p_1_in_0;
  wire [31:0]p_2_in;
  wire [1:0]p_acc;
  wire [2:0]p_addr;
  wire [31:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [31:0]p_wdata;
  wire [31:31]rdata;
  wire rdata0;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire resp_i_1_n_0;
  wire rstn;
  wire [31:0]tr;
  wire [31:1]tr0;
  wire tr0_carry__0_i_1_n_0;
  wire tr0_carry__0_i_2_n_0;
  wire tr0_carry__0_i_3_n_0;
  wire tr0_carry__0_i_4_n_0;
  wire tr0_carry__0_n_0;
  wire tr0_carry__0_n_1;
  wire tr0_carry__0_n_2;
  wire tr0_carry__0_n_3;
  wire tr0_carry__1_i_1_n_0;
  wire tr0_carry__1_i_2_n_0;
  wire tr0_carry__1_i_3_n_0;
  wire tr0_carry__1_i_4_n_0;
  wire tr0_carry__1_n_0;
  wire tr0_carry__1_n_1;
  wire tr0_carry__1_n_2;
  wire tr0_carry__1_n_3;
  wire tr0_carry__2_i_1_n_0;
  wire tr0_carry__2_i_2_n_0;
  wire tr0_carry__2_i_3_n_0;
  wire tr0_carry__2_i_4_n_0;
  wire tr0_carry__2_n_0;
  wire tr0_carry__2_n_1;
  wire tr0_carry__2_n_2;
  wire tr0_carry__2_n_3;
  wire tr0_carry__3_i_1_n_0;
  wire tr0_carry__3_i_2_n_0;
  wire tr0_carry__3_i_3_n_0;
  wire tr0_carry__3_i_4_n_0;
  wire tr0_carry__3_n_0;
  wire tr0_carry__3_n_1;
  wire tr0_carry__3_n_2;
  wire tr0_carry__3_n_3;
  wire tr0_carry__4_i_1_n_0;
  wire tr0_carry__4_i_2_n_0;
  wire tr0_carry__4_i_3_n_0;
  wire tr0_carry__4_i_4_n_0;
  wire tr0_carry__4_n_0;
  wire tr0_carry__4_n_1;
  wire tr0_carry__4_n_2;
  wire tr0_carry__4_n_3;
  wire tr0_carry__5_i_1_n_0;
  wire tr0_carry__5_i_2_n_0;
  wire tr0_carry__5_i_3_n_0;
  wire tr0_carry__5_i_4_n_0;
  wire tr0_carry__5_n_0;
  wire tr0_carry__5_n_1;
  wire tr0_carry__5_n_2;
  wire tr0_carry__5_n_3;
  wire tr0_carry__6_i_1_n_0;
  wire tr0_carry__6_i_2_n_0;
  wire tr0_carry__6_i_3_n_0;
  wire tr0_carry__6_n_2;
  wire tr0_carry__6_n_3;
  wire tr0_carry_i_1_n_0;
  wire tr0_carry_i_2_n_0;
  wire tr0_carry_i_3_n_0;
  wire tr0_carry_i_4_n_0;
  wire tr0_carry_n_0;
  wire tr0_carry_n_1;
  wire tr0_carry_n_2;
  wire tr0_carry_n_3;
  wire \tr[31]_i_1_n_0 ;
  wire \tr[31]_i_2_n_0 ;
  wire \tr[31]_i_4_n_0 ;
  wire \tr[31]_i_5_n_0 ;
  wire \tr[31]_i_6_n_0 ;
  wire \tr[31]_i_7_n_0 ;
  wire [3:2]NLW_div0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_div0_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_tr0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tr0_carry__6_O_UNCONNECTED;

  CARRY4 div0_carry
       (.CI(1'b0),
        .CO({div0_carry_n_0,div0_carry_n_1,div0_carry_n_2,div0_carry_n_3}),
        .CYINIT(\div_reg_n_0_[0] ),
        .DI({\div_reg_n_0_[4] ,\div_reg_n_0_[3] ,\div_reg_n_0_[2] ,\div_reg_n_0_[1] }),
        .O(data0[4:1]),
        .S({div0_carry_i_1_n_0,div0_carry_i_2_n_0,div0_carry_i_3_n_0,div0_carry_i_4_n_0}));
  CARRY4 div0_carry__0
       (.CI(div0_carry_n_0),
        .CO({div0_carry__0_n_0,div0_carry__0_n_1,div0_carry__0_n_2,div0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\div_reg_n_0_[8] ,\div_reg_n_0_[7] ,\div_reg_n_0_[6] ,\div_reg_n_0_[5] }),
        .O(data0[8:5]),
        .S({div0_carry__0_i_1_n_0,div0_carry__0_i_2_n_0,div0_carry__0_i_3_n_0,div0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry__0_i_1
       (.I0(\div_reg_n_0_[8] ),
        .O(div0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry__0_i_2
       (.I0(\div_reg_n_0_[7] ),
        .O(div0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry__0_i_3
       (.I0(\div_reg_n_0_[6] ),
        .O(div0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry__0_i_4
       (.I0(\div_reg_n_0_[5] ),
        .O(div0_carry__0_i_4_n_0));
  CARRY4 div0_carry__1
       (.CI(div0_carry__0_n_0),
        .CO({div0_carry__1_n_0,div0_carry__1_n_1,div0_carry__1_n_2,div0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\div_reg_n_0_[12] ,\div_reg_n_0_[11] ,\div_reg_n_0_[10] ,\div_reg_n_0_[9] }),
        .O(data0[12:9]),
        .S({div0_carry__1_i_1_n_0,div0_carry__1_i_2_n_0,div0_carry__1_i_3_n_0,div0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry__1_i_1
       (.I0(\div_reg_n_0_[12] ),
        .O(div0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry__1_i_2
       (.I0(\div_reg_n_0_[11] ),
        .O(div0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry__1_i_3
       (.I0(\div_reg_n_0_[10] ),
        .O(div0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry__1_i_4
       (.I0(\div_reg_n_0_[9] ),
        .O(div0_carry__1_i_4_n_0));
  CARRY4 div0_carry__2
       (.CI(div0_carry__1_n_0),
        .CO({NLW_div0_carry__2_CO_UNCONNECTED[3:2],div0_carry__2_n_2,div0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\div_reg_n_0_[14] ,\div_reg_n_0_[13] }),
        .O({NLW_div0_carry__2_O_UNCONNECTED[3],data0[15:13]}),
        .S({1'b0,div0_carry__2_i_1_n_0,div0_carry__2_i_2_n_0,div0_carry__2_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry__2_i_1
       (.I0(\div_reg_n_0_[15] ),
        .O(div0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry__2_i_2
       (.I0(\div_reg_n_0_[14] ),
        .O(div0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry__2_i_3
       (.I0(\div_reg_n_0_[13] ),
        .O(div0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry_i_1
       (.I0(\div_reg_n_0_[4] ),
        .O(div0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry_i_2
       (.I0(\div_reg_n_0_[3] ),
        .O(div0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry_i_3
       (.I0(\div_reg_n_0_[2] ),
        .O(div0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    div0_carry_i_4
       (.I0(\div_reg_n_0_[1] ),
        .O(div0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \div[0]_i_1 
       (.I0(\div_reg_n_0_[0] ),
        .I1(\tr[31]_i_5_n_0 ),
        .O(\div[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div[10]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[10]),
        .O(div_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div[11]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[11]),
        .O(div_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div[12]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[12]),
        .O(div_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div[13]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[13]),
        .O(div_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div[14]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[14]),
        .O(div_1[14]));
  LUT2 #(
    .INIT(4'h7)) 
    \div[15]_i_1 
       (.I0(\tr[31]_i_5_n_0 ),
        .I1(rstn),
        .O(div));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[15]_i_2 
       (.I0(interrupt_INST_0_i_2_n_0),
        .I1(interrupt_INST_0_i_3_n_0),
        .I2(interrupt_INST_0_i_4_n_0),
        .I3(tr[0]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div[15]_i_3 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[15]),
        .O(div_1[15]));
  LUT3 #(
    .INIT(8'hDF)) 
    \div[1]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[1]),
        .I2(\tr[31]_i_5_n_0 ),
        .O(\div[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \div[2]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[2]),
        .I2(\tr[31]_i_5_n_0 ),
        .O(\div[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div[3]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[3]),
        .O(div_1[3]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \div[4]_i_1 
       (.I0(tr[0]),
        .I1(interrupt_INST_0_i_4_n_0),
        .I2(interrupt_INST_0_i_3_n_0),
        .I3(interrupt_INST_0_i_2_n_0),
        .I4(\tr[31]_i_5_n_0 ),
        .O(\div[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \div[4]_i_2 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[4]),
        .I2(\tr[31]_i_5_n_0 ),
        .O(\div[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div[5]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[5]),
        .O(div_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div[6]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[6]),
        .O(div_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div[7]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[7]),
        .O(div_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div[8]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[8]),
        .O(div_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div[9]_i_1 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(data0[9]),
        .O(div_1[9]));
  FDRE \div_reg[0] 
       (.C(clk),
        .CE(\div[4]_i_1_n_0 ),
        .D(\div[0]_i_1_n_0 ),
        .Q(\div_reg_n_0_[0] ),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \div_reg[10] 
       (.C(clk),
        .CE(p_1_in),
        .D(div_1[10]),
        .Q(\div_reg_n_0_[10] ),
        .R(div));
  FDRE \div_reg[11] 
       (.C(clk),
        .CE(p_1_in),
        .D(div_1[11]),
        .Q(\div_reg_n_0_[11] ),
        .R(div));
  FDRE \div_reg[12] 
       (.C(clk),
        .CE(p_1_in),
        .D(div_1[12]),
        .Q(\div_reg_n_0_[12] ),
        .R(div));
  FDRE \div_reg[13] 
       (.C(clk),
        .CE(p_1_in),
        .D(div_1[13]),
        .Q(\div_reg_n_0_[13] ),
        .R(div));
  FDRE \div_reg[14] 
       (.C(clk),
        .CE(p_1_in),
        .D(div_1[14]),
        .Q(\div_reg_n_0_[14] ),
        .R(div));
  FDRE \div_reg[15] 
       (.C(clk),
        .CE(p_1_in),
        .D(div_1[15]),
        .Q(\div_reg_n_0_[15] ),
        .R(div));
  FDRE \div_reg[1] 
       (.C(clk),
        .CE(\div[4]_i_1_n_0 ),
        .D(\div[1]_i_1_n_0 ),
        .Q(\div_reg_n_0_[1] ),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \div_reg[2] 
       (.C(clk),
        .CE(\div[4]_i_1_n_0 ),
        .D(\div[2]_i_1_n_0 ),
        .Q(\div_reg_n_0_[2] ),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \div_reg[3] 
       (.C(clk),
        .CE(p_1_in),
        .D(div_1[3]),
        .Q(\div_reg_n_0_[3] ),
        .R(div));
  FDRE \div_reg[4] 
       (.C(clk),
        .CE(\div[4]_i_1_n_0 ),
        .D(\div[4]_i_2_n_0 ),
        .Q(\div_reg_n_0_[4] ),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \div_reg[5] 
       (.C(clk),
        .CE(p_1_in),
        .D(div_1[5]),
        .Q(\div_reg_n_0_[5] ),
        .R(div));
  FDRE \div_reg[6] 
       (.C(clk),
        .CE(p_1_in),
        .D(div_1[6]),
        .Q(\div_reg_n_0_[6] ),
        .R(div));
  FDRE \div_reg[7] 
       (.C(clk),
        .CE(p_1_in),
        .D(div_1[7]),
        .Q(\div_reg_n_0_[7] ),
        .R(div));
  FDRE \div_reg[8] 
       (.C(clk),
        .CE(p_1_in),
        .D(div_1[8]),
        .Q(\div_reg_n_0_[8] ),
        .R(div));
  FDRE \div_reg[9] 
       (.C(clk),
        .CE(p_1_in),
        .D(div_1[9]),
        .Q(\div_reg_n_0_[9] ),
        .R(div));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    inten_i_1
       (.I0(p_1_in_0),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_addr[2]),
        .I3(p_wdata[7]),
        .I4(rstn),
        .O(inten_i_1_n_0));
  FDRE inten_reg
       (.C(clk),
        .CE(1'b1),
        .D(inten_i_1_n_0),
        .Q(p_1_in_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    interrupt_INST_0
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(p_1_in_0),
        .I2(tr[0]),
        .I3(interrupt_INST_0_i_2_n_0),
        .I4(interrupt_INST_0_i_3_n_0),
        .I5(interrupt_INST_0_i_4_n_0),
        .O(interrupt));
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_INST_0_i_1
       (.I0(interrupt_INST_0_i_5_n_0),
        .I1(interrupt_INST_0_i_6_n_0),
        .I2(interrupt_INST_0_i_7_n_0),
        .I3(interrupt_INST_0_i_8_n_0),
        .O(interrupt_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_INST_0_i_10
       (.I0(tr[19]),
        .I1(tr[18]),
        .I2(tr[21]),
        .I3(tr[20]),
        .O(interrupt_INST_0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_INST_0_i_11
       (.I0(tr[27]),
        .I1(tr[26]),
        .I2(tr[29]),
        .I3(tr[28]),
        .O(interrupt_INST_0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_INST_0_i_12
       (.I0(tr[7]),
        .I1(tr[6]),
        .I2(tr[9]),
        .I3(tr[8]),
        .O(interrupt_INST_0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_INST_0_i_13
       (.I0(tr[15]),
        .I1(tr[14]),
        .I2(tr[17]),
        .I3(tr[16]),
        .O(interrupt_INST_0_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    interrupt_INST_0_i_2
       (.I0(interrupt_INST_0_i_9_n_0),
        .I1(interrupt_INST_0_i_10_n_0),
        .I2(tr[31]),
        .I3(tr[30]),
        .I4(tr[1]),
        .I5(interrupt_INST_0_i_11_n_0),
        .O(interrupt_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    interrupt_INST_0_i_3
       (.I0(tr[4]),
        .I1(tr[5]),
        .I2(tr[2]),
        .I3(tr[3]),
        .I4(interrupt_INST_0_i_12_n_0),
        .O(interrupt_INST_0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    interrupt_INST_0_i_4
       (.I0(tr[12]),
        .I1(tr[13]),
        .I2(tr[10]),
        .I3(tr[11]),
        .I4(interrupt_INST_0_i_13_n_0),
        .O(interrupt_INST_0_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_INST_0_i_5
       (.I0(\div_reg_n_0_[5] ),
        .I1(\div_reg_n_0_[4] ),
        .I2(\div_reg_n_0_[7] ),
        .I3(\div_reg_n_0_[6] ),
        .O(interrupt_INST_0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_INST_0_i_6
       (.I0(\div_reg_n_0_[1] ),
        .I1(\div_reg_n_0_[0] ),
        .I2(\div_reg_n_0_[3] ),
        .I3(\div_reg_n_0_[2] ),
        .O(interrupt_INST_0_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_INST_0_i_7
       (.I0(\div_reg_n_0_[13] ),
        .I1(\div_reg_n_0_[12] ),
        .I2(\div_reg_n_0_[15] ),
        .I3(\div_reg_n_0_[14] ),
        .O(interrupt_INST_0_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_INST_0_i_8
       (.I0(\div_reg_n_0_[9] ),
        .I1(\div_reg_n_0_[8] ),
        .I2(\div_reg_n_0_[11] ),
        .I3(\div_reg_n_0_[10] ),
        .O(interrupt_INST_0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_INST_0_i_9
       (.I0(tr[23]),
        .I1(tr[22]),
        .I2(tr[25]),
        .I3(tr[24]),
        .O(interrupt_INST_0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[0]_i_1 
       (.I0(tr[0]),
        .I1(p_addr[2]),
        .O(\rdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[10]_i_1 
       (.I0(tr[10]),
        .I1(p_addr[2]),
        .O(\rdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[11]_i_1 
       (.I0(tr[11]),
        .I1(p_addr[2]),
        .O(\rdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[12]_i_1 
       (.I0(tr[12]),
        .I1(p_addr[2]),
        .O(\rdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[13]_i_1 
       (.I0(tr[13]),
        .I1(p_addr[2]),
        .O(\rdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[14]_i_1 
       (.I0(tr[14]),
        .I1(p_addr[2]),
        .O(\rdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[15]_i_1 
       (.I0(tr[15]),
        .I1(p_addr[2]),
        .O(\rdata[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[16]_i_1 
       (.I0(tr[16]),
        .I1(p_addr[2]),
        .O(\rdata[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[17]_i_1 
       (.I0(tr[17]),
        .I1(p_addr[2]),
        .O(\rdata[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[18]_i_1 
       (.I0(tr[18]),
        .I1(p_addr[2]),
        .O(\rdata[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[19]_i_1 
       (.I0(tr[19]),
        .I1(p_addr[2]),
        .O(\rdata[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[1]_i_1 
       (.I0(tr[1]),
        .I1(p_addr[2]),
        .O(\rdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[20]_i_1 
       (.I0(tr[20]),
        .I1(p_addr[2]),
        .O(\rdata[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[21]_i_1 
       (.I0(tr[21]),
        .I1(p_addr[2]),
        .O(\rdata[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[22]_i_1 
       (.I0(tr[22]),
        .I1(p_addr[2]),
        .O(\rdata[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[23]_i_1 
       (.I0(tr[23]),
        .I1(p_addr[2]),
        .O(\rdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[24]_i_1 
       (.I0(tr[24]),
        .I1(p_addr[2]),
        .O(\rdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[25]_i_1 
       (.I0(tr[25]),
        .I1(p_addr[2]),
        .O(\rdata[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[26]_i_1 
       (.I0(tr[26]),
        .I1(p_addr[2]),
        .O(\rdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[27]_i_1 
       (.I0(tr[27]),
        .I1(p_addr[2]),
        .O(\rdata[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[28]_i_1 
       (.I0(tr[28]),
        .I1(p_addr[2]),
        .O(\rdata[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[29]_i_1 
       (.I0(tr[29]),
        .I1(p_addr[2]),
        .O(\rdata[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[2]_i_1 
       (.I0(tr[2]),
        .I1(p_addr[2]),
        .O(\rdata[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[30]_i_1 
       (.I0(tr[30]),
        .I1(p_addr[2]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[31]_i_1 
       (.I0(p_w_rb),
        .I1(p_addr[2]),
        .I2(\rdata[31]_i_4_n_0 ),
        .O(rdata));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_2 
       (.I0(p_req),
        .I1(p_acc[1]),
        .I2(p_acc[0]),
        .I3(p_addr[1]),
        .I4(p_addr[0]),
        .I5(p_w_rb),
        .O(rdata0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[31]_i_3 
       (.I0(tr[31]),
        .I1(p_addr[2]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \rdata[31]_i_4 
       (.I0(p_addr[0]),
        .I1(p_addr[1]),
        .I2(p_acc[0]),
        .I3(p_acc[1]),
        .I4(p_req),
        .O(\rdata[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[3]_i_1 
       (.I0(tr[3]),
        .I1(p_addr[2]),
        .O(\rdata[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[4]_i_1 
       (.I0(tr[4]),
        .I1(p_addr[2]),
        .O(\rdata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[5]_i_1 
       (.I0(tr[5]),
        .I1(p_addr[2]),
        .O(\rdata[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[6]_i_1 
       (.I0(tr[6]),
        .I1(p_addr[2]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[7]_i_1 
       (.I0(p_1_in_0),
        .I1(p_addr[2]),
        .I2(tr[7]),
        .I3(rdata0),
        .I4(p_rdata[7]),
        .O(\rdata[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[8]_i_1 
       (.I0(tr[8]),
        .I1(p_addr[2]),
        .O(\rdata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[9]_i_1 
       (.I0(tr[9]),
        .I1(p_addr[2]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(p_rdata[0]),
        .R(rdata));
  FDRE \rdata_reg[10] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(p_rdata[10]),
        .R(rdata));
  FDRE \rdata_reg[11] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(p_rdata[11]),
        .R(rdata));
  FDRE \rdata_reg[12] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(p_rdata[12]),
        .R(rdata));
  FDRE \rdata_reg[13] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(p_rdata[13]),
        .R(rdata));
  FDRE \rdata_reg[14] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(p_rdata[14]),
        .R(rdata));
  FDRE \rdata_reg[15] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(p_rdata[15]),
        .R(rdata));
  FDRE \rdata_reg[16] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(p_rdata[16]),
        .R(rdata));
  FDRE \rdata_reg[17] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(p_rdata[17]),
        .R(rdata));
  FDRE \rdata_reg[18] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(p_rdata[18]),
        .R(rdata));
  FDRE \rdata_reg[19] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(p_rdata[19]),
        .R(rdata));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(p_rdata[1]),
        .R(rdata));
  FDRE \rdata_reg[20] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(p_rdata[20]),
        .R(rdata));
  FDRE \rdata_reg[21] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(p_rdata[21]),
        .R(rdata));
  FDRE \rdata_reg[22] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(p_rdata[22]),
        .R(rdata));
  FDRE \rdata_reg[23] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(p_rdata[23]),
        .R(rdata));
  FDRE \rdata_reg[24] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(p_rdata[24]),
        .R(rdata));
  FDRE \rdata_reg[25] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(p_rdata[25]),
        .R(rdata));
  FDRE \rdata_reg[26] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(p_rdata[26]),
        .R(rdata));
  FDRE \rdata_reg[27] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(p_rdata[27]),
        .R(rdata));
  FDRE \rdata_reg[28] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(p_rdata[28]),
        .R(rdata));
  FDRE \rdata_reg[29] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(p_rdata[29]),
        .R(rdata));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(p_rdata[2]),
        .R(rdata));
  FDRE \rdata_reg[30] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(p_rdata[30]),
        .R(rdata));
  FDRE \rdata_reg[31] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(p_rdata[31]),
        .R(rdata));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(p_rdata[3]),
        .R(rdata));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(p_rdata[4]),
        .R(rdata));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(p_rdata[5]),
        .R(rdata));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(p_rdata[6]),
        .R(rdata));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(p_rdata[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(p_rdata[8]),
        .R(rdata));
  FDRE \rdata_reg[9] 
       (.C(clk),
        .CE(rdata0),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(p_rdata[9]),
        .R(rdata));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    resp_i_1
       (.I0(p_addr[0]),
        .I1(p_addr[1]),
        .I2(p_acc[0]),
        .I3(p_acc[1]),
        .I4(p_req),
        .I5(rstn),
        .O(resp_i_1_n_0));
  FDRE resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(resp_i_1_n_0),
        .Q(p_resp),
        .R(1'b0));
  CARRY4 tr0_carry
       (.CI(1'b0),
        .CO({tr0_carry_n_0,tr0_carry_n_1,tr0_carry_n_2,tr0_carry_n_3}),
        .CYINIT(tr[0]),
        .DI(tr[4:1]),
        .O(tr0[4:1]),
        .S({tr0_carry_i_1_n_0,tr0_carry_i_2_n_0,tr0_carry_i_3_n_0,tr0_carry_i_4_n_0}));
  CARRY4 tr0_carry__0
       (.CI(tr0_carry_n_0),
        .CO({tr0_carry__0_n_0,tr0_carry__0_n_1,tr0_carry__0_n_2,tr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(tr[8:5]),
        .O(tr0[8:5]),
        .S({tr0_carry__0_i_1_n_0,tr0_carry__0_i_2_n_0,tr0_carry__0_i_3_n_0,tr0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__0_i_1
       (.I0(tr[8]),
        .O(tr0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__0_i_2
       (.I0(tr[7]),
        .O(tr0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__0_i_3
       (.I0(tr[6]),
        .O(tr0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__0_i_4
       (.I0(tr[5]),
        .O(tr0_carry__0_i_4_n_0));
  CARRY4 tr0_carry__1
       (.CI(tr0_carry__0_n_0),
        .CO({tr0_carry__1_n_0,tr0_carry__1_n_1,tr0_carry__1_n_2,tr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(tr[12:9]),
        .O(tr0[12:9]),
        .S({tr0_carry__1_i_1_n_0,tr0_carry__1_i_2_n_0,tr0_carry__1_i_3_n_0,tr0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__1_i_1
       (.I0(tr[12]),
        .O(tr0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__1_i_2
       (.I0(tr[11]),
        .O(tr0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__1_i_3
       (.I0(tr[10]),
        .O(tr0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__1_i_4
       (.I0(tr[9]),
        .O(tr0_carry__1_i_4_n_0));
  CARRY4 tr0_carry__2
       (.CI(tr0_carry__1_n_0),
        .CO({tr0_carry__2_n_0,tr0_carry__2_n_1,tr0_carry__2_n_2,tr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(tr[16:13]),
        .O(tr0[16:13]),
        .S({tr0_carry__2_i_1_n_0,tr0_carry__2_i_2_n_0,tr0_carry__2_i_3_n_0,tr0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__2_i_1
       (.I0(tr[16]),
        .O(tr0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__2_i_2
       (.I0(tr[15]),
        .O(tr0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__2_i_3
       (.I0(tr[14]),
        .O(tr0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__2_i_4
       (.I0(tr[13]),
        .O(tr0_carry__2_i_4_n_0));
  CARRY4 tr0_carry__3
       (.CI(tr0_carry__2_n_0),
        .CO({tr0_carry__3_n_0,tr0_carry__3_n_1,tr0_carry__3_n_2,tr0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(tr[20:17]),
        .O(tr0[20:17]),
        .S({tr0_carry__3_i_1_n_0,tr0_carry__3_i_2_n_0,tr0_carry__3_i_3_n_0,tr0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__3_i_1
       (.I0(tr[20]),
        .O(tr0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__3_i_2
       (.I0(tr[19]),
        .O(tr0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__3_i_3
       (.I0(tr[18]),
        .O(tr0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__3_i_4
       (.I0(tr[17]),
        .O(tr0_carry__3_i_4_n_0));
  CARRY4 tr0_carry__4
       (.CI(tr0_carry__3_n_0),
        .CO({tr0_carry__4_n_0,tr0_carry__4_n_1,tr0_carry__4_n_2,tr0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(tr[24:21]),
        .O(tr0[24:21]),
        .S({tr0_carry__4_i_1_n_0,tr0_carry__4_i_2_n_0,tr0_carry__4_i_3_n_0,tr0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__4_i_1
       (.I0(tr[24]),
        .O(tr0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__4_i_2
       (.I0(tr[23]),
        .O(tr0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__4_i_3
       (.I0(tr[22]),
        .O(tr0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__4_i_4
       (.I0(tr[21]),
        .O(tr0_carry__4_i_4_n_0));
  CARRY4 tr0_carry__5
       (.CI(tr0_carry__4_n_0),
        .CO({tr0_carry__5_n_0,tr0_carry__5_n_1,tr0_carry__5_n_2,tr0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(tr[28:25]),
        .O(tr0[28:25]),
        .S({tr0_carry__5_i_1_n_0,tr0_carry__5_i_2_n_0,tr0_carry__5_i_3_n_0,tr0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__5_i_1
       (.I0(tr[28]),
        .O(tr0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__5_i_2
       (.I0(tr[27]),
        .O(tr0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__5_i_3
       (.I0(tr[26]),
        .O(tr0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__5_i_4
       (.I0(tr[25]),
        .O(tr0_carry__5_i_4_n_0));
  CARRY4 tr0_carry__6
       (.CI(tr0_carry__5_n_0),
        .CO({NLW_tr0_carry__6_CO_UNCONNECTED[3:2],tr0_carry__6_n_2,tr0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tr[30:29]}),
        .O({NLW_tr0_carry__6_O_UNCONNECTED[3],tr0[31:29]}),
        .S({1'b0,tr0_carry__6_i_1_n_0,tr0_carry__6_i_2_n_0,tr0_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__6_i_1
       (.I0(tr[31]),
        .O(tr0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__6_i_2
       (.I0(tr[30]),
        .O(tr0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry__6_i_3
       (.I0(tr[29]),
        .O(tr0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry_i_1
       (.I0(tr[4]),
        .O(tr0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry_i_2
       (.I0(tr[3]),
        .O(tr0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry_i_3
       (.I0(tr[2]),
        .O(tr0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tr0_carry_i_4
       (.I0(tr[1]),
        .O(tr0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \tr[0]_i_1 
       (.I0(tr[0]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[0]),
        .O(p_2_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[10]_i_1 
       (.I0(tr0[10]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[10]),
        .O(p_2_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[11]_i_1 
       (.I0(tr0[11]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[11]),
        .O(p_2_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[12]_i_1 
       (.I0(tr0[12]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[12]),
        .O(p_2_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[13]_i_1 
       (.I0(tr0[13]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[13]),
        .O(p_2_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[14]_i_1 
       (.I0(tr0[14]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[14]),
        .O(p_2_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[15]_i_1 
       (.I0(tr0[15]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[15]),
        .O(p_2_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[16]_i_1 
       (.I0(tr0[16]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[16]),
        .O(p_2_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[17]_i_1 
       (.I0(tr0[17]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[17]),
        .O(p_2_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[18]_i_1 
       (.I0(tr0[18]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[18]),
        .O(p_2_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[19]_i_1 
       (.I0(tr0[19]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[19]),
        .O(p_2_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[1]_i_1 
       (.I0(tr0[1]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[1]),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[20]_i_1 
       (.I0(tr0[20]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[20]),
        .O(p_2_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[21]_i_1 
       (.I0(tr0[21]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[21]),
        .O(p_2_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[22]_i_1 
       (.I0(tr0[22]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[22]),
        .O(p_2_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[23]_i_1 
       (.I0(tr0[23]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[23]),
        .O(p_2_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[24]_i_1 
       (.I0(tr0[24]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[24]),
        .O(p_2_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[25]_i_1 
       (.I0(tr0[25]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[25]),
        .O(p_2_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[26]_i_1 
       (.I0(tr0[26]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[26]),
        .O(p_2_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[27]_i_1 
       (.I0(tr0[27]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[27]),
        .O(p_2_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[28]_i_1 
       (.I0(tr0[28]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[28]),
        .O(p_2_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[29]_i_1 
       (.I0(tr0[29]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[29]),
        .O(p_2_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[2]_i_1 
       (.I0(tr0[2]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[2]),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[30]_i_1 
       (.I0(tr0[30]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[30]),
        .O(p_2_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \tr[31]_i_1 
       (.I0(rstn),
        .O(\tr[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h555455540000FFFF)) 
    \tr[31]_i_2 
       (.I0(interrupt_INST_0_i_1_n_0),
        .I1(interrupt_INST_0_i_2_n_0),
        .I2(\tr[31]_i_4_n_0 ),
        .I3(tr[0]),
        .I4(p_addr[2]),
        .I5(\tr[31]_i_5_n_0 ),
        .O(\tr[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[31]_i_3 
       (.I0(tr0[31]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[31]),
        .O(p_2_in[31]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tr[31]_i_4 
       (.I0(interrupt_INST_0_i_12_n_0),
        .I1(\tr[31]_i_6_n_0 ),
        .I2(interrupt_INST_0_i_13_n_0),
        .I3(\tr[31]_i_7_n_0 ),
        .O(\tr[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \tr[31]_i_5 
       (.I0(p_req),
        .I1(p_acc[1]),
        .I2(p_acc[0]),
        .I3(p_addr[1]),
        .I4(p_addr[0]),
        .I5(p_w_rb),
        .O(\tr[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tr[31]_i_6 
       (.I0(tr[3]),
        .I1(tr[2]),
        .I2(tr[5]),
        .I3(tr[4]),
        .O(\tr[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tr[31]_i_7 
       (.I0(tr[11]),
        .I1(tr[10]),
        .I2(tr[13]),
        .I3(tr[12]),
        .O(\tr[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[3]_i_1 
       (.I0(tr0[3]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[3]),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[4]_i_1 
       (.I0(tr0[4]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[4]),
        .O(p_2_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[5]_i_1 
       (.I0(tr0[5]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[5]),
        .O(p_2_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[6]_i_1 
       (.I0(tr0[6]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[6]),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[7]_i_1 
       (.I0(tr0[7]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[7]),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[8]_i_1 
       (.I0(tr0[8]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[8]),
        .O(p_2_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tr[9]_i_1 
       (.I0(tr0[9]),
        .I1(\tr[31]_i_5_n_0 ),
        .I2(p_wdata[9]),
        .O(p_2_in[9]));
  FDRE \tr_reg[0] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[0]),
        .Q(tr[0]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[10] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[10]),
        .Q(tr[10]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[11] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[11]),
        .Q(tr[11]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[12] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[12]),
        .Q(tr[12]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[13] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[13]),
        .Q(tr[13]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[14] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[14]),
        .Q(tr[14]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[15] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[15]),
        .Q(tr[15]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[16] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[16]),
        .Q(tr[16]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[17] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[17]),
        .Q(tr[17]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[18] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[18]),
        .Q(tr[18]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[19] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[19]),
        .Q(tr[19]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[1] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[1]),
        .Q(tr[1]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[20] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[20]),
        .Q(tr[20]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[21] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[21]),
        .Q(tr[21]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[22] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[22]),
        .Q(tr[22]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[23] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[23]),
        .Q(tr[23]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[24] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[24]),
        .Q(tr[24]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[25] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[25]),
        .Q(tr[25]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[26] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[26]),
        .Q(tr[26]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[27] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[27]),
        .Q(tr[27]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[28] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[28]),
        .Q(tr[28]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[29] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[29]),
        .Q(tr[29]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[2] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(tr[2]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[30] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[30]),
        .Q(tr[30]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[31] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[31]),
        .Q(tr[31]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[3] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[3]),
        .Q(tr[3]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[4] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[4]),
        .Q(tr[4]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[5] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[5]),
        .Q(tr[5]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[6] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[6]),
        .Q(tr[6]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[7] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[7]),
        .Q(tr[7]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[8] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[8]),
        .Q(tr[8]),
        .R(\tr[31]_i_1_n_0 ));
  FDRE \tr_reg[9] 
       (.C(clk),
        .CE(\tr[31]_i_2_n_0 ),
        .D(p_2_in[9]),
        .Q(tr[9]),
        .R(\tr[31]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "tmr_wrapper" *) 
module femto_bd_tmr_wrapper
   (p_resp,
    interrupt,
    p_rdata,
    clk,
    p_w_rb,
    p_addr,
    p_req,
    p_acc,
    p_wdata,
    rstn);
  output p_resp;
  output interrupt;
  output [31:0]p_rdata;
  input clk;
  input p_w_rb;
  input [2:0]p_addr;
  input p_req;
  input [1:0]p_acc;
  input [31:0]p_wdata;
  input rstn;

  wire clk;
  wire interrupt;
  wire [1:0]p_acc;
  wire [2:0]p_addr;
  wire [31:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [31:0]p_wdata;
  wire rstn;

  femto_bd_timer_controller timer_controller
       (.clk(clk),
        .interrupt(interrupt),
        .p_acc(p_acc),
        .p_addr(p_addr),
        .p_rdata(p_rdata),
        .p_req(p_req),
        .p_resp(p_resp),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata),
        .rstn(rstn));
endmodule

(* ORIG_REF_NAME = "uart_controller" *) 
module femto_bd_uart_controller
   (p_rdata,
    p_resp,
    interrupt,
    tx,
    p_addr,
    p_w_rb,
    p_wdata,
    rstn,
    p_acc,
    p_req,
    clk,
    rx);
  output [7:0]p_rdata;
  output p_resp;
  output interrupt;
  output tx;
  input [1:0]p_addr;
  input p_w_rb;
  input [7:0]p_wdata;
  input rstn;
  input [1:0]p_acc;
  input p_req;
  input clk;
  input rx;

  wire clk;
  wire [7:1]dout__0;
  wire interrupt;
  wire p_14_in;
  wire [1:0]p_acc;
  wire [1:0]p_addr;
  wire [7:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [7:0]p_wdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire rstn;
  wire rx;
  wire rxinten_i_1_n_0;
  wire rxinten_reg_n_0;
  wire tx;
  wire ux_n_0;
  wire ux_n_2;
  wire ux_n_4;

  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_1 
       (.I0(ux_n_4),
        .I1(\rdata[6]_i_2_n_0 ),
        .I2(p_rdata[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[6]_i_1 
       (.I0(p_addr[1]),
        .I1(\rdata[6]_i_2_n_0 ),
        .O(\rdata[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04040400)) 
    \rdata[6]_i_2 
       (.I0(ux_n_2),
        .I1(rstn),
        .I2(p_w_rb),
        .I3(p_addr[0]),
        .I4(p_addr[1]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \rdata[7]_i_1 
       (.I0(p_addr[0]),
        .I1(rxinten_reg_n_0),
        .I2(p_addr[1]),
        .I3(dout__0[7]),
        .I4(\rdata[6]_i_2_n_0 ),
        .I5(p_rdata[7]),
        .O(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(p_rdata[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(clk),
        .CE(\rdata[6]_i_2_n_0 ),
        .D(dout__0[1]),
        .Q(p_rdata[1]),
        .R(\rdata[6]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(clk),
        .CE(\rdata[6]_i_2_n_0 ),
        .D(dout__0[2]),
        .Q(p_rdata[2]),
        .R(\rdata[6]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(clk),
        .CE(\rdata[6]_i_2_n_0 ),
        .D(dout__0[3]),
        .Q(p_rdata[3]),
        .R(\rdata[6]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(clk),
        .CE(\rdata[6]_i_2_n_0 ),
        .D(dout__0[4]),
        .Q(p_rdata[4]),
        .R(\rdata[6]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(clk),
        .CE(\rdata[6]_i_2_n_0 ),
        .D(dout__0[5]),
        .Q(p_rdata[5]),
        .R(\rdata[6]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(clk),
        .CE(\rdata[6]_i_2_n_0 ),
        .D(dout__0[6]),
        .Q(p_rdata[6]),
        .R(\rdata[6]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(p_rdata[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000082A8)) 
    resp_i_2
       (.I0(p_req),
        .I1(p_addr[0]),
        .I2(p_addr[1]),
        .I3(p_w_rb),
        .I4(p_acc[0]),
        .I5(p_acc[1]),
        .O(p_14_in));
  FDRE resp_reg
       (.C(clk),
        .CE(1'b1),
        .D(p_14_in),
        .Q(p_resp),
        .R(ux_n_0));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    rxinten_i_1
       (.I0(rxinten_reg_n_0),
        .I1(p_addr[1]),
        .I2(p_w_rb),
        .I3(ux_n_2),
        .I4(p_wdata[7]),
        .O(rxinten_i_1_n_0));
  FDRE rxinten_reg
       (.C(clk),
        .CE(1'b1),
        .D(rxinten_i_1_n_0),
        .Q(rxinten_reg_n_0),
        .R(ux_n_0));
  femto_bd_uart_transceiver ux
       (.SR(ux_n_0),
        .clk(clk),
        .interrupt(interrupt),
        .p_acc(p_acc),
        .p_addr(p_addr),
        .p_req(p_req),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata),
        .\rdata_reg[0] (ux_n_4),
        .\rdata_reg[1] (ux_n_2),
        .\rdata_reg[7] (dout__0),
        .rstn(rstn),
        .rx(rx),
        .rxinten_reg(rxinten_reg_n_0),
        .tx(tx));
endmodule

(* ORIG_REF_NAME = "uart_rx" *) 
module femto_bd_uart_rx
   (uart_rx_fetch_trig,
    fetch_data,
    \rst_r_reg[9] ,
    clk,
    rstn,
    rx);
  output uart_rx_fetch_trig;
  output [7:0]fetch_data;
  input \rst_r_reg[9] ;
  input clk;
  input rstn;
  input rx;

  wire clk;
  wire [7:0]fetch_data;
  wire \fetch_data[0]_i_1_n_0 ;
  wire \fetch_data[0]_i_2_n_0 ;
  wire \fetch_data[1]_i_1_n_0 ;
  wire \fetch_data[1]_i_2_n_0 ;
  wire \fetch_data[1]_i_3_n_0 ;
  wire \fetch_data[1]_i_4_n_0 ;
  wire \fetch_data[2]_i_1_n_0 ;
  wire \fetch_data[2]_i_2_n_0 ;
  wire \fetch_data[2]_i_3_n_0 ;
  wire \fetch_data[2]_i_4_n_0 ;
  wire \fetch_data[3]_i_1_n_0 ;
  wire \fetch_data[3]_i_2_n_0 ;
  wire \fetch_data[3]_i_3_n_0 ;
  wire \fetch_data[3]_i_4_n_0 ;
  wire \fetch_data[3]_i_5_n_0 ;
  wire \fetch_data[3]_i_6_n_0 ;
  wire \fetch_data[4]_i_1_n_0 ;
  wire \fetch_data[4]_i_2_n_0 ;
  wire \fetch_data[4]_i_3_n_0 ;
  wire \fetch_data[4]_i_4_n_0 ;
  wire \fetch_data[5]_i_1_n_0 ;
  wire \fetch_data[5]_i_2_n_0 ;
  wire \fetch_data[5]_i_3_n_0 ;
  wire \fetch_data[5]_i_4_n_0 ;
  wire \fetch_data[6]_i_1_n_0 ;
  wire \fetch_data[6]_i_2_n_0 ;
  wire \fetch_data[6]_i_3_n_0 ;
  wire \fetch_data[7]_i_1_n_0 ;
  wire \fetch_data[7]_i_2_n_0 ;
  wire \fetch_data[7]_i_3_n_0 ;
  wire \fetch_data[7]_i_4_n_0 ;
  wire \fetch_data[7]_i_5_n_0 ;
  wire \fetch_data[7]_i_6_n_0 ;
  wire fetch_trig_i_1_n_0;
  wire fetch_trig_i_2_n_0;
  wire fetch_trig_i_3_n_0;
  wire fetch_trig_i_4_n_0;
  wire fetch_trig_i_5_n_0;
  wire fetch_trig_i_6_n_0;
  wire [0:0]p_7_in;
  wire [5:1]prev_rx;
  wire \rst_r_reg[9] ;
  wire rstn;
  wire rx;
  wire rx_bsy;
  wire rx_bsy_i_1_n_0;
  wire rx_bsy_i_2_n_0;
  wire rx_bsy_i_3_n_0;
  wire rx_bsy_i_4_n_0;
  wire rx_bsy_i_5_n_0;
  wire rx_bsy_i_6_n_0;
  wire rx_bsy_i_7_n_0;
  wire \rx_cnt[0]_i_1_n_0 ;
  wire \rx_cnt[0]_i_3_n_0 ;
  wire [15:0]rx_cnt_reg;
  wire \rx_cnt_reg[0]_i_2_n_0 ;
  wire \rx_cnt_reg[0]_i_2_n_1 ;
  wire \rx_cnt_reg[0]_i_2_n_2 ;
  wire \rx_cnt_reg[0]_i_2_n_3 ;
  wire \rx_cnt_reg[0]_i_2_n_4 ;
  wire \rx_cnt_reg[0]_i_2_n_5 ;
  wire \rx_cnt_reg[0]_i_2_n_6 ;
  wire \rx_cnt_reg[0]_i_2_n_7 ;
  wire \rx_cnt_reg[12]_i_1_n_1 ;
  wire \rx_cnt_reg[12]_i_1_n_2 ;
  wire \rx_cnt_reg[12]_i_1_n_3 ;
  wire \rx_cnt_reg[12]_i_1_n_4 ;
  wire \rx_cnt_reg[12]_i_1_n_5 ;
  wire \rx_cnt_reg[12]_i_1_n_6 ;
  wire \rx_cnt_reg[12]_i_1_n_7 ;
  wire \rx_cnt_reg[4]_i_1_n_0 ;
  wire \rx_cnt_reg[4]_i_1_n_1 ;
  wire \rx_cnt_reg[4]_i_1_n_2 ;
  wire \rx_cnt_reg[4]_i_1_n_3 ;
  wire \rx_cnt_reg[4]_i_1_n_4 ;
  wire \rx_cnt_reg[4]_i_1_n_5 ;
  wire \rx_cnt_reg[4]_i_1_n_6 ;
  wire \rx_cnt_reg[4]_i_1_n_7 ;
  wire \rx_cnt_reg[8]_i_1_n_0 ;
  wire \rx_cnt_reg[8]_i_1_n_1 ;
  wire \rx_cnt_reg[8]_i_1_n_2 ;
  wire \rx_cnt_reg[8]_i_1_n_3 ;
  wire \rx_cnt_reg[8]_i_1_n_4 ;
  wire \rx_cnt_reg[8]_i_1_n_5 ;
  wire \rx_cnt_reg[8]_i_1_n_6 ;
  wire \rx_cnt_reg[8]_i_1_n_7 ;
  wire \sample[1]_i_10_n_0 ;
  wire \sample[1]_i_11_n_0 ;
  wire \sample[1]_i_1_n_0 ;
  wire \sample[1]_i_2_n_0 ;
  wire \sample[1]_i_3_n_0 ;
  wire \sample[1]_i_4_n_0 ;
  wire \sample[1]_i_5_n_0 ;
  wire \sample[1]_i_6_n_0 ;
  wire \sample[1]_i_7_n_0 ;
  wire \sample[1]_i_8_n_0 ;
  wire \sample[2]_i_1_n_0 ;
  wire \sample[2]_i_2_n_0 ;
  wire \sample[2]_i_3_n_0 ;
  wire \sample[2]_i_4_n_0 ;
  wire \sample[2]_i_5_n_0 ;
  wire \sample[3]_i_1_n_0 ;
  wire \sample[3]_i_2_n_0 ;
  wire \sample[3]_i_3_n_0 ;
  wire \sample[3]_i_4_n_0 ;
  wire \sample[3]_i_5_n_0 ;
  wire \sample[3]_i_6_n_0 ;
  wire \sample[3]_i_7_n_0 ;
  wire \sample[3]_i_8_n_0 ;
  wire \sample_reg[1]__0 ;
  wire \sample_reg[1]_i_9_n_0 ;
  wire \sample_reg[2]__0 ;
  wire \sample_reg[3]__0 ;
  wire uart_rx_fetch_trig;
  wire [3:3]\NLW_rx_cnt_reg[12]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hE8)) 
    fetch_data0
       (.I0(\sample_reg[2]__0 ),
        .I1(\sample_reg[1]__0 ),
        .I2(\sample_reg[3]__0 ),
        .O(p_7_in));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \fetch_data[0]_i_1 
       (.I0(p_7_in),
        .I1(\fetch_data[3]_i_2_n_0 ),
        .I2(\fetch_data[0]_i_2_n_0 ),
        .I3(\fetch_data[1]_i_3_n_0 ),
        .I4(fetch_data[0]),
        .O(\fetch_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \fetch_data[0]_i_2 
       (.I0(rx_cnt_reg[4]),
        .I1(rx_cnt_reg[10]),
        .I2(rx_cnt_reg[6]),
        .I3(\fetch_data[3]_i_5_n_0 ),
        .I4(rx_cnt_reg[3]),
        .I5(rx_cnt_reg[5]),
        .O(\fetch_data[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \fetch_data[1]_i_1 
       (.I0(p_7_in),
        .I1(\fetch_data[3]_i_2_n_0 ),
        .I2(\fetch_data[1]_i_2_n_0 ),
        .I3(\fetch_data[1]_i_3_n_0 ),
        .I4(fetch_data[1]),
        .O(\fetch_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \fetch_data[1]_i_2 
       (.I0(rx_cnt_reg[9]),
        .I1(rx_cnt_reg[0]),
        .I2(rx_cnt_reg[4]),
        .I3(\fetch_data[1]_i_4_n_0 ),
        .I4(rx_cnt_reg[3]),
        .I5(rx_cnt_reg[10]),
        .O(\fetch_data[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \fetch_data[1]_i_3 
       (.I0(rx_cnt_reg[2]),
        .I1(rx_cnt_reg[1]),
        .I2(rx_cnt_reg[8]),
        .I3(rx_cnt_reg[7]),
        .O(\fetch_data[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fetch_data[1]_i_4 
       (.I0(rx_cnt_reg[5]),
        .I1(rx_cnt_reg[6]),
        .O(\fetch_data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \fetch_data[2]_i_1 
       (.I0(p_7_in),
        .I1(\fetch_data[3]_i_2_n_0 ),
        .I2(\fetch_data[2]_i_2_n_0 ),
        .I3(\fetch_data[2]_i_3_n_0 ),
        .I4(rx_cnt_reg[8]),
        .I5(fetch_data[2]),
        .O(\fetch_data[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \fetch_data[2]_i_2 
       (.I0(rx_cnt_reg[0]),
        .I1(rx_cnt_reg[9]),
        .I2(rx_cnt_reg[7]),
        .I3(rx_cnt_reg[10]),
        .I4(\fetch_data[2]_i_4_n_0 ),
        .I5(\fetch_data[4]_i_4_n_0 ),
        .O(\fetch_data[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fetch_data[2]_i_3 
       (.I0(rx_cnt_reg[2]),
        .I1(rx_cnt_reg[6]),
        .O(\fetch_data[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fetch_data[2]_i_4 
       (.I0(rx_cnt_reg[3]),
        .I1(rx_cnt_reg[1]),
        .O(\fetch_data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \fetch_data[3]_i_1 
       (.I0(p_7_in),
        .I1(\fetch_data[3]_i_2_n_0 ),
        .I2(\fetch_data[3]_i_3_n_0 ),
        .I3(\fetch_data[3]_i_4_n_0 ),
        .I4(rx_cnt_reg[4]),
        .I5(fetch_data[3]),
        .O(\fetch_data[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \fetch_data[3]_i_2 
       (.I0(rx_cnt_reg[11]),
        .I1(rx_cnt_reg[14]),
        .I2(rx_cnt_reg[15]),
        .I3(rx_cnt_reg[12]),
        .I4(rx_cnt_reg[13]),
        .O(\fetch_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \fetch_data[3]_i_3 
       (.I0(\fetch_data[3]_i_5_n_0 ),
        .I1(rx_cnt_reg[3]),
        .I2(rx_cnt_reg[1]),
        .I3(rx_cnt_reg[7]),
        .I4(rx_cnt_reg[10]),
        .I5(\fetch_data[3]_i_6_n_0 ),
        .O(\fetch_data[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fetch_data[3]_i_4 
       (.I0(rx_cnt_reg[2]),
        .I1(rx_cnt_reg[5]),
        .O(\fetch_data[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fetch_data[3]_i_5 
       (.I0(rx_cnt_reg[0]),
        .I1(rx_cnt_reg[9]),
        .O(\fetch_data[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \fetch_data[3]_i_6 
       (.I0(rx_cnt_reg[8]),
        .I1(rx_cnt_reg[6]),
        .O(\fetch_data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE8FF0000E800)) 
    \fetch_data[4]_i_1 
       (.I0(\sample_reg[2]__0 ),
        .I1(\sample_reg[1]__0 ),
        .I2(\sample_reg[3]__0 ),
        .I3(\fetch_data[7]_i_2_n_0 ),
        .I4(\fetch_data[4]_i_2_n_0 ),
        .I5(fetch_data[4]),
        .O(\fetch_data[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \fetch_data[4]_i_2 
       (.I0(rx_cnt_reg[0]),
        .I1(rx_cnt_reg[1]),
        .I2(rx_cnt_reg[11]),
        .I3(\fetch_data[4]_i_3_n_0 ),
        .I4(\fetch_data[4]_i_4_n_0 ),
        .I5(\fetch_data[5]_i_4_n_0 ),
        .O(\fetch_data[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \fetch_data[4]_i_3 
       (.I0(rx_cnt_reg[6]),
        .I1(rx_cnt_reg[7]),
        .I2(rx_cnt_reg[10]),
        .I3(rx_cnt_reg[9]),
        .O(\fetch_data[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \fetch_data[4]_i_4 
       (.I0(rx_cnt_reg[5]),
        .I1(rx_cnt_reg[4]),
        .O(\fetch_data[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \fetch_data[5]_i_1 
       (.I0(p_7_in),
        .I1(\fetch_data[7]_i_2_n_0 ),
        .I2(\fetch_data[5]_i_2_n_0 ),
        .I3(\fetch_data[5]_i_3_n_0 ),
        .I4(fetch_data[5]),
        .O(\fetch_data[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fetch_data[5]_i_2 
       (.I0(rx_cnt_reg[0]),
        .I1(rx_cnt_reg[9]),
        .I2(\fetch_data[7]_i_6_n_0 ),
        .I3(rx_cnt_reg[5]),
        .I4(rx_cnt_reg[6]),
        .I5(\fetch_data[5]_i_4_n_0 ),
        .O(\fetch_data[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \fetch_data[5]_i_3 
       (.I0(rx_cnt_reg[1]),
        .I1(rx_cnt_reg[10]),
        .I2(rx_cnt_reg[7]),
        .O(\fetch_data[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fetch_data[5]_i_4 
       (.I0(rx_cnt_reg[2]),
        .I1(rx_cnt_reg[8]),
        .O(\fetch_data[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \fetch_data[6]_i_1 
       (.I0(p_7_in),
        .I1(\fetch_data[7]_i_2_n_0 ),
        .I2(\fetch_data[6]_i_2_n_0 ),
        .I3(\fetch_data[6]_i_3_n_0 ),
        .I4(fetch_data[6]),
        .O(\fetch_data[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fetch_data[6]_i_2 
       (.I0(rx_cnt_reg[7]),
        .I1(rx_cnt_reg[8]),
        .I2(\fetch_data[7]_i_6_n_0 ),
        .I3(rx_cnt_reg[0]),
        .I4(rx_cnt_reg[9]),
        .I5(\fetch_data[2]_i_3_n_0 ),
        .O(\fetch_data[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \fetch_data[6]_i_3 
       (.I0(rx_cnt_reg[10]),
        .I1(rx_cnt_reg[5]),
        .I2(rx_cnt_reg[1]),
        .O(\fetch_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \fetch_data[7]_i_1 
       (.I0(p_7_in),
        .I1(\fetch_data[7]_i_2_n_0 ),
        .I2(\fetch_data[7]_i_3_n_0 ),
        .I3(\fetch_data[7]_i_4_n_0 ),
        .I4(rx_cnt_reg[1]),
        .I5(fetch_data[7]),
        .O(\fetch_data[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \fetch_data[7]_i_2 
       (.I0(rx_cnt_reg[3]),
        .I1(rx_cnt_reg[14]),
        .I2(rx_cnt_reg[15]),
        .I3(rx_cnt_reg[12]),
        .I4(rx_cnt_reg[13]),
        .O(\fetch_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \fetch_data[7]_i_3 
       (.I0(rx_cnt_reg[10]),
        .I1(rx_cnt_reg[8]),
        .I2(rx_cnt_reg[2]),
        .I3(rx_cnt_reg[5]),
        .I4(\fetch_data[7]_i_5_n_0 ),
        .I5(\fetch_data[7]_i_6_n_0 ),
        .O(\fetch_data[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fetch_data[7]_i_4 
       (.I0(rx_cnt_reg[9]),
        .I1(rx_cnt_reg[0]),
        .O(\fetch_data[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fetch_data[7]_i_5 
       (.I0(rx_cnt_reg[7]),
        .I1(rx_cnt_reg[6]),
        .O(\fetch_data[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \fetch_data[7]_i_6 
       (.I0(rx_cnt_reg[4]),
        .I1(rx_cnt_reg[11]),
        .O(\fetch_data[7]_i_6_n_0 ));
  FDRE \fetch_data_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_data[0]_i_1_n_0 ),
        .Q(fetch_data[0]),
        .R(\rst_r_reg[9] ));
  FDRE \fetch_data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_data[1]_i_1_n_0 ),
        .Q(fetch_data[1]),
        .R(\rst_r_reg[9] ));
  FDRE \fetch_data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_data[2]_i_1_n_0 ),
        .Q(fetch_data[2]),
        .R(\rst_r_reg[9] ));
  FDRE \fetch_data_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_data[3]_i_1_n_0 ),
        .Q(fetch_data[3]),
        .R(\rst_r_reg[9] ));
  FDRE \fetch_data_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_data[4]_i_1_n_0 ),
        .Q(fetch_data[4]),
        .R(\rst_r_reg[9] ));
  FDRE \fetch_data_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_data[5]_i_1_n_0 ),
        .Q(fetch_data[5]),
        .R(\rst_r_reg[9] ));
  FDRE \fetch_data_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_data[6]_i_1_n_0 ),
        .Q(fetch_data[6]),
        .R(\rst_r_reg[9] ));
  FDRE \fetch_data_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_data[7]_i_1_n_0 ),
        .Q(fetch_data[7]),
        .R(\rst_r_reg[9] ));
  LUT4 #(
    .INIT(16'h0200)) 
    fetch_trig_i_1
       (.I0(rx),
        .I1(uart_rx_fetch_trig),
        .I2(fetch_trig_i_2_n_0),
        .I3(fetch_trig_i_3_n_0),
        .O(fetch_trig_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    fetch_trig_i_2
       (.I0(fetch_trig_i_4_n_0),
        .I1(rx),
        .I2(rx_cnt_reg[1]),
        .I3(rx_cnt_reg[7]),
        .I4(rx_cnt_reg[0]),
        .I5(fetch_trig_i_5_n_0),
        .O(fetch_trig_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    fetch_trig_i_3
       (.I0(\fetch_data[4]_i_4_n_0 ),
        .I1(rx_cnt_reg[8]),
        .I2(rx_cnt_reg[6]),
        .I3(rx_cnt_reg[3]),
        .I4(rx_cnt_reg[2]),
        .I5(fetch_trig_i_6_n_0),
        .O(fetch_trig_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    fetch_trig_i_4
       (.I0(rx_cnt_reg[9]),
        .I1(rx_cnt_reg[10]),
        .I2(rx_cnt_reg[11]),
        .O(fetch_trig_i_4_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    fetch_trig_i_5
       (.I0(rx_cnt_reg[15]),
        .I1(rx_cnt_reg[14]),
        .I2(rx_bsy),
        .O(fetch_trig_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'hE)) 
    fetch_trig_i_6
       (.I0(rx_cnt_reg[12]),
        .I1(rx_cnt_reg[13]),
        .O(fetch_trig_i_6_n_0));
  FDRE fetch_trig_reg
       (.C(clk),
        .CE(1'b1),
        .D(fetch_trig_i_1_n_0),
        .Q(uart_rx_fetch_trig),
        .R(\rst_r_reg[9] ));
  FDSE \prev_rx_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(rx),
        .Q(prev_rx[1]),
        .S(\rst_r_reg[9] ));
  FDSE \prev_rx_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(prev_rx[1]),
        .Q(prev_rx[2]),
        .S(\rst_r_reg[9] ));
  FDSE \prev_rx_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(prev_rx[2]),
        .Q(prev_rx[3]),
        .S(\rst_r_reg[9] ));
  FDSE \prev_rx_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(prev_rx[3]),
        .Q(prev_rx[4]),
        .S(\rst_r_reg[9] ));
  FDSE \prev_rx_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(prev_rx[4]),
        .Q(prev_rx[5]),
        .S(\rst_r_reg[9] ));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    rx_bsy_i_1
       (.I0(rx_bsy_i_2_n_0),
        .I1(rx_bsy_i_3_n_0),
        .I2(rx_bsy_i_4_n_0),
        .I3(rx_bsy_i_5_n_0),
        .I4(rx_bsy),
        .O(rx_bsy_i_1_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    rx_bsy_i_2
       (.I0(prev_rx[2]),
        .I1(prev_rx[5]),
        .I2(rx_bsy),
        .I3(rx_bsy_i_6_n_0),
        .O(rx_bsy_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    rx_bsy_i_3
       (.I0(rx_cnt_reg[0]),
        .I1(rx_cnt_reg[13]),
        .I2(rx_cnt_reg[12]),
        .I3(rx_cnt_reg[2]),
        .I4(rx_cnt_reg[6]),
        .I5(rx_bsy_i_7_n_0),
        .O(rx_bsy_i_3_n_0));
  LUT6 #(
    .INIT(64'hBFFFBFFFFFFDFFFF)) 
    rx_bsy_i_4
       (.I0(rx_cnt_reg[7]),
        .I1(rx_cnt_reg[8]),
        .I2(rx_cnt_reg[10]),
        .I3(rx_cnt_reg[9]),
        .I4(rx),
        .I5(rx_cnt_reg[11]),
        .O(rx_bsy_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h000C2300)) 
    rx_bsy_i_5
       (.I0(rx_cnt_reg[3]),
        .I1(rx_cnt_reg[4]),
        .I2(rx_cnt_reg[1]),
        .I3(rx_cnt_reg[7]),
        .I4(rx_cnt_reg[5]),
        .O(rx_bsy_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    rx_bsy_i_6
       (.I0(prev_rx[4]),
        .I1(prev_rx[1]),
        .I2(prev_rx[3]),
        .I3(rx),
        .O(rx_bsy_i_6_n_0));
  LUT6 #(
    .INIT(64'hFDFFFDFDFDFFFDFF)) 
    rx_bsy_i_7
       (.I0(rx_bsy),
        .I1(rx_cnt_reg[14]),
        .I2(rx_cnt_reg[15]),
        .I3(rx_cnt_reg[1]),
        .I4(rx_cnt_reg[3]),
        .I5(rx_cnt_reg[4]),
        .O(rx_bsy_i_7_n_0));
  FDRE rx_bsy_reg
       (.C(clk),
        .CE(1'b1),
        .D(rx_bsy_i_1_n_0),
        .Q(rx_bsy),
        .R(\rst_r_reg[9] ));
  LUT2 #(
    .INIT(4'h7)) 
    \rx_cnt[0]_i_1 
       (.I0(rx_bsy),
        .I1(rstn),
        .O(\rx_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_cnt[0]_i_3 
       (.I0(rx_cnt_reg[0]),
        .O(\rx_cnt[0]_i_3_n_0 ));
  FDRE \rx_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[0]_i_2_n_7 ),
        .Q(rx_cnt_reg[0]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  CARRY4 \rx_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\rx_cnt_reg[0]_i_2_n_0 ,\rx_cnt_reg[0]_i_2_n_1 ,\rx_cnt_reg[0]_i_2_n_2 ,\rx_cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rx_cnt_reg[0]_i_2_n_4 ,\rx_cnt_reg[0]_i_2_n_5 ,\rx_cnt_reg[0]_i_2_n_6 ,\rx_cnt_reg[0]_i_2_n_7 }),
        .S({rx_cnt_reg[3:1],\rx_cnt[0]_i_3_n_0 }));
  FDRE \rx_cnt_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[8]_i_1_n_5 ),
        .Q(rx_cnt_reg[10]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  FDRE \rx_cnt_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[8]_i_1_n_4 ),
        .Q(rx_cnt_reg[11]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  FDRE \rx_cnt_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[12]_i_1_n_7 ),
        .Q(rx_cnt_reg[12]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  CARRY4 \rx_cnt_reg[12]_i_1 
       (.CI(\rx_cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_rx_cnt_reg[12]_i_1_CO_UNCONNECTED [3],\rx_cnt_reg[12]_i_1_n_1 ,\rx_cnt_reg[12]_i_1_n_2 ,\rx_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[12]_i_1_n_4 ,\rx_cnt_reg[12]_i_1_n_5 ,\rx_cnt_reg[12]_i_1_n_6 ,\rx_cnt_reg[12]_i_1_n_7 }),
        .S(rx_cnt_reg[15:12]));
  FDRE \rx_cnt_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[12]_i_1_n_6 ),
        .Q(rx_cnt_reg[13]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  FDRE \rx_cnt_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[12]_i_1_n_5 ),
        .Q(rx_cnt_reg[14]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  FDRE \rx_cnt_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[12]_i_1_n_4 ),
        .Q(rx_cnt_reg[15]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  FDRE \rx_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[0]_i_2_n_6 ),
        .Q(rx_cnt_reg[1]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  FDRE \rx_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[0]_i_2_n_5 ),
        .Q(rx_cnt_reg[2]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  FDRE \rx_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[0]_i_2_n_4 ),
        .Q(rx_cnt_reg[3]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  FDRE \rx_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[4]_i_1_n_7 ),
        .Q(rx_cnt_reg[4]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  CARRY4 \rx_cnt_reg[4]_i_1 
       (.CI(\rx_cnt_reg[0]_i_2_n_0 ),
        .CO({\rx_cnt_reg[4]_i_1_n_0 ,\rx_cnt_reg[4]_i_1_n_1 ,\rx_cnt_reg[4]_i_1_n_2 ,\rx_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[4]_i_1_n_4 ,\rx_cnt_reg[4]_i_1_n_5 ,\rx_cnt_reg[4]_i_1_n_6 ,\rx_cnt_reg[4]_i_1_n_7 }),
        .S(rx_cnt_reg[7:4]));
  FDRE \rx_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[4]_i_1_n_6 ),
        .Q(rx_cnt_reg[5]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  FDRE \rx_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[4]_i_1_n_5 ),
        .Q(rx_cnt_reg[6]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  FDRE \rx_cnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[4]_i_1_n_4 ),
        .Q(rx_cnt_reg[7]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  FDRE \rx_cnt_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[8]_i_1_n_7 ),
        .Q(rx_cnt_reg[8]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  CARRY4 \rx_cnt_reg[8]_i_1 
       (.CI(\rx_cnt_reg[4]_i_1_n_0 ),
        .CO({\rx_cnt_reg[8]_i_1_n_0 ,\rx_cnt_reg[8]_i_1_n_1 ,\rx_cnt_reg[8]_i_1_n_2 ,\rx_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[8]_i_1_n_4 ,\rx_cnt_reg[8]_i_1_n_5 ,\rx_cnt_reg[8]_i_1_n_6 ,\rx_cnt_reg[8]_i_1_n_7 }),
        .S(rx_cnt_reg[11:8]));
  FDRE \rx_cnt_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\rx_cnt_reg[8]_i_1_n_6 ),
        .Q(rx_cnt_reg[9]),
        .R(\rx_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
    \sample[1]_i_1 
       (.I0(rx),
        .I1(\sample[1]_i_2_n_0 ),
        .I2(rx_cnt_reg[0]),
        .I3(\sample[1]_i_3_n_0 ),
        .I4(\sample[1]_i_4_n_0 ),
        .I5(\sample_reg[1]__0 ),
        .O(\sample[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000400300030000)) 
    \sample[1]_i_10 
       (.I0(rx_cnt_reg[8]),
        .I1(rx_cnt_reg[3]),
        .I2(rx_cnt_reg[6]),
        .I3(rx_cnt_reg[2]),
        .I4(rx_cnt_reg[7]),
        .I5(rx_cnt_reg[5]),
        .O(\sample[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2400000000000000)) 
    \sample[1]_i_11 
       (.I0(rx_cnt_reg[7]),
        .I1(rx_cnt_reg[6]),
        .I2(rx_cnt_reg[5]),
        .I3(rx_cnt_reg[8]),
        .I4(rx_cnt_reg[3]),
        .I5(rx_cnt_reg[2]),
        .O(\sample[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0200002000000000)) 
    \sample[1]_i_2 
       (.I0(\sample[1]_i_5_n_0 ),
        .I1(rx_cnt_reg[9]),
        .I2(rx_cnt_reg[3]),
        .I3(rx_cnt_reg[4]),
        .I4(rx_cnt_reg[6]),
        .I5(\sample[1]_i_6_n_0 ),
        .O(\sample[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000080BB00000000)) 
    \sample[1]_i_3 
       (.I0(\sample[1]_i_7_n_0 ),
        .I1(rx_cnt_reg[3]),
        .I2(rx_cnt_reg[10]),
        .I3(rx_cnt_reg[8]),
        .I4(\sample[1]_i_8_n_0 ),
        .I5(\sample_reg[1]_i_9_n_0 ),
        .O(\sample[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \sample[1]_i_4 
       (.I0(rx_cnt_reg[14]),
        .I1(rx_cnt_reg[15]),
        .I2(rx_cnt_reg[12]),
        .I3(rx_cnt_reg[13]),
        .I4(rstn),
        .O(\sample[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h0E000210)) 
    \sample[1]_i_5 
       (.I0(rx_cnt_reg[8]),
        .I1(rx_cnt_reg[2]),
        .I2(rx_cnt_reg[5]),
        .I3(rx_cnt_reg[1]),
        .I4(rx_cnt_reg[3]),
        .O(\sample[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h80080100)) 
    \sample[1]_i_6 
       (.I0(rx_cnt_reg[11]),
        .I1(rx_cnt_reg[6]),
        .I2(rx_cnt_reg[8]),
        .I3(rx_cnt_reg[10]),
        .I4(rx_cnt_reg[7]),
        .O(\sample[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000050A2)) 
    \sample[1]_i_7 
       (.I0(rx_cnt_reg[9]),
        .I1(rx_cnt_reg[10]),
        .I2(rx_cnt_reg[8]),
        .I3(rx_cnt_reg[7]),
        .I4(rx_cnt_reg[4]),
        .I5(rx_cnt_reg[11]),
        .O(\sample[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5515555555551555)) 
    \sample[1]_i_8 
       (.I0(rx_cnt_reg[3]),
        .I1(rx_cnt_reg[11]),
        .I2(rx_cnt_reg[4]),
        .I3(rx_cnt_reg[10]),
        .I4(rx_cnt_reg[9]),
        .I5(rx_cnt_reg[7]),
        .O(\sample[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
    \sample[2]_i_1 
       (.I0(rx),
        .I1(\sample[1]_i_3_n_0 ),
        .I2(rx_cnt_reg[0]),
        .I3(\sample[2]_i_2_n_0 ),
        .I4(\sample[1]_i_4_n_0 ),
        .I5(\sample_reg[2]__0 ),
        .O(\sample[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    \sample[2]_i_2 
       (.I0(\sample[1]_i_6_n_0 ),
        .I1(\sample[2]_i_3_n_0 ),
        .I2(rx_cnt_reg[1]),
        .I3(\sample[2]_i_4_n_0 ),
        .I4(rx_cnt_reg[9]),
        .I5(\sample[2]_i_5_n_0 ),
        .O(\sample[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hDB9B)) 
    \sample[2]_i_3 
       (.I0(rx_cnt_reg[4]),
        .I1(rx_cnt_reg[3]),
        .I2(rx_cnt_reg[8]),
        .I3(rx_cnt_reg[6]),
        .O(\sample[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sample[2]_i_4 
       (.I0(rx_cnt_reg[2]),
        .I1(rx_cnt_reg[6]),
        .O(\sample[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h5CFFFCFC)) 
    \sample[2]_i_5 
       (.I0(rx_cnt_reg[6]),
        .I1(rx_cnt_reg[1]),
        .I2(rx_cnt_reg[5]),
        .I3(rx_cnt_reg[2]),
        .I4(rx_cnt_reg[3]),
        .O(\sample[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBABF00008A80)) 
    \sample[3]_i_1 
       (.I0(rx),
        .I1(\sample[3]_i_2_n_0 ),
        .I2(rx_cnt_reg[0]),
        .I3(\sample[2]_i_2_n_0 ),
        .I4(\sample[1]_i_4_n_0 ),
        .I5(\sample_reg[3]__0 ),
        .O(\sample[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \sample[3]_i_2 
       (.I0(\sample[3]_i_3_n_0 ),
        .I1(\sample[3]_i_4_n_0 ),
        .I2(\sample[3]_i_5_n_0 ),
        .I3(\sample[3]_i_6_n_0 ),
        .I4(\sample[3]_i_7_n_0 ),
        .I5(\sample[3]_i_8_n_0 ),
        .O(\sample[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h02000020)) 
    \sample[3]_i_3 
       (.I0(rx_cnt_reg[11]),
        .I1(rx_cnt_reg[6]),
        .I2(rx_cnt_reg[5]),
        .I3(rx_cnt_reg[7]),
        .I4(rx_cnt_reg[9]),
        .O(\sample[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sample[3]_i_4 
       (.I0(rx_cnt_reg[1]),
        .I1(rx_cnt_reg[2]),
        .O(\sample[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hE3DD)) 
    \sample[3]_i_5 
       (.I0(rx_cnt_reg[9]),
        .I1(rx_cnt_reg[8]),
        .I2(rx_cnt_reg[11]),
        .I3(rx_cnt_reg[10]),
        .O(\sample[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \sample[3]_i_6 
       (.I0(rx_cnt_reg[3]),
        .I1(rx_cnt_reg[4]),
        .I2(rx_cnt_reg[6]),
        .I3(rx_cnt_reg[2]),
        .O(\sample[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    \sample[3]_i_7 
       (.I0(rx_cnt_reg[5]),
        .I1(rx_cnt_reg[11]),
        .I2(rx_cnt_reg[7]),
        .I3(rx_cnt_reg[8]),
        .I4(rx_cnt_reg[2]),
        .O(\sample[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555551551555555)) 
    \sample[3]_i_8 
       (.I0(rx_cnt_reg[1]),
        .I1(rx_cnt_reg[8]),
        .I2(rx_cnt_reg[9]),
        .I3(rx_cnt_reg[7]),
        .I4(rx_cnt_reg[5]),
        .I5(rx_cnt_reg[6]),
        .O(\sample[3]_i_8_n_0 ));
  FDRE \sample_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\sample[1]_i_1_n_0 ),
        .Q(\sample_reg[1]__0 ),
        .R(1'b0));
  MUXF7 \sample_reg[1]_i_9 
       (.I0(\sample[1]_i_10_n_0 ),
        .I1(\sample[1]_i_11_n_0 ),
        .O(\sample_reg[1]_i_9_n_0 ),
        .S(rx_cnt_reg[1]));
  FDRE \sample_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\sample[2]_i_1_n_0 ),
        .Q(\sample_reg[2]__0 ),
        .R(1'b0));
  FDRE \sample_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\sample[3]_i_1_n_0 ),
        .Q(\sample_reg[3]__0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "uart_transceiver" *) 
module femto_bd_uart_transceiver
   (SR,
    tx,
    \rdata_reg[1] ,
    interrupt,
    \rdata_reg[0] ,
    \rdata_reg[7] ,
    clk,
    p_addr,
    p_w_rb,
    p_wdata,
    rstn,
    p_acc,
    p_req,
    rx,
    rxinten_reg);
  output [0:0]SR;
  output tx;
  output \rdata_reg[1] ;
  output interrupt;
  output \rdata_reg[0] ;
  output [6:0]\rdata_reg[7] ;
  input clk;
  input [1:0]p_addr;
  input p_w_rb;
  input [7:0]p_wdata;
  input rstn;
  input [1:0]p_acc;
  input p_req;
  input rx;
  input rxinten_reg;

  wire [0:0]SR;
  wire clk;
  wire [7:0]dout;
  wire [7:0]fetch_data;
  wire interrupt;
  wire [1:0]p_acc;
  wire [1:0]p_addr;
  wire p_req;
  wire p_w_rb;
  wire [7:0]p_wdata;
  wire \rdata_reg[0] ;
  wire \rdata_reg[1] ;
  wire [6:0]\rdata_reg[7] ;
  wire rstn;
  wire rx;
  wire rxinten_reg;
  wire tx;
  wire uart_rx_fetch_trig;
  wire uart_tx_busy;
  wire uart_tx_fifo_n_9;
  wire uart_tx_send_trig;
  wire uart_txq_full;

  femto_bd_fifo__parameterized1 uart_rx_fifo
       (.clk(clk),
        .fetch_data(fetch_data),
        .interrupt(interrupt),
        .p_acc(p_acc),
        .p_addr(p_addr),
        .p_req(p_req),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata[1]),
        .\rdata_reg[0] (\rdata_reg[0] ),
        .\rdata_reg[1] (\rdata_reg[1] ),
        .\rdata_reg[7] (\rdata_reg[7] ),
        .\rst_r_reg[9] (SR),
        .rstn(rstn),
        .rxinten_reg(rxinten_reg),
        .uart_rx_fetch_trig(uart_rx_fetch_trig),
        .uart_txq_full(uart_txq_full));
  femto_bd_fifo__parameterized2 uart_tx_fifo
       (.D(dout),
        .clk(clk),
        .p_acc(p_acc),
        .p_addr(p_addr),
        .p_req(p_req),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata),
        .\rst_r_reg[9] (SR),
        .rstn(rstn),
        .uart_tx_busy(uart_tx_busy),
        .uart_tx_send_trig(uart_tx_send_trig),
        .uart_tx_send_trig_reg(uart_tx_fifo_n_9),
        .uart_txq_full(uart_txq_full));
  FDCE uart_tx_send_trig_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(uart_tx_fifo_n_9),
        .Q(uart_tx_send_trig));
  femto_bd_uart_rx ur
       (.clk(clk),
        .fetch_data(fetch_data),
        .\rst_r_reg[9] (SR),
        .rstn(rstn),
        .rx(rx),
        .uart_rx_fetch_trig(uart_rx_fetch_trig));
  femto_bd_uart_tx ut
       (.D(dout),
        .clk(clk),
        .rstn(rstn),
        .\send_data_r_reg[0]_0 (SR),
        .tx(tx),
        .uart_tx_busy(uart_tx_busy),
        .uart_tx_send_trig(uart_tx_send_trig));
endmodule

(* ORIG_REF_NAME = "uart_tx" *) 
module femto_bd_uart_tx
   (uart_tx_busy,
    \send_data_r_reg[0]_0 ,
    tx,
    clk,
    rstn,
    uart_tx_send_trig,
    D);
  output uart_tx_busy;
  output \send_data_r_reg[0]_0 ;
  output tx;
  input clk;
  input rstn;
  input uart_tx_send_trig;
  input [7:0]D;

  wire [7:0]D;
  wire clk;
  wire [15:1]data0;
  wire data1;
  wire data2;
  wire data3;
  wire data4;
  wire data5;
  wire data6;
  wire data7;
  wire rstn;
  wire \send_data_r[7]_i_1_n_0 ;
  wire \send_data_r_reg[0]_0 ;
  wire \send_data_r_reg_n_0_[0] ;
  wire tx;
  wire tx_1;
  wire tx_bsy_i_1_n_0;
  wire tx_bsy_i_2_n_0;
  wire tx_bsy_i_3_n_0;
  wire tx_bsy_i_4_n_0;
  wire tx_bsy_i_5_n_0;
  wire [15:0]tx_cnt;
  wire \tx_cnt[15]_i_3_n_0 ;
  wire \tx_cnt[15]_i_4_n_0 ;
  wire [15:0]tx_cnt_0;
  wire \tx_cnt_reg[12]_i_2_n_0 ;
  wire \tx_cnt_reg[12]_i_2_n_1 ;
  wire \tx_cnt_reg[12]_i_2_n_2 ;
  wire \tx_cnt_reg[12]_i_2_n_3 ;
  wire \tx_cnt_reg[15]_i_2_n_2 ;
  wire \tx_cnt_reg[15]_i_2_n_3 ;
  wire \tx_cnt_reg[4]_i_2_n_0 ;
  wire \tx_cnt_reg[4]_i_2_n_1 ;
  wire \tx_cnt_reg[4]_i_2_n_2 ;
  wire \tx_cnt_reg[4]_i_2_n_3 ;
  wire \tx_cnt_reg[8]_i_2_n_0 ;
  wire \tx_cnt_reg[8]_i_2_n_1 ;
  wire \tx_cnt_reg[8]_i_2_n_2 ;
  wire \tx_cnt_reg[8]_i_2_n_3 ;
  wire tx_i_10_n_0;
  wire tx_i_11_n_0;
  wire tx_i_12_n_0;
  wire tx_i_13_n_0;
  wire tx_i_14_n_0;
  wire tx_i_15_n_0;
  wire tx_i_17_n_0;
  wire tx_i_18_n_0;
  wire tx_i_19_n_0;
  wire tx_i_1_n_0;
  wire tx_i_3_n_0;
  wire tx_i_4_n_0;
  wire tx_i_5_n_0;
  wire tx_i_6_n_0;
  wire tx_i_7_n_0;
  wire tx_i_8_n_0;
  wire tx_i_9_n_0;
  wire tx_reg_i_16_n_0;
  wire uart_tx_busy;
  wire uart_tx_send_trig;
  wire [3:2]\NLW_tx_cnt_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tx_cnt_reg[15]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    resp_i_1
       (.I0(rstn),
        .O(\send_data_r_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \send_data_r[7]_i_1 
       (.I0(uart_tx_send_trig),
        .I1(uart_tx_busy),
        .O(\send_data_r[7]_i_1_n_0 ));
  FDRE \send_data_r_reg[0] 
       (.C(clk),
        .CE(\send_data_r[7]_i_1_n_0 ),
        .D(D[0]),
        .Q(\send_data_r_reg_n_0_[0] ),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \send_data_r_reg[1] 
       (.C(clk),
        .CE(\send_data_r[7]_i_1_n_0 ),
        .D(D[1]),
        .Q(data1),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \send_data_r_reg[2] 
       (.C(clk),
        .CE(\send_data_r[7]_i_1_n_0 ),
        .D(D[2]),
        .Q(data2),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \send_data_r_reg[3] 
       (.C(clk),
        .CE(\send_data_r[7]_i_1_n_0 ),
        .D(D[3]),
        .Q(data3),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \send_data_r_reg[4] 
       (.C(clk),
        .CE(\send_data_r[7]_i_1_n_0 ),
        .D(D[4]),
        .Q(data4),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \send_data_r_reg[5] 
       (.C(clk),
        .CE(\send_data_r[7]_i_1_n_0 ),
        .D(D[5]),
        .Q(data5),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \send_data_r_reg[6] 
       (.C(clk),
        .CE(\send_data_r[7]_i_1_n_0 ),
        .D(D[6]),
        .Q(data6),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \send_data_r_reg[7] 
       (.C(clk),
        .CE(\send_data_r[7]_i_1_n_0 ),
        .D(D[7]),
        .Q(data7),
        .R(\send_data_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEE4EEEEEEEE)) 
    tx_bsy_i_1
       (.I0(uart_tx_busy),
        .I1(uart_tx_send_trig),
        .I2(tx_bsy_i_2_n_0),
        .I3(tx_bsy_i_3_n_0),
        .I4(tx_bsy_i_4_n_0),
        .I5(tx_bsy_i_5_n_0),
        .O(tx_bsy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    tx_bsy_i_2
       (.I0(tx_cnt[3]),
        .I1(tx_cnt[14]),
        .I2(tx_cnt[15]),
        .O(tx_bsy_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    tx_bsy_i_3
       (.I0(tx_cnt[10]),
        .I1(tx_cnt[11]),
        .I2(uart_tx_busy),
        .I3(tx_cnt[7]),
        .O(tx_bsy_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    tx_bsy_i_4
       (.I0(tx_cnt[4]),
        .I1(tx_cnt[13]),
        .I2(tx_cnt[12]),
        .I3(tx_cnt[5]),
        .O(tx_bsy_i_4_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    tx_bsy_i_5
       (.I0(tx_cnt[8]),
        .I1(tx_cnt[9]),
        .I2(tx_cnt[1]),
        .I3(tx_cnt[0]),
        .I4(tx_cnt[2]),
        .I5(tx_cnt[6]),
        .O(tx_bsy_i_5_n_0));
  FDRE tx_bsy_reg
       (.C(clk),
        .CE(1'b1),
        .D(tx_bsy_i_1_n_0),
        .Q(uart_tx_busy),
        .R(\send_data_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tx_cnt[0]_i_1 
       (.I0(tx_cnt[0]),
        .O(tx_cnt_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[10]_i_1 
       (.I0(data0[10]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[11]_i_1 
       (.I0(data0[11]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[12]_i_1 
       (.I0(data0[12]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[13]_i_1 
       (.I0(data0[13]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[14]_i_1 
       (.I0(data0[14]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[15]_i_1 
       (.I0(data0[15]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[15]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \tx_cnt[15]_i_3 
       (.I0(tx_bsy_i_5_n_0),
        .I1(tx_cnt[12]),
        .I2(tx_cnt[5]),
        .I3(\tx_cnt[15]_i_4_n_0 ),
        .I4(tx_cnt[11]),
        .I5(tx_i_17_n_0),
        .O(\tx_cnt[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_cnt[15]_i_4 
       (.I0(tx_cnt[7]),
        .I1(tx_cnt[10]),
        .O(\tx_cnt[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[1]_i_1 
       (.I0(data0[1]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[2]_i_1 
       (.I0(data0[2]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[3]_i_1 
       (.I0(data0[3]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[4]_i_1 
       (.I0(data0[4]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[5]_i_1 
       (.I0(data0[5]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[6]_i_1 
       (.I0(data0[6]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[7]_i_1 
       (.I0(data0[7]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[8]_i_1 
       (.I0(data0[8]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_cnt[9]_i_1 
       (.I0(data0[9]),
        .I1(\tx_cnt[15]_i_3_n_0 ),
        .O(tx_cnt_0[9]));
  FDRE \tx_cnt_reg[0] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[0]),
        .Q(tx_cnt[0]),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \tx_cnt_reg[10] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[10]),
        .Q(tx_cnt[10]),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \tx_cnt_reg[11] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[11]),
        .Q(tx_cnt[11]),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \tx_cnt_reg[12] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[12]),
        .Q(tx_cnt[12]),
        .R(\send_data_r_reg[0]_0 ));
  CARRY4 \tx_cnt_reg[12]_i_2 
       (.CI(\tx_cnt_reg[8]_i_2_n_0 ),
        .CO({\tx_cnt_reg[12]_i_2_n_0 ,\tx_cnt_reg[12]_i_2_n_1 ,\tx_cnt_reg[12]_i_2_n_2 ,\tx_cnt_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(tx_cnt[12:9]));
  FDRE \tx_cnt_reg[13] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[13]),
        .Q(tx_cnt[13]),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \tx_cnt_reg[14] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[14]),
        .Q(tx_cnt[14]),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \tx_cnt_reg[15] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[15]),
        .Q(tx_cnt[15]),
        .R(\send_data_r_reg[0]_0 ));
  CARRY4 \tx_cnt_reg[15]_i_2 
       (.CI(\tx_cnt_reg[12]_i_2_n_0 ),
        .CO({\NLW_tx_cnt_reg[15]_i_2_CO_UNCONNECTED [3:2],\tx_cnt_reg[15]_i_2_n_2 ,\tx_cnt_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tx_cnt_reg[15]_i_2_O_UNCONNECTED [3],data0[15:13]}),
        .S({1'b0,tx_cnt[15:13]}));
  FDRE \tx_cnt_reg[1] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[1]),
        .Q(tx_cnt[1]),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \tx_cnt_reg[2] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[2]),
        .Q(tx_cnt[2]),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \tx_cnt_reg[3] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[3]),
        .Q(tx_cnt[3]),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \tx_cnt_reg[4] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[4]),
        .Q(tx_cnt[4]),
        .R(\send_data_r_reg[0]_0 ));
  CARRY4 \tx_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\tx_cnt_reg[4]_i_2_n_0 ,\tx_cnt_reg[4]_i_2_n_1 ,\tx_cnt_reg[4]_i_2_n_2 ,\tx_cnt_reg[4]_i_2_n_3 }),
        .CYINIT(tx_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(tx_cnt[4:1]));
  FDRE \tx_cnt_reg[5] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[5]),
        .Q(tx_cnt[5]),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \tx_cnt_reg[6] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[6]),
        .Q(tx_cnt[6]),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \tx_cnt_reg[7] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[7]),
        .Q(tx_cnt[7]),
        .R(\send_data_r_reg[0]_0 ));
  FDRE \tx_cnt_reg[8] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[8]),
        .Q(tx_cnt[8]),
        .R(\send_data_r_reg[0]_0 ));
  CARRY4 \tx_cnt_reg[8]_i_2 
       (.CI(\tx_cnt_reg[4]_i_2_n_0 ),
        .CO({\tx_cnt_reg[8]_i_2_n_0 ,\tx_cnt_reg[8]_i_2_n_1 ,\tx_cnt_reg[8]_i_2_n_2 ,\tx_cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(tx_cnt[8:5]));
  FDRE \tx_cnt_reg[9] 
       (.C(clk),
        .CE(uart_tx_busy),
        .D(tx_cnt_0[9]),
        .Q(tx_cnt[9]),
        .R(\send_data_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFB0000AA08)) 
    tx_i_1
       (.I0(tx_1),
        .I1(tx_i_3_n_0),
        .I2(tx_i_4_n_0),
        .I3(tx_cnt[0]),
        .I4(tx_i_5_n_0),
        .I5(tx),
        .O(tx_i_1_n_0));
  LUT5 #(
    .INIT(32'h8100FFFF)) 
    tx_i_10
       (.I0(tx_cnt[5]),
        .I1(tx_cnt[6]),
        .I2(tx_cnt[9]),
        .I3(tx_cnt[11]),
        .I4(tx_cnt[2]),
        .O(tx_i_10_n_0));
  LUT3 #(
    .INIT(8'hBD)) 
    tx_i_11
       (.I0(tx_cnt[5]),
        .I1(tx_cnt[9]),
        .I2(tx_cnt[7]),
        .O(tx_i_11_n_0));
  LUT5 #(
    .INIT(32'h00000700)) 
    tx_i_12
       (.I0(tx_cnt[9]),
        .I1(tx_cnt[11]),
        .I2(tx_cnt[6]),
        .I3(tx_cnt[2]),
        .I4(tx_cnt[8]),
        .O(tx_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h47)) 
    tx_i_13
       (.I0(tx_cnt[9]),
        .I1(tx_cnt[10]),
        .I2(tx_cnt[11]),
        .O(tx_i_13_n_0));
  LUT6 #(
    .INIT(64'h00000000FFBB0FFF)) 
    tx_i_14
       (.I0(tx_cnt[11]),
        .I1(tx_cnt[9]),
        .I2(tx_cnt[7]),
        .I3(tx_cnt[5]),
        .I4(tx_cnt[6]),
        .I5(tx_cnt[2]),
        .O(tx_i_14_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    tx_i_15
       (.I0(tx_cnt[6]),
        .I1(tx_cnt[2]),
        .I2(tx_cnt[1]),
        .I3(tx_cnt[5]),
        .O(tx_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tx_i_17
       (.I0(tx_cnt[15]),
        .I1(tx_cnt[14]),
        .I2(tx_cnt[3]),
        .I3(tx_cnt[4]),
        .I4(tx_cnt[13]),
        .O(tx_i_17_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFE)) 
    tx_i_18
       (.I0(tx_cnt[11]),
        .I1(tx_cnt[9]),
        .I2(tx_cnt[8]),
        .I3(tx_cnt[6]),
        .I4(tx_cnt[7]),
        .I5(tx_cnt[10]),
        .O(tx_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFDFFFBFFFFFFF)) 
    tx_i_19
       (.I0(tx_cnt[10]),
        .I1(tx_cnt[8]),
        .I2(tx_cnt[11]),
        .I3(tx_cnt[7]),
        .I4(tx_cnt[6]),
        .I5(tx_cnt[9]),
        .O(tx_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFF40FFFFFFFFFF)) 
    tx_i_2
       (.I0(tx_cnt[1]),
        .I1(data5),
        .I2(tx_cnt[6]),
        .I3(tx_i_6_n_0),
        .I4(tx_i_7_n_0),
        .I5(tx_i_8_n_0),
        .O(tx_1));
  LUT3 #(
    .INIT(8'h4F)) 
    tx_i_3
       (.I0(tx_i_9_n_0),
        .I1(tx_i_10_n_0),
        .I2(tx_cnt[1]),
        .O(tx_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFF00FB)) 
    tx_i_4
       (.I0(tx_i_11_n_0),
        .I1(tx_i_12_n_0),
        .I2(tx_i_13_n_0),
        .I3(tx_cnt[1]),
        .I4(tx_i_14_n_0),
        .O(tx_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    tx_i_5
       (.I0(tx_i_15_n_0),
        .I1(tx_reg_i_16_n_0),
        .I2(tx_cnt[0]),
        .I3(tx_i_17_n_0),
        .I4(tx_cnt[12]),
        .O(tx_i_5_n_0));
  LUT6 #(
    .INIT(64'h55DF77DFDDDFFFDF)) 
    tx_i_6
       (.I0(tx_cnt[1]),
        .I1(tx_cnt[6]),
        .I2(\send_data_r_reg_n_0_[0] ),
        .I3(tx_cnt[2]),
        .I4(data7),
        .I5(data6),
        .O(tx_i_6_n_0));
  LUT6 #(
    .INIT(64'h1000100010441000)) 
    tx_i_7
       (.I0(tx_cnt[5]),
        .I1(tx_cnt[2]),
        .I2(data1),
        .I3(tx_cnt[6]),
        .I4(data3),
        .I5(tx_cnt[1]),
        .O(tx_i_7_n_0));
  LUT6 #(
    .INIT(64'hABFF57FFABFFFFFF)) 
    tx_i_8
       (.I0(tx_cnt[6]),
        .I1(data4),
        .I2(tx_cnt[1]),
        .I3(tx_cnt[5]),
        .I4(tx_cnt[2]),
        .I5(data2),
        .O(tx_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hFEC2FFFF)) 
    tx_i_9
       (.I0(tx_cnt[11]),
        .I1(tx_cnt[9]),
        .I2(tx_cnt[10]),
        .I3(tx_cnt[7]),
        .I4(tx_cnt[8]),
        .O(tx_i_9_n_0));
  FDSE tx_reg
       (.C(clk),
        .CE(1'b1),
        .D(tx_i_1_n_0),
        .Q(tx),
        .S(\send_data_r_reg[0]_0 ));
  MUXF7 tx_reg_i_16
       (.I0(tx_i_18_n_0),
        .I1(tx_i_19_n_0),
        .O(tx_reg_i_16_n_0),
        .S(tx_cnt[2]));
endmodule

(* ORIG_REF_NAME = "uart_wrapper" *) 
module femto_bd_uart_wrapper
   (p_rdata,
    p_resp,
    interrupt,
    tx,
    p_addr,
    p_w_rb,
    p_wdata,
    rstn,
    p_acc,
    p_req,
    clk,
    rx);
  output [7:0]p_rdata;
  output p_resp;
  output interrupt;
  output tx;
  input [1:0]p_addr;
  input p_w_rb;
  input [7:0]p_wdata;
  input rstn;
  input [1:0]p_acc;
  input p_req;
  input clk;
  input rx;

  wire clk;
  wire interrupt;
  wire [1:0]p_acc;
  wire [1:0]p_addr;
  wire [7:0]p_rdata;
  wire p_req;
  wire p_resp;
  wire p_w_rb;
  wire [7:0]p_wdata;
  wire rstn;
  wire rx;
  wire tx;

  femto_bd_uart_controller uart_controller
       (.clk(clk),
        .interrupt(interrupt),
        .p_acc(p_acc),
        .p_addr(p_addr),
        .p_rdata(p_rdata),
        .p_req(p_req),
        .p_resp(p_resp),
        .p_w_rb(p_w_rb),
        .p_wdata(p_wdata),
        .rstn(rstn),
        .rx(rx),
        .tx(tx));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
