Quartus Prime Archive log --	C:/Users/jacob/Documents/Quartus/Oblig3/__LAB1_test.auto.qarlog

Archive:	C:/Users/jacob/Documents/Quartus/Oblig3/__LAB1_test.auto.qar
Date:		Sun Jun  1 15:23:25 2025
Quartus Prime		23.1std.1 Build 993 05/14/2024 SC Lite Edition

	=========== Files Selected: ===========
C:/Users/jacob/Documents/Quartus/Oblig3/db/Oblig3.qpf
C:/Users/jacob/Documents/Quartus/Oblig3/db/a_dpfifo_l011.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/db/a_fefifo_7cf.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/db/altsyncram_0uf1.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/db/altsyncram_3pb1.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/db/altsyncram_6mc1.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/db/altsyncram_ac71.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/db/altsyncram_lrb1.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/db/altsyncram_nio1.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/db/cntr_1ob.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/db/cntr_do7.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/db/decode_rsa.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/db/mux_oob.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/db/scfifo_jr21.tdf
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/my_MCU.cmp
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/my_MCU.qip
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/my_MCU.vhd
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_clk_cnt.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_condt_det.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_condt_gen.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_csr.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_fifo.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_mstfsm.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_rxshifter.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_spksupp.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_txout.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_avalon_i2c_txshifter.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_avalon_sc_fifo.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_merlin_master_agent.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_merlin_master_translator.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_merlin_slave_agent.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_merlin_slave_translator.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_reset_controller.sdc
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_reset_controller.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/altera_reset_synchronizer.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_irq_mapper.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_jtag.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_demux_001.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_cmd_mux_002.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_001.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_002.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_router_004.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_demux.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_mm_interconnect_0_rsp_mux_001.sv
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.sdc
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_sysclk.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_tck.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_debug_slave_wrapper.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_ociram_default_contents.mif
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_rf_ram_a.mif
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_rf_ram_b.mif
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_nios_cpu_test_bench.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_pio_in.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_pio_out.v
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_ram.hex
C:/Users/jacob/Documents/Quartus/Oblig3/my_MCU/synthesis/submodules/my_MCU_ram.v
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/LAB1_test.flow.rpt
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/LAB1_test.map.rpt
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/LAB1_test.map.smsg
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/LAB1_test.map.summary
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.asm.rpt
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.cdf
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.done
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.eda.rpt
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.fit.rpt
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.fit.smsg
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.fit.summary
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.flow.rpt
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.jdi
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.map.rpt
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.map.smsg
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.map.summary
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.pin
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.sld
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.sof
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.sta.rpt
C:/Users/jacob/Documents/Quartus/Oblig3/output_files/Oblig3_A1.sta.summary
LAB1_test.qsf
LAB1_test.qws
LAB1_test.restore.rpt
Oblig1_TOP.bdf
Oblig3.qws
Oblig3_A1_description.txt
Oblig3_TOP.bdf
Oblig3_tmp_archive.qarlog
__LAB1_test.auto.qarlog
assignment_defaults.qdf
heart.vhd
my_MCU.bsf
my_MCU.qsys
oblig3.sdc
	======= Total: 103 files to archive =======

	================ Status: ===============
All files archived successfully.
