TimeQuest Timing Analyzer report for Lab9RAM
Wed Apr 14 17:22:05 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'RAMClock'
 12. Slow Model Setup: '74112:inst9|8'
 13. Slow Model Hold: 'RAMClock'
 14. Slow Model Hold: '74112:inst9|8'
 15. Slow Model Minimum Pulse Width: 'RAMClock'
 16. Slow Model Minimum Pulse Width: '74112:inst9|8'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'RAMClock'
 27. Fast Model Setup: '74112:inst9|8'
 28. Fast Model Hold: 'RAMClock'
 29. Fast Model Hold: '74112:inst9|8'
 30. Fast Model Minimum Pulse Width: 'RAMClock'
 31. Fast Model Minimum Pulse Width: '74112:inst9|8'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Lab9RAM                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+---------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------+
; Clock Name    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets           ;
+---------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------+
; 74112:inst9|8 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { 74112:inst9|8 } ;
; RAMClock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RAMClock }      ;
+---------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                             ;
+------------+-----------------+---------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name    ; Note                                                 ;
+------------+-----------------+---------------+------------------------------------------------------+
; 280.58 MHz ; 195.01 MHz      ; RAMClock      ; limit due to low minimum pulse width violation (tcl) ;
; 1443.0 MHz ; 450.05 MHz      ; 74112:inst9|8 ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+---------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------+
; Slow Model Setup Summary               ;
+---------------+--------+---------------+
; Clock         ; Slack  ; End Point TNS ;
+---------------+--------+---------------+
; RAMClock      ; -2.564 ; -37.120       ;
; 74112:inst9|8 ; 0.307  ; 0.000         ;
+---------------+--------+---------------+


+----------------------------------------+
; Slow Model Hold Summary                ;
+---------------+--------+---------------+
; Clock         ; Slack  ; End Point TNS ;
+---------------+--------+---------------+
; RAMClock      ; -2.647 ; -4.606        ;
; 74112:inst9|8 ; 0.445  ; 0.000         ;
+---------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------------+--------+---------------+
; Clock         ; Slack  ; End Point TNS ;
+---------------+--------+---------------+
; RAMClock      ; -2.064 ; -122.403      ;
; 74112:inst9|8 ; -0.611 ; -4.888        ;
+---------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RAMClock'                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.076 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a1~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a2~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg3  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a3~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg4  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a4~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg5  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a5~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg6  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a6~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg7  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a7~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.022     ; 3.014      ;
; 0.738  ; 74193:inst5|23                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; 74112:inst9|8 ; RAMClock    ; 1.000        ; 1.235      ; 1.457      ;
; 1.116  ; 74193:inst5|24                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; 74112:inst9|8 ; RAMClock    ; 1.000        ; 1.292      ; 1.136      ;
; 1.143  ; 74193:inst5|25                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; 74112:inst9|8 ; RAMClock    ; 1.000        ; 1.645      ; 1.462      ;
; 1.802  ; 74193:inst5|26                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; 74112:inst9|8 ; RAMClock    ; 1.000        ; 2.280      ; 1.438      ;
; 2.899  ; 74112:inst9|8                                                                                                 ; 74112:inst9|8                                                                                                 ; 74112:inst9|8 ; RAMClock    ; 0.500        ; 2.815      ; 0.731      ;
; 3.399  ; 74112:inst9|8                                                                                                 ; 74112:inst9|8                                                                                                 ; 74112:inst9|8 ; RAMClock    ; 1.000        ; 2.815      ; 0.731      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: '74112:inst9|8'                                                                                ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; 0.307 ; 74193:inst5|23 ; 74193:inst5|23 ; 74112:inst9|8 ; 74112:inst9|8 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307 ; 74193:inst5|24 ; 74193:inst5|24 ; 74112:inst9|8 ; 74112:inst9|8 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307 ; 74193:inst5|26 ; 74193:inst5|26 ; 74112:inst9|8 ; 74112:inst9|8 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307 ; 74193:inst5|25 ; 74193:inst5|25 ; 74112:inst9|8 ; 74112:inst9|8 ; 1.000        ; 0.000      ; 0.731      ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RAMClock'                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; -2.647 ; 74112:inst9|8                                                                                                 ; 74112:inst9|8                                                                                                 ; 74112:inst9|8 ; RAMClock    ; 0.000        ; 2.815      ; 0.731      ;
; -2.147 ; 74112:inst9|8                                                                                                 ; 74112:inst9|8                                                                                                 ; 74112:inst9|8 ; RAMClock    ; -0.500       ; 2.815      ; 0.731      ;
; -1.092 ; 74193:inst5|26                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; 74112:inst9|8 ; RAMClock    ; 0.000        ; 2.280      ; 1.438      ;
; -0.433 ; 74193:inst5|25                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; 74112:inst9|8 ; RAMClock    ; 0.000        ; 1.645      ; 1.462      ;
; -0.406 ; 74193:inst5|24                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; 74112:inst9|8 ; RAMClock    ; 0.000        ; 1.292      ; 1.136      ;
; -0.028 ; 74193:inst5|23                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; 74112:inst9|8 ; RAMClock    ; 0.000        ; 1.235      ; 1.457      ;
; 2.786  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a1~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a2~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg3  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a3~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg4  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a4~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg5  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a5~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg6  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a6~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg7  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a7~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.022     ; 3.014      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.023     ; 3.501      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: '74112:inst9|8'                                                                                 ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; 0.445 ; 74193:inst5|23 ; 74193:inst5|23 ; 74112:inst9|8 ; 74112:inst9|8 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; 74193:inst5|24 ; 74193:inst5|24 ; 74112:inst9|8 ; 74112:inst9|8 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; 74193:inst5|26 ; 74193:inst5|26 ; 74112:inst9|8 ; 74112:inst9|8 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; 74193:inst5|25 ; 74193:inst5|25 ; 74112:inst9|8 ; 74112:inst9|8 ; 0.000        ; 0.000      ; 0.731      ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RAMClock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; RAMClock ; Rise       ; RAMClock                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; RAMClock ; Rise       ; 74112:inst9|8                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; RAMClock ; Rise       ; 74112:inst9|8                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMClock ; Rise       ; RAMClock|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMClock ; Rise       ; RAMClock|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMClock ; Rise       ; inst12|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMClock ; Rise       ; inst12|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMClock ; Rise       ; inst9|8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMClock ; Rise       ; inst9|8|clk                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: '74112:inst9|8'                                                           ;
+--------+--------------+----------------+------------------+---------------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+---------------+------------+------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; 74193:inst5|23   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; 74193:inst5|23   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; 74193:inst5|24   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; 74193:inst5|24   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; 74193:inst5|25   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; 74193:inst5|25   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; 74193:inst5|26   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; 74193:inst5|26   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; inst5|21|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; inst5|21|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Rise       ; inst5|21|datab   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Rise       ; inst5|21|datab   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; inst5|23|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; inst5|23|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; inst5|24|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; inst5|24|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; inst5|25|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; inst5|25|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Rise       ; inst5|26|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Rise       ; inst5|26|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; inst5|51|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; inst5|51|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Rise       ; inst5|51|datab   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Rise       ; inst5|51|datab   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; inst5|5|combout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; inst5|5|combout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Rise       ; inst5|5|datad    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Rise       ; inst5|5|datad    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Rise       ; inst9|8|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Rise       ; inst9|8|regout   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; DIn3      ; RAMClock   ; -0.189 ; -0.189 ; Fall       ; RAMClock        ;
; Din0      ; RAMClock   ; -0.668 ; -0.668 ; Fall       ; RAMClock        ;
; Din1      ; RAMClock   ; -0.683 ; -0.683 ; Fall       ; RAMClock        ;
; Din2      ; RAMClock   ; -0.685 ; -0.685 ; Fall       ; RAMClock        ;
; Din4      ; RAMClock   ; -0.204 ; -0.204 ; Fall       ; RAMClock        ;
; Din5      ; RAMClock   ; -0.031 ; -0.031 ; Fall       ; RAMClock        ;
; Din6      ; RAMClock   ; -0.238 ; -0.238 ; Fall       ; RAMClock        ;
; Din7      ; RAMClock   ; -0.120 ; -0.120 ; Fall       ; RAMClock        ;
; WREN      ; RAMClock   ; 3.786  ; 3.786  ; Fall       ; RAMClock        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; DIn3      ; RAMClock   ; 0.479  ; 0.479  ; Fall       ; RAMClock        ;
; Din0      ; RAMClock   ; 0.958  ; 0.958  ; Fall       ; RAMClock        ;
; Din1      ; RAMClock   ; 0.973  ; 0.973  ; Fall       ; RAMClock        ;
; Din2      ; RAMClock   ; 0.975  ; 0.975  ; Fall       ; RAMClock        ;
; Din4      ; RAMClock   ; 0.494  ; 0.494  ; Fall       ; RAMClock        ;
; Din5      ; RAMClock   ; 0.321  ; 0.321  ; Fall       ; RAMClock        ;
; Din6      ; RAMClock   ; 0.528  ; 0.528  ; Fall       ; RAMClock        ;
; Din7      ; RAMClock   ; 0.410  ; 0.410  ; Fall       ; RAMClock        ;
; WREN      ; RAMClock   ; -3.496 ; -3.496 ; Fall       ; RAMClock        ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+-----------+---------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port    ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+---------------+--------+--------+------------+-----------------+
; a2        ; 74112:inst9|8 ; 9.405  ; 9.405  ; Fall       ; 74112:inst9|8   ;
; b2        ; 74112:inst9|8 ; 11.303 ; 11.303 ; Fall       ; 74112:inst9|8   ;
; c2        ; 74112:inst9|8 ; 10.190 ; 10.190 ; Fall       ; 74112:inst9|8   ;
; d2        ; 74112:inst9|8 ; 11.202 ; 11.202 ; Fall       ; 74112:inst9|8   ;
; e2        ; 74112:inst9|8 ; 11.067 ; 11.067 ; Fall       ; 74112:inst9|8   ;
; f2        ; 74112:inst9|8 ; 10.730 ; 10.730 ; Fall       ; 74112:inst9|8   ;
; g2        ; 74112:inst9|8 ; 10.566 ; 10.566 ; Fall       ; 74112:inst9|8   ;
; a0        ; RAMClock      ; 11.556 ; 11.556 ; Fall       ; RAMClock        ;
; a1        ; RAMClock      ; 12.265 ; 12.265 ; Fall       ; RAMClock        ;
; b0        ; RAMClock      ; 11.587 ; 11.587 ; Fall       ; RAMClock        ;
; b1        ; RAMClock      ; 11.905 ; 11.905 ; Fall       ; RAMClock        ;
; c0        ; RAMClock      ; 11.811 ; 11.811 ; Fall       ; RAMClock        ;
; c1        ; RAMClock      ; 11.900 ; 11.900 ; Fall       ; RAMClock        ;
; d0        ; RAMClock      ; 11.916 ; 11.916 ; Fall       ; RAMClock        ;
; d1        ; RAMClock      ; 11.909 ; 11.909 ; Fall       ; RAMClock        ;
; e0        ; RAMClock      ; 11.945 ; 11.945 ; Fall       ; RAMClock        ;
; e1        ; RAMClock      ; 11.922 ; 11.922 ; Fall       ; RAMClock        ;
; f0        ; RAMClock      ; 11.950 ; 11.950 ; Fall       ; RAMClock        ;
; f1        ; RAMClock      ; 12.156 ; 12.156 ; Fall       ; RAMClock        ;
; g0        ; RAMClock      ; 11.943 ; 11.943 ; Fall       ; RAMClock        ;
; g1        ; RAMClock      ; 12.287 ; 12.287 ; Fall       ; RAMClock        ;
+-----------+---------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+-----------+---------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port    ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+---------------+--------+--------+------------+-----------------+
; a2        ; 74112:inst9|8 ; 8.477  ; 8.477  ; Fall       ; 74112:inst9|8   ;
; b2        ; 74112:inst9|8 ; 10.368 ; 10.368 ; Fall       ; 74112:inst9|8   ;
; c2        ; 74112:inst9|8 ; 9.222  ; 9.222  ; Fall       ; 74112:inst9|8   ;
; d2        ; 74112:inst9|8 ; 10.269 ; 10.269 ; Fall       ; 74112:inst9|8   ;
; e2        ; 74112:inst9|8 ; 10.135 ; 10.135 ; Fall       ; 74112:inst9|8   ;
; f2        ; 74112:inst9|8 ; 9.805  ; 9.805  ; Fall       ; 74112:inst9|8   ;
; g2        ; 74112:inst9|8 ; 9.641  ; 9.641  ; Fall       ; 74112:inst9|8   ;
; a0        ; RAMClock      ; 9.876  ; 9.876  ; Fall       ; RAMClock        ;
; a1        ; RAMClock      ; 10.301 ; 10.301 ; Fall       ; RAMClock        ;
; b0        ; RAMClock      ; 9.905  ; 9.905  ; Fall       ; RAMClock        ;
; b1        ; RAMClock      ; 9.920  ; 9.920  ; Fall       ; RAMClock        ;
; c0        ; RAMClock      ; 10.128 ; 10.128 ; Fall       ; RAMClock        ;
; c1        ; RAMClock      ; 9.918  ; 9.918  ; Fall       ; RAMClock        ;
; d0        ; RAMClock      ; 10.245 ; 10.245 ; Fall       ; RAMClock        ;
; d1        ; RAMClock      ; 9.933  ; 9.933  ; Fall       ; RAMClock        ;
; e0        ; RAMClock      ; 10.267 ; 10.267 ; Fall       ; RAMClock        ;
; e1        ; RAMClock      ; 9.941  ; 9.941  ; Fall       ; RAMClock        ;
; f0        ; RAMClock      ; 10.267 ; 10.267 ; Fall       ; RAMClock        ;
; f1        ; RAMClock      ; 10.186 ; 10.186 ; Fall       ; RAMClock        ;
; g0        ; RAMClock      ; 10.268 ; 10.268 ; Fall       ; RAMClock        ;
; g1        ; RAMClock      ; 10.300 ; 10.300 ; Fall       ; RAMClock        ;
+-----------+---------------+--------+--------+------------+-----------------+


+----------------------------------------+
; Fast Model Setup Summary               ;
+---------------+--------+---------------+
; Clock         ; Slack  ; End Point TNS ;
+---------------+--------+---------------+
; RAMClock      ; -1.460 ; -19.512       ;
; 74112:inst9|8 ; 0.665  ; 0.000         ;
+---------------+--------+---------------+


+----------------------------------------+
; Fast Model Hold Summary                ;
+---------------+--------+---------------+
; Clock         ; Slack  ; End Point TNS ;
+---------------+--------+---------------+
; RAMClock      ; -1.280 ; -2.833        ;
; 74112:inst9|8 ; 0.215  ; 0.000         ;
+---------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------------+--------+---------------+
; Clock         ; Slack  ; End Point TNS ;
+---------------+--------+---------------+
; RAMClock      ; -2.000 ; -118.222      ;
; 74112:inst9|8 ; -0.500 ; -4.000        ;
+---------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RAMClock'                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; -1.460 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a1~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a2~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg3  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a3~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg4  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a4~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg5  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a5~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg6  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a6~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg7  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a7~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 1.000        ; -0.018     ; 1.960      ;
; 1.096  ; 74193:inst5|23                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; 74112:inst9|8 ; RAMClock    ; 1.000        ; 0.709      ; 0.612      ;
; 1.201  ; 74193:inst5|25                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; 74112:inst9|8 ; RAMClock    ; 1.000        ; 0.821      ; 0.619      ;
; 1.233  ; 74193:inst5|24                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; 74112:inst9|8 ; RAMClock    ; 1.000        ; 0.719      ; 0.485      ;
; 1.467  ; 74193:inst5|26                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; 74112:inst9|8 ; RAMClock    ; 1.000        ; 1.072      ; 0.604      ;
; 1.660  ; 74112:inst9|8                                                                                                 ; 74112:inst9|8                                                                                                 ; 74112:inst9|8 ; RAMClock    ; 0.500        ; 1.354      ; 0.367      ;
; 2.160  ; 74112:inst9|8                                                                                                 ; 74112:inst9|8                                                                                                 ; 74112:inst9|8 ; RAMClock    ; 1.000        ; 1.354      ; 0.367      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: '74112:inst9|8'                                                                                ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; 0.665 ; 74193:inst5|23 ; 74193:inst5|23 ; 74112:inst9|8 ; 74112:inst9|8 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; 74193:inst5|24 ; 74193:inst5|24 ; 74112:inst9|8 ; 74112:inst9|8 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; 74193:inst5|26 ; 74193:inst5|26 ; 74112:inst9|8 ; 74112:inst9|8 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; 74193:inst5|25 ; 74193:inst5|25 ; 74112:inst9|8 ; 74112:inst9|8 ; 1.000        ; 0.000      ; 0.367      ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RAMClock'                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; -1.280 ; 74112:inst9|8                                                                                                 ; 74112:inst9|8                                                                                                 ; 74112:inst9|8 ; RAMClock    ; 0.000        ; 1.354      ; 0.367      ;
; -0.780 ; 74112:inst9|8                                                                                                 ; 74112:inst9|8                                                                                                 ; 74112:inst9|8 ; RAMClock    ; -0.500       ; 1.354      ; 0.367      ;
; -0.606 ; 74193:inst5|26                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; 74112:inst9|8 ; RAMClock    ; 0.000        ; 1.072      ; 0.604      ;
; -0.372 ; 74193:inst5|24                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; 74112:inst9|8 ; RAMClock    ; 0.000        ; 0.719      ; 0.485      ;
; -0.340 ; 74193:inst5|25                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; 74112:inst9|8 ; RAMClock    ; 0.000        ; 0.821      ; 0.619      ;
; -0.235 ; 74193:inst5|23                                                                                                ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; 74112:inst9|8 ; RAMClock    ; 0.000        ; 0.709      ; 0.612      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ; RAMClock      ; RAMClock    ; 0.000        ; -0.018     ; 1.960      ;
; 2.321  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a1~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a2~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg3  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a3~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg4  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a4~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg5  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a5~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg6  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a6~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg7  ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a7~porta_memory_reg0  ; RAMClock      ; RAMClock    ; 0.000        ; -0.017     ; 2.442      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: '74112:inst9|8'                                                                                 ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; 0.215 ; 74193:inst5|23 ; 74193:inst5|23 ; 74112:inst9|8 ; 74112:inst9|8 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; 74193:inst5|24 ; 74193:inst5|24 ; 74112:inst9|8 ; 74112:inst9|8 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; 74193:inst5|26 ; 74193:inst5|26 ; 74112:inst9|8 ; 74112:inst9|8 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; 74193:inst5|25 ; 74193:inst5|25 ; 74112:inst9|8 ; 74112:inst9|8 ; 0.000        ; 0.000      ; 0.367      ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RAMClock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMClock ; Fall       ; Lab9RAM:inst12|altsyncram:altsyncram_component|altsyncram_ajc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; RAMClock ; Rise       ; RAMClock                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; RAMClock ; Rise       ; 74112:inst9|8                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; RAMClock ; Rise       ; 74112:inst9|8                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMClock ; Rise       ; RAMClock|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMClock ; Rise       ; RAMClock|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMClock ; Rise       ; inst12|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMClock ; Rise       ; inst12|altsyncram_component|auto_generated|ram_block1a0|clk0                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMClock ; Rise       ; inst9|8|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMClock ; Rise       ; inst9|8|clk                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: '74112:inst9|8'                                                           ;
+--------+--------------+----------------+------------------+---------------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+---------------+------------+------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; 74193:inst5|23   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; 74193:inst5|23   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; 74193:inst5|24   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; 74193:inst5|24   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; 74193:inst5|25   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; 74193:inst5|25   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; 74193:inst5|26   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; 74193:inst5|26   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; inst5|21|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; inst5|21|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Rise       ; inst5|21|datab   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Rise       ; inst5|21|datab   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; inst5|23|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; inst5|23|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; inst5|24|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; inst5|24|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; inst5|25|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; inst5|25|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Rise       ; inst5|26|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Rise       ; inst5|26|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; inst5|51|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; inst5|51|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Rise       ; inst5|51|datab   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Rise       ; inst5|51|datab   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Fall       ; inst5|5|combout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Fall       ; inst5|5|combout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Rise       ; inst5|5|datad    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Rise       ; inst5|5|datad    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst9|8 ; Rise       ; inst9|8|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst9|8 ; Rise       ; inst9|8|regout   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; DIn3      ; RAMClock   ; -0.189 ; -0.189 ; Fall       ; RAMClock        ;
; Din0      ; RAMClock   ; -0.384 ; -0.384 ; Fall       ; RAMClock        ;
; Din1      ; RAMClock   ; -0.397 ; -0.397 ; Fall       ; RAMClock        ;
; Din2      ; RAMClock   ; -0.392 ; -0.392 ; Fall       ; RAMClock        ;
; Din4      ; RAMClock   ; -0.178 ; -0.178 ; Fall       ; RAMClock        ;
; Din5      ; RAMClock   ; -0.069 ; -0.069 ; Fall       ; RAMClock        ;
; Din6      ; RAMClock   ; -0.216 ; -0.216 ; Fall       ; RAMClock        ;
; Din7      ; RAMClock   ; -0.127 ; -0.127 ; Fall       ; RAMClock        ;
; WREN      ; RAMClock   ; 2.149  ; 2.149  ; Fall       ; RAMClock        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; DIn3      ; RAMClock   ; 0.328  ; 0.328  ; Fall       ; RAMClock        ;
; Din0      ; RAMClock   ; 0.523  ; 0.523  ; Fall       ; RAMClock        ;
; Din1      ; RAMClock   ; 0.536  ; 0.536  ; Fall       ; RAMClock        ;
; Din2      ; RAMClock   ; 0.531  ; 0.531  ; Fall       ; RAMClock        ;
; Din4      ; RAMClock   ; 0.317  ; 0.317  ; Fall       ; RAMClock        ;
; Din5      ; RAMClock   ; 0.208  ; 0.208  ; Fall       ; RAMClock        ;
; Din6      ; RAMClock   ; 0.355  ; 0.355  ; Fall       ; RAMClock        ;
; Din7      ; RAMClock   ; 0.266  ; 0.266  ; Fall       ; RAMClock        ;
; WREN      ; RAMClock   ; -2.010 ; -2.010 ; Fall       ; RAMClock        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-----------+---------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+---------------+-------+-------+------------+-----------------+
; a2        ; 74112:inst9|8 ; 4.166 ; 4.166 ; Fall       ; 74112:inst9|8   ;
; b2        ; 74112:inst9|8 ; 5.030 ; 5.030 ; Fall       ; 74112:inst9|8   ;
; c2        ; 74112:inst9|8 ; 4.598 ; 4.598 ; Fall       ; 74112:inst9|8   ;
; d2        ; 74112:inst9|8 ; 4.837 ; 4.837 ; Fall       ; 74112:inst9|8   ;
; e2        ; 74112:inst9|8 ; 4.755 ; 4.755 ; Fall       ; 74112:inst9|8   ;
; f2        ; 74112:inst9|8 ; 4.749 ; 4.749 ; Fall       ; 74112:inst9|8   ;
; g2        ; 74112:inst9|8 ; 4.723 ; 4.723 ; Fall       ; 74112:inst9|8   ;
; a0        ; RAMClock      ; 5.129 ; 5.129 ; Fall       ; RAMClock        ;
; a1        ; RAMClock      ; 5.443 ; 5.443 ; Fall       ; RAMClock        ;
; b0        ; RAMClock      ; 5.152 ; 5.152 ; Fall       ; RAMClock        ;
; b1        ; RAMClock      ; 5.284 ; 5.284 ; Fall       ; RAMClock        ;
; c0        ; RAMClock      ; 5.229 ; 5.229 ; Fall       ; RAMClock        ;
; c1        ; RAMClock      ; 5.287 ; 5.287 ; Fall       ; RAMClock        ;
; d0        ; RAMClock      ; 5.273 ; 5.273 ; Fall       ; RAMClock        ;
; d1        ; RAMClock      ; 5.288 ; 5.288 ; Fall       ; RAMClock        ;
; e0        ; RAMClock      ; 5.302 ; 5.302 ; Fall       ; RAMClock        ;
; e1        ; RAMClock      ; 5.301 ; 5.301 ; Fall       ; RAMClock        ;
; f0        ; RAMClock      ; 5.300 ; 5.300 ; Fall       ; RAMClock        ;
; f1        ; RAMClock      ; 5.392 ; 5.392 ; Fall       ; RAMClock        ;
; g0        ; RAMClock      ; 5.297 ; 5.297 ; Fall       ; RAMClock        ;
; g1        ; RAMClock      ; 5.451 ; 5.451 ; Fall       ; RAMClock        ;
+-----------+---------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+-----------+---------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+---------------+-------+-------+------------+-----------------+
; a2        ; 74112:inst9|8 ; 3.823 ; 3.823 ; Fall       ; 74112:inst9|8   ;
; b2        ; 74112:inst9|8 ; 4.669 ; 4.669 ; Fall       ; 74112:inst9|8   ;
; c2        ; 74112:inst9|8 ; 4.234 ; 4.234 ; Fall       ; 74112:inst9|8   ;
; d2        ; 74112:inst9|8 ; 4.479 ; 4.479 ; Fall       ; 74112:inst9|8   ;
; e2        ; 74112:inst9|8 ; 4.404 ; 4.404 ; Fall       ; 74112:inst9|8   ;
; f2        ; 74112:inst9|8 ; 4.403 ; 4.403 ; Fall       ; 74112:inst9|8   ;
; g2        ; 74112:inst9|8 ; 4.373 ; 4.373 ; Fall       ; 74112:inst9|8   ;
; a0        ; RAMClock      ; 4.567 ; 4.567 ; Fall       ; RAMClock        ;
; a1        ; RAMClock      ; 4.809 ; 4.809 ; Fall       ; RAMClock        ;
; b0        ; RAMClock      ; 4.596 ; 4.596 ; Fall       ; RAMClock        ;
; b1        ; RAMClock      ; 4.642 ; 4.642 ; Fall       ; RAMClock        ;
; c0        ; RAMClock      ; 4.672 ; 4.672 ; Fall       ; RAMClock        ;
; c1        ; RAMClock      ; 4.637 ; 4.637 ; Fall       ; RAMClock        ;
; d0        ; RAMClock      ; 4.722 ; 4.722 ; Fall       ; RAMClock        ;
; d1        ; RAMClock      ; 4.657 ; 4.657 ; Fall       ; RAMClock        ;
; e0        ; RAMClock      ; 4.744 ; 4.744 ; Fall       ; RAMClock        ;
; e1        ; RAMClock      ; 4.663 ; 4.663 ; Fall       ; RAMClock        ;
; f0        ; RAMClock      ; 4.744 ; 4.744 ; Fall       ; RAMClock        ;
; f1        ; RAMClock      ; 4.760 ; 4.760 ; Fall       ; RAMClock        ;
; g0        ; RAMClock      ; 4.746 ; 4.746 ; Fall       ; RAMClock        ;
; g1        ; RAMClock      ; 4.805 ; 4.805 ; Fall       ; RAMClock        ;
+-----------+---------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -2.564  ; -2.647 ; N/A      ; N/A     ; -2.064              ;
;  74112:inst9|8   ; 0.307   ; 0.215  ; N/A      ; N/A     ; -0.611              ;
;  RAMClock        ; -2.564  ; -2.647 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -37.12  ; -4.606 ; 0.0      ; 0.0     ; -127.291            ;
;  74112:inst9|8   ; 0.000   ; 0.000  ; N/A      ; N/A     ; -4.888              ;
;  RAMClock        ; -37.120 ; -4.606 ; N/A      ; N/A     ; -122.403            ;
+------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; DIn3      ; RAMClock   ; -0.189 ; -0.189 ; Fall       ; RAMClock        ;
; Din0      ; RAMClock   ; -0.384 ; -0.384 ; Fall       ; RAMClock        ;
; Din1      ; RAMClock   ; -0.397 ; -0.397 ; Fall       ; RAMClock        ;
; Din2      ; RAMClock   ; -0.392 ; -0.392 ; Fall       ; RAMClock        ;
; Din4      ; RAMClock   ; -0.178 ; -0.178 ; Fall       ; RAMClock        ;
; Din5      ; RAMClock   ; -0.031 ; -0.031 ; Fall       ; RAMClock        ;
; Din6      ; RAMClock   ; -0.216 ; -0.216 ; Fall       ; RAMClock        ;
; Din7      ; RAMClock   ; -0.120 ; -0.120 ; Fall       ; RAMClock        ;
; WREN      ; RAMClock   ; 3.786  ; 3.786  ; Fall       ; RAMClock        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; DIn3      ; RAMClock   ; 0.479  ; 0.479  ; Fall       ; RAMClock        ;
; Din0      ; RAMClock   ; 0.958  ; 0.958  ; Fall       ; RAMClock        ;
; Din1      ; RAMClock   ; 0.973  ; 0.973  ; Fall       ; RAMClock        ;
; Din2      ; RAMClock   ; 0.975  ; 0.975  ; Fall       ; RAMClock        ;
; Din4      ; RAMClock   ; 0.494  ; 0.494  ; Fall       ; RAMClock        ;
; Din5      ; RAMClock   ; 0.321  ; 0.321  ; Fall       ; RAMClock        ;
; Din6      ; RAMClock   ; 0.528  ; 0.528  ; Fall       ; RAMClock        ;
; Din7      ; RAMClock   ; 0.410  ; 0.410  ; Fall       ; RAMClock        ;
; WREN      ; RAMClock   ; -2.010 ; -2.010 ; Fall       ; RAMClock        ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+-----------+---------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port    ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+---------------+--------+--------+------------+-----------------+
; a2        ; 74112:inst9|8 ; 9.405  ; 9.405  ; Fall       ; 74112:inst9|8   ;
; b2        ; 74112:inst9|8 ; 11.303 ; 11.303 ; Fall       ; 74112:inst9|8   ;
; c2        ; 74112:inst9|8 ; 10.190 ; 10.190 ; Fall       ; 74112:inst9|8   ;
; d2        ; 74112:inst9|8 ; 11.202 ; 11.202 ; Fall       ; 74112:inst9|8   ;
; e2        ; 74112:inst9|8 ; 11.067 ; 11.067 ; Fall       ; 74112:inst9|8   ;
; f2        ; 74112:inst9|8 ; 10.730 ; 10.730 ; Fall       ; 74112:inst9|8   ;
; g2        ; 74112:inst9|8 ; 10.566 ; 10.566 ; Fall       ; 74112:inst9|8   ;
; a0        ; RAMClock      ; 11.556 ; 11.556 ; Fall       ; RAMClock        ;
; a1        ; RAMClock      ; 12.265 ; 12.265 ; Fall       ; RAMClock        ;
; b0        ; RAMClock      ; 11.587 ; 11.587 ; Fall       ; RAMClock        ;
; b1        ; RAMClock      ; 11.905 ; 11.905 ; Fall       ; RAMClock        ;
; c0        ; RAMClock      ; 11.811 ; 11.811 ; Fall       ; RAMClock        ;
; c1        ; RAMClock      ; 11.900 ; 11.900 ; Fall       ; RAMClock        ;
; d0        ; RAMClock      ; 11.916 ; 11.916 ; Fall       ; RAMClock        ;
; d1        ; RAMClock      ; 11.909 ; 11.909 ; Fall       ; RAMClock        ;
; e0        ; RAMClock      ; 11.945 ; 11.945 ; Fall       ; RAMClock        ;
; e1        ; RAMClock      ; 11.922 ; 11.922 ; Fall       ; RAMClock        ;
; f0        ; RAMClock      ; 11.950 ; 11.950 ; Fall       ; RAMClock        ;
; f1        ; RAMClock      ; 12.156 ; 12.156 ; Fall       ; RAMClock        ;
; g0        ; RAMClock      ; 11.943 ; 11.943 ; Fall       ; RAMClock        ;
; g1        ; RAMClock      ; 12.287 ; 12.287 ; Fall       ; RAMClock        ;
+-----------+---------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+-----------+---------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+---------------+-------+-------+------------+-----------------+
; a2        ; 74112:inst9|8 ; 3.823 ; 3.823 ; Fall       ; 74112:inst9|8   ;
; b2        ; 74112:inst9|8 ; 4.669 ; 4.669 ; Fall       ; 74112:inst9|8   ;
; c2        ; 74112:inst9|8 ; 4.234 ; 4.234 ; Fall       ; 74112:inst9|8   ;
; d2        ; 74112:inst9|8 ; 4.479 ; 4.479 ; Fall       ; 74112:inst9|8   ;
; e2        ; 74112:inst9|8 ; 4.404 ; 4.404 ; Fall       ; 74112:inst9|8   ;
; f2        ; 74112:inst9|8 ; 4.403 ; 4.403 ; Fall       ; 74112:inst9|8   ;
; g2        ; 74112:inst9|8 ; 4.373 ; 4.373 ; Fall       ; 74112:inst9|8   ;
; a0        ; RAMClock      ; 4.567 ; 4.567 ; Fall       ; RAMClock        ;
; a1        ; RAMClock      ; 4.809 ; 4.809 ; Fall       ; RAMClock        ;
; b0        ; RAMClock      ; 4.596 ; 4.596 ; Fall       ; RAMClock        ;
; b1        ; RAMClock      ; 4.642 ; 4.642 ; Fall       ; RAMClock        ;
; c0        ; RAMClock      ; 4.672 ; 4.672 ; Fall       ; RAMClock        ;
; c1        ; RAMClock      ; 4.637 ; 4.637 ; Fall       ; RAMClock        ;
; d0        ; RAMClock      ; 4.722 ; 4.722 ; Fall       ; RAMClock        ;
; d1        ; RAMClock      ; 4.657 ; 4.657 ; Fall       ; RAMClock        ;
; e0        ; RAMClock      ; 4.744 ; 4.744 ; Fall       ; RAMClock        ;
; e1        ; RAMClock      ; 4.663 ; 4.663 ; Fall       ; RAMClock        ;
; f0        ; RAMClock      ; 4.744 ; 4.744 ; Fall       ; RAMClock        ;
; f1        ; RAMClock      ; 4.760 ; 4.760 ; Fall       ; RAMClock        ;
; g0        ; RAMClock      ; 4.746 ; 4.746 ; Fall       ; RAMClock        ;
; g1        ; RAMClock      ; 4.805 ; 4.805 ; Fall       ; RAMClock        ;
+-----------+---------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Setup Transfers                                                           ;
+---------------+---------------+----------+----------+----------+----------+
; From Clock    ; To Clock      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------+---------------+----------+----------+----------+----------+
; 74112:inst9|8 ; 74112:inst9|8 ; 0        ; 0        ; 0        ; 4        ;
; 74112:inst9|8 ; RAMClock      ; 1        ; 1        ; 0        ; 4        ;
; RAMClock      ; RAMClock      ; 0        ; 0        ; 0        ; 48       ;
+---------------+---------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------+
; Hold Transfers                                                            ;
+---------------+---------------+----------+----------+----------+----------+
; From Clock    ; To Clock      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------+---------------+----------+----------+----------+----------+
; 74112:inst9|8 ; 74112:inst9|8 ; 0        ; 0        ; 0        ; 4        ;
; 74112:inst9|8 ; RAMClock      ; 1        ; 1        ; 0        ; 4        ;
; RAMClock      ; RAMClock      ; 0        ; 0        ; 0        ; 48       ;
+---------------+---------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 84    ; 84   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 14 17:22:04 2021
Info: Command: quartus_sta Lab9RAM -c Lab9RAM
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab9RAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name RAMClock RAMClock
    Info (332105): create_clock -period 1.000 -name 74112:inst9|8 74112:inst9|8
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.564       -37.120 RAMClock 
    Info (332119):     0.307         0.000 74112:inst9|8 
Info (332146): Worst-case hold slack is -2.647
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.647        -4.606 RAMClock 
    Info (332119):     0.445         0.000 74112:inst9|8 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -122.403 RAMClock 
    Info (332119):    -0.611        -4.888 74112:inst9|8 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -19.512 RAMClock 
    Info (332119):     0.665         0.000 74112:inst9|8 
Info (332146): Worst-case hold slack is -1.280
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.280        -2.833 RAMClock 
    Info (332119):     0.215         0.000 74112:inst9|8 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -118.222 RAMClock 
    Info (332119):    -0.500        -4.000 74112:inst9|8 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4535 megabytes
    Info: Processing ended: Wed Apr 14 17:22:04 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


