

================================================================
== Vitis HLS Report for 'histogram_dependence'
================================================================
* Date:           Mon Aug 16 06:51:44 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        false_RAW_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   13|   13|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |       10|       10|         4|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     47|    -|
|Register         |        -|    -|     124|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     124|    152|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_81_p2                  |         +|   0|  0|  13|           4|           1|
    |hist_d0                            |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_87_p2                 |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  73|          47|          14|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |i_reg_70                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  47|         10|    7|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |hist_addr_reg_123                |   8|   0|    8|          0|
    |hist_addr_reg_123_pp0_iter2_reg  |   8|   0|    8|          0|
    |hist_load_reg_129                |  32|   0|   32|          0|
    |i_reg_70                         |   4|   0|    4|          0|
    |icmp_ln15_reg_114                |   1|   0|    1|          0|
    |icmp_ln15_reg_114                |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 124|  32|   61|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------+-----+-----+------------+----------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  histogram_dependence|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  histogram_dependence|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  histogram_dependence|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  histogram_dependence|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  histogram_dependence|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  histogram_dependence|  return value|
|in_r_address0  |  out|    3|   ap_memory|                  in_r|         array|
|in_r_ce0       |  out|    1|   ap_memory|                  in_r|         array|
|in_r_q0        |   in|   32|   ap_memory|                  in_r|         array|
|hist_address0  |  out|    8|   ap_memory|                  hist|         array|
|hist_ce0       |  out|    1|   ap_memory|                  hist|         array|
|hist_we0       |  out|    1|   ap_memory|                  hist|         array|
|hist_d0        |  out|   32|   ap_memory|                  hist|         array|
|hist_address1  |  out|    8|   ap_memory|                  hist|         array|
|hist_ce1       |  out|    1|   ap_memory|                  hist|         array|
|hist_q1        |   in|   32|   ap_memory|                  hist|         array|
+---------------+-----+-----+------------+----------------------+--------------+

