{
  "Top": "lz4CompressEngineRun",
  "RtlTop": "lz4CompressEngineRun",
  "RtlPrefix": "",
  "RtlSubPrefix": "lz4CompressEngineRun_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inStream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "inStream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "lz4Out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "lz4Out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "lz4Out_eos": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "lz4Out_eos",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "lz4OutSize": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<unsigned int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "lz4OutSize",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "max_lit_limit": {
      "index": "4",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "max_lit_limit",
          "name": "max_lit_limit",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "max_lit_limit_ap_vld",
          "name": "max_lit_limit_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "input_size": {
      "index": "5",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "input_size",
          "name": "input_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "core_idx": {
      "index": "6",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "core_idx",
          "name": "core_idx",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -argv {\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/tests\/lz4_compress\/sample.txt \/home\/yxh\/fpga-amd2025\/data_compression\/L1\/tests\/lz4_compress\/sample.txt.encoded}",
      "config_cosim -disable_dependency_check=1",
      "config_csim -argv {\/home\/yxh\/fpga-amd2025\/data_compression\/L1\/tests\/lz4_compress\/sample.txt \/home\/yxh\/fpga-amd2025\/data_compression\/L1\/tests\/lz4_compress\/sample.txt.encoded}",
      "config_compile -pragma_strict_mode=1",
      "config_export -flow=none",
      "config_export -rtl=verilog",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lz4CompressEngineRun"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "15",
    "Uncertainty": "1.5",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 15.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lz4CompressEngineRun",
    "Version": "1.0",
    "DisplayName": "Lz4compressenginerun",
    "Revision": "2114323922",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lz4CompressEngineRun_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/lz4_compress_test.cpp"],
    "TestBench": ["..\/..\/lz4_compress_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w8_d4096_A.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w32_d8_S.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w64_d32_S.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4Compress_4096_1_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4CompressPart1_4096_1_Pipeline_lz4_divide.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4CompressPart1_4096_1_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4CompressPart2.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBestMatchFilter_6_65536_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster_local_mem_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBooster_255_16384_64_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_dict_RAM_T2P_BRAM_1bkb.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_sparsemux_13_3_32_1_1.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_start_for_lz4Compress_4096_1_U0.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_start_for_lz4CompressPart2_U0.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0.vhd",
      "impl\/vhdl\/lz4CompressEngineRun.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lz4CompressEngineRun_fifo_w8_d4096_A.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w32_d2_S.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w32_d2_S_x.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w32_d8_S.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w64_d32_S.v",
      "impl\/verilog\/lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/lz4CompressEngineRun_hls_deadlock_detection_unit.v",
      "impl\/verilog\/lz4CompressEngineRun_hls_deadlock_detector.vh",
      "impl\/verilog\/lz4CompressEngineRun_hls_deadlock_report_unit.vh",
      "impl\/verilog\/lz4CompressEngineRun_lz4Compress_4096_1_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4CompressPart1_4096_1_Pipeline_lz4_divide.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4CompressPart1_4096_1_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4CompressPart2.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBestMatchFilter_6_65536_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster_local_mem_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBooster_255_16384_64_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_dict_RAM_T2P_BRAM_1bkb.dat",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_dict_RAM_T2P_BRAM_1bkb.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_s.v",
      "impl\/verilog\/lz4CompressEngineRun_sparsemux_13_3_32_1_1.v",
      "impl\/verilog\/lz4CompressEngineRun_start_for_lz4Compress_4096_1_U0.v",
      "impl\/verilog\/lz4CompressEngineRun_start_for_lz4CompressPart2_U0.v",
      "impl\/verilog\/lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0.v",
      "impl\/verilog\/lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0.v",
      "impl\/verilog\/lz4CompressEngineRun.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lz4CompressEngineRun.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "inStream": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "8",
      "portPrefix": "inStream_",
      "portMap": {
        "inStream_dout": "RD_DATA",
        "inStream_empty_n": "EMPTY_N",
        "inStream_read": "RD_EN"
      },
      "ports": [
        "inStream_dout",
        "inStream_empty_n",
        "inStream_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "inStream"
        }]
    },
    "lz4Out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "8",
      "portPrefix": "lz4Out_",
      "portMap": {
        "lz4Out_din": "WR_DATA",
        "lz4Out_full_n": "FULL_N",
        "lz4Out_write": "WR_EN"
      },
      "ports": [
        "lz4Out_din",
        "lz4Out_full_n",
        "lz4Out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "lz4Out"
        }]
    },
    "lz4Out_eos": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "1",
      "portPrefix": "lz4Out_eos_",
      "portMap": {
        "lz4Out_eos_din": "WR_DATA",
        "lz4Out_eos_full_n": "FULL_N",
        "lz4Out_eos_write": "WR_EN"
      },
      "ports": [
        "lz4Out_eos_din",
        "lz4Out_eos_full_n",
        "lz4Out_eos_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "lz4Out_eos"
        }]
    },
    "lz4OutSize": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "lz4OutSize_",
      "portMap": {
        "lz4OutSize_din": "WR_DATA",
        "lz4OutSize_full_n": "FULL_N",
        "lz4OutSize_write": "WR_EN"
      },
      "ports": [
        "lz4OutSize_din",
        "lz4OutSize_full_n",
        "lz4OutSize_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "lz4OutSize"
        }]
    },
    "max_lit_limit": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"max_lit_limit": "DATA"},
      "ports": ["max_lit_limit"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "max_lit_limit"
        }]
    },
    "input_size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_size": "DATA"},
      "ports": ["input_size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input_size"
        }]
    },
    "core_idx": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"core_idx": "DATA"},
      "ports": ["core_idx"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "core_idx"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "inStream_dout": {
      "dir": "in",
      "width": "8"
    },
    "inStream_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "inStream_read": {
      "dir": "out",
      "width": "1"
    },
    "lz4Out_din": {
      "dir": "out",
      "width": "8"
    },
    "lz4Out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "lz4Out_write": {
      "dir": "out",
      "width": "1"
    },
    "lz4Out_eos_din": {
      "dir": "out",
      "width": "1"
    },
    "lz4Out_eos_full_n": {
      "dir": "in",
      "width": "1"
    },
    "lz4Out_eos_write": {
      "dir": "out",
      "width": "1"
    },
    "lz4OutSize_din": {
      "dir": "out",
      "width": "32"
    },
    "lz4OutSize_full_n": {
      "dir": "in",
      "width": "1"
    },
    "lz4OutSize_write": {
      "dir": "out",
      "width": "1"
    },
    "max_lit_limit": {
      "dir": "out",
      "width": "32"
    },
    "max_lit_limit_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "input_size": {
      "dir": "in",
      "width": "32"
    },
    "core_idx": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lz4CompressEngineRun",
      "BindInstances": "compressdStream_U input_size_c2_U bestMatchStream_U input_size_c1_U boosterStream_U input_size_c_U",
      "Instances": [
        {
          "ModuleName": "lzCompress_6_4_65536_6_1_4096_64_s",
          "InstanceName": "lzCompress_6_4_65536_6_1_4096_64_U0",
          "BindInstances": "icmp_ln63_fu_134_p2 boundary_fu_144_p2",
          "Instances": [
            {
              "ModuleName": "lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2",
              "InstanceName": "grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2_fu_105",
              "BindInstances": "icmp_ln88_fu_474_p2 currIdx_fu_572_p2 xor_ln105_fu_510_p2 xor_ln105_1_fu_520_p2 hash_fu_530_p2 sub_ln115_fu_581_p2 compareIdx_fu_616_p2 icmp_ln142_fu_626_p2 icmp_ln142_1_fu_641_p2 icmp_ln142_2_fu_656_p2 icmp_ln142_3_fu_671_p2 icmp_ln142_4_fu_686_p2 icmp_ln142_5_fu_701_p2 mm_fu_723_p2 add_ln147_fu_729_p2 lowbit_fu_735_p2 select_ln152_fu_775_p3 select_ln152_1_fu_791_p3 len_fu_799_p2 icmp_ln154_fu_805_p2 len_1_fu_811_p3 icmp_ln156_fu_827_p2 sub_ln156_fu_837_p2 icmp_ln156_1_fu_853_p2 and_ln156_fu_859_p2 and_ln156_1_fu_865_p2 add_ln157_fu_871_p2 icmp_ln157_fu_877_p2 select_ln156_fu_883_p3 len_18_fu_891_p3 compareIdx_1_fu_909_p2 icmp_ln142_6_fu_925_p2 icmp_ln142_7_fu_940_p2 icmp_ln142_8_fu_955_p2 icmp_ln142_9_fu_970_p2 icmp_ln142_10_fu_985_p2 icmp_ln142_11_fu_1000_p2 mm_1_fu_1022_p2 add_ln147_1_fu_1028_p2 lowbit_1_fu_1034_p2 select_ln152_2_fu_1074_p3 select_ln152_3_fu_1090_p3 len_3_fu_1098_p2 icmp_ln154_1_fu_1104_p2 len_4_fu_1110_p3 icmp_ln156_2_fu_1126_p2 sub_ln156_1_fu_1136_p2 icmp_ln156_3_fu_1152_p2 and_ln156_2_fu_1158_p2 and_ln156_3_fu_1164_p2 add_ln157_1_fu_1170_p2 icmp_ln157_1_fu_1176_p2 select_ln156_1_fu_1182_p3 len_19_fu_1190_p3 compareIdx_2_fu_1208_p2 icmp_ln142_12_fu_1224_p2 icmp_ln142_13_fu_1239_p2 icmp_ln142_14_fu_1254_p2 icmp_ln142_15_fu_1269_p2 icmp_ln142_16_fu_1284_p2 icmp_ln142_17_fu_1299_p2 mm_2_fu_2037_p2 add_ln147_2_fu_2043_p2 lowbit_2_fu_2049_p2 select_ln152_4_fu_2089_p3 select_ln152_5_fu_2105_p3 len_6_fu_2113_p2 icmp_ln154_2_fu_2119_p2 len_7_fu_2125_p3 icmp_ln156_4_fu_1305_p2 sub_ln156_2_fu_2144_p2 icmp_ln156_5_fu_2159_p2 and_ln156_4_fu_2165_p2 and_ln156_5_fu_2170_p2 add_ln157_2_fu_2176_p2 icmp_ln157_2_fu_2182_p2 select_ln156_2_fu_2188_p3 len_20_fu_2196_p3 compareIdx_3_fu_1321_p2 icmp_ln142_18_fu_1337_p2 icmp_ln142_19_fu_1352_p2 icmp_ln142_20_fu_1367_p2 icmp_ln142_21_fu_1382_p2 icmp_ln142_22_fu_1397_p2 icmp_ln142_23_fu_1412_p2 mm_3_fu_2214_p2 add_ln147_3_fu_2220_p2 lowbit_3_fu_2226_p2 select_ln152_6_fu_2266_p3 select_ln152_7_fu_2282_p3 len_9_fu_2290_p2 icmp_ln154_3_fu_2296_p2 len_10_fu_2302_p3 icmp_ln156_6_fu_1418_p2 sub_ln156_3_fu_2321_p2 icmp_ln156_7_fu_2336_p2 and_ln156_6_fu_2342_p2 and_ln156_7_fu_2347_p2 add_ln157_3_fu_2353_p2 icmp_ln157_3_fu_2359_p2 select_ln156_3_fu_2365_p3 len_21_fu_2373_p3 compareIdx_4_fu_1434_p2 icmp_ln142_24_fu_1450_p2 icmp_ln142_25_fu_1465_p2 icmp_ln142_26_fu_1480_p2 icmp_ln142_27_fu_1495_p2 icmp_ln142_28_fu_1510_p2 icmp_ln142_29_fu_1525_p2 mm_4_fu_1547_p2 add_ln147_4_fu_1553_p2 lowbit_4_fu_1559_p2 select_ln152_8_fu_1599_p3 select_ln152_9_fu_1615_p3 len_12_fu_1623_p2 icmp_ln154_4_fu_1629_p2 len_13_fu_1635_p3 icmp_ln156_8_fu_1651_p2 sub_ln156_4_fu_1661_p2 icmp_ln156_9_fu_1677_p2 and_ln156_8_fu_1683_p2 and_ln156_9_fu_1689_p2 add_ln157_4_fu_1695_p2 icmp_ln157_4_fu_1701_p2 select_ln156_4_fu_1707_p3 len_22_fu_1715_p3 compareIdx_5_fu_1733_p2 icmp_ln142_30_fu_1749_p2 icmp_ln142_31_fu_1764_p2 icmp_ln142_32_fu_1779_p2 icmp_ln142_33_fu_1794_p2 icmp_ln142_34_fu_1809_p2 icmp_ln142_35_fu_1824_p2 mm_5_fu_1846_p2 add_ln147_5_fu_1852_p2 lowbit_5_fu_1858_p2 select_ln152_10_fu_1898_p3 select_ln152_11_fu_1914_p3 len_15_fu_1922_p2 icmp_ln154_5_fu_1928_p2 len_16_fu_1934_p3 icmp_ln156_10_fu_1950_p2 sub_ln156_5_fu_1960_p2 icmp_ln156_11_fu_1976_p2 and_ln156_10_fu_1982_p2 and_ln156_11_fu_1988_p2 add_ln157_5_fu_1994_p2 icmp_ln157_5_fu_2000_p2 select_ln156_5_fu_2006_p3 len_17_fu_2014_p3 icmp_ln172_fu_2381_p2 icmp_ln172_1_fu_2386_p2 match_len_1_fu_2390_p3 icmp_ln172_2_fu_2396_p2 match_len_3_fu_2402_p3 icmp_ln172_3_fu_2410_p2 match_len_4_fu_2416_p3 icmp_ln172_4_fu_2474_p2 match_len_6_fu_2478_p3 icmp_ln172_5_fu_2484_p2 match_len_7_fu_2489_p3 or_ln172_fu_2500_p2 or_ln172_1_fu_2506_p2 select_ln172_1_fu_2430_p3 add_ln172_fu_2438_p2 or_ln172_2_fu_2444_p2 select_ln172_2_fu_2516_p3 select_ln172_3_fu_2458_p3 select_ln172_4_fu_2524_p3 add_ln172_1_fu_2531_p2 or_ln172_3_fu_2537_p2 select_ln172_5_fu_2466_p3 select_ln172_6_fu_2543_p3 i_3_fu_541_p2 dict_U"
            },
            {
              "ModuleName": "lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes",
              "InstanceName": "grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_126",
              "BindInstances": "l_3_fu_81_p2"
            }
          ]
        },
        {
          "ModuleName": "lzBestMatchFilter_6_65536_s",
          "InstanceName": "lzBestMatchFilter_6_65536_U0",
          "BindInstances": "icmp_ln315_fu_156_p2 icmp_ln355_fu_216_p2 add_ln355_fu_222_p2 sparsemux_13_3_32_1_1_U36",
          "Instances": [{
              "ModuleName": "lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter",
              "InstanceName": "grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135",
              "BindInstances": "icmp_ln327_fu_251_p2 icmp_ln343_fu_311_p2 best_match_fu_317_p2 add_ln343_fu_331_p2 icmp_ln343_1_fu_341_p2 xor_ln343_fu_347_p2 add_ln343_1_fu_361_p2 icmp_ln343_2_fu_371_p2 xor_ln343_1_fu_377_p2 add_ln343_2_fu_391_p2 icmp_ln343_3_fu_401_p2 xor_ln343_2_fu_407_p2 add_ln343_3_fu_421_p2 icmp_ln343_4_fu_431_p2 xor_ln343_3_fu_437_p2 add_ln343_4_fu_451_p2 icmp_ln343_5_fu_461_p2 xor_ln343_4_fu_467_p2 and_ln343_fu_473_p2 and_ln343_1_fu_479_p2 and_ln343_2_fu_485_p2 and_ln343_3_fu_491_p2 best_match_1_fu_497_p2 bestMatchStream_din i_8_fu_257_p2"
            }]
        },
        {
          "ModuleName": "lzBooster_255_16384_64_s",
          "InstanceName": "lzBooster_255_16384_64_U0",
          "BindInstances": "icmp_ln559_fu_116_p2 sub_fu_127_p2 icmp_ln617_fu_154_p2 i_6_fu_160_p2",
          "Instances": [{
              "ModuleName": "lzBooster_255_16384_64_Pipeline_lz_booster",
              "InstanceName": "grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_106",
              "BindInstances": "local_mem_U icmp_ln572_fu_244_p2 i_5_fu_250_p2 boostFlag_fu_295_p2 icmp_ln588_fu_319_p2 skip_len_5_fu_325_p2 icmp_ln590_fu_347_p2 icmp_ln590_1_fu_353_p2 and_ln590_fu_358_p2 and_ln590_1_fu_364_p2 match_loc_5_fu_373_p2 outFlag_fu_382_p2 icmp_ln600_fu_387_p2 skip_len_6_fu_397_p2 skip_len_7_fu_402_p3 match_len_10_fu_489_p2 match_loc_4_fu_495_p2"
            }]
        },
        {
          "ModuleName": "lz4Compress_4096_1_s",
          "InstanceName": "lz4Compress_4096_1_U0",
          "BindInstances": "lit_outStream_U lenOffset_Stream_U input_size_c_U",
          "Instances": [
            {
              "ModuleName": "lz4CompressPart1_4096_1_s",
              "InstanceName": "lz4CompressPart1_4096_1_U0",
              "BindInstances": "icmp_ln51_fu_153_p2 sub_fu_159_p2",
              "Instances": [{
                  "ModuleName": "lz4CompressPart1_4096_1_Pipeline_lz4_divide",
                  "InstanceName": "grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_138",
                  "BindInstances": "icmp_ln59_fu_174_p2 icmp_ln62_fu_179_p2 icmp_ln68_fu_219_p2 icmp_ln83_fu_225_p2 lit_count_3_fu_236_p2 match_len_fu_275_p2 select_ln83_fu_252_p3 i_10_fu_264_p2"
                }]
            },
            {
              "ModuleName": "lz4CompressPart2",
              "InstanceName": "lz4CompressPart2_U0",
              "Instances": [{
                  "ModuleName": "lz4CompressPart2_Pipeline_lz4_compress",
                  "InstanceName": "grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91",
                  "BindInstances": "icmp_ln129_fu_321_p2 xor_ln129_fu_326_p2 or_ln129_fu_332_p2 match_len_ge_255_fu_361_p2 outValue_13_fu_371_p3 match_length_11_fu_379_p2 match_length_12_fu_385_p3 select_ln238_1_fu_393_p3 readOffsetFlag_3_fu_401_p2 select_ln232_fu_426_p3 readOffsetFlag_2_fu_434_p2 write_lit_length_4_fu_455_p2 icmp_ln218_fu_461_p2 select_ln219_fu_467_p3 next_state_2_fu_475_p3 readOffsetFlag_1_fu_487_p2 lit_len_ge_255_fu_507_p2 outValue_9_fu_517_p3 lit_length_4_fu_525_p2 lit_length_5_fu_531_p3 select_ln116_fu_539_p3 add_ln154_1_fu_575_p2 icmp_ln157_fu_597_p2 icmp_ln157_6_fu_603_p2 is_special_end_fu_609_p2 or_ln158_fu_615_p2 is_normal_end_fu_621_p2 inIdx_5_fu_627_p3 or_ln167_fu_634_p2 lit_ending_3_fu_640_p2 lit_len_ge_15_fu_646_p2 lit_len_gt_0_fu_652_p2 select_ln174_fu_668_p3 select_ln173_fu_676_p3 lit_length_2_fu_684_p2 lit_length_3_fu_690_p3 select_ln176_1_fu_698_p3 next_state_1_fu_706_p3 match_len_ge_15_fu_718_p2 select_ln190_fu_728_p3 add_ln193_fu_744_p2 match_length_10_fu_750_p3 match_offset_plus_one_1_fu_758_p2 should_write_fu_804_p2 compressedSize_2_fu_809_p2"
                }]
            }
          ]
        }
      ]
    },
    "Info": {
      "lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzCompress_6_4_65536_6_1_4096_64_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzBestMatchFilter_6_65536_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzBooster_255_16384_64_Pipeline_lz_booster": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzBooster_255_16384_64_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressPart1_4096_1_Pipeline_lz4_divide": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressPart1_4096_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressPart2_Pipeline_lz4_compress": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressPart2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4Compress_4096_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressEngineRun": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "16777217",
          "LatencyWorst": "33554433",
          "PipelineIIMin": "1",
          "PipelineIIMax": "33554432",
          "PipelineII": "1 ~ 33554432",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "13.243"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_88_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "33554431",
            "Latency": "0 ~ 33554431",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "96",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "34",
          "FF": "392",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2445",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "7.026"
        },
        "Loops": [{
            "Name": "lz_left_bytes",
            "TripCount": "32",
            "Latency": "64",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "124",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_4096_64_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "8388649",
          "LatencyWorst": "33554512",
          "PipelineIIMin": "1",
          "PipelineIIMax": "33554512",
          "PipelineII": "1 ~ 33554512",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "13.243"
        },
        "Area": {
          "BRAM_18K": "96",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "34",
          "FF": "512",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2830",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "10.597"
        },
        "Loops": [{
            "Name": "lz_bestMatchFilter",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "229",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "401",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzBestMatchFilter_6_65536_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "10.597"
        },
        "Loops": [{
            "Name": "lz_bestMatchFilter_left_over",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "470",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "658",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzBooster_255_16384_64_Pipeline_lz_booster": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "6.945"
        },
        "Loops": [{
            "Name": "lz_booster",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "FF": "390",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "651",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "lzBooster_255_16384_64_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "7.774"
        },
        "Loops": [{
            "Name": "lz_booster_left_bytes",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "FF": "470",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "900",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "lz4CompressPart1_4096_1_Pipeline_lz4_divide": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "6.101"
        },
        "Loops": [{
            "Name": "lz4_divide",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "169",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "328",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressPart1_4096_1_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "9.735"
        },
        "Area": {
          "FF": "305",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "579",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressPart2_Pipeline_lz4_compress": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "12.460"
        },
        "Loops": [{
            "Name": "lz4_compress",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "223",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1054",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressPart2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "12.460"
        },
        "Area": {
          "FF": "261",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1174",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4Compress_4096_1_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "12.460"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "927",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1994",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressEngineRun": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "13.243"
        },
        "Area": {
          "BRAM_18K": "106",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "37",
          "FF": "2973",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "6789",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-28 22:02:32 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
