<profile>

<section name = "Vivado HLS Report for 'load_input'" level="0">
<item name = "Date">Tue Mar 19 14:53:42 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">test_conv</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.750 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3746, 3746, 37.460 us, 37.460 us, 3746, 3746, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3744, 3744, 25, 1, 1, 3721, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 0, 0, 555, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 403, 295, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 60, -</column>
<column name="Register">0, -, 815, 192, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="conv_urem_12ns_7nbkb_U1">conv_urem_12ns_7nbkb, 0, 0, 403, 295, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln203_fu_639_p2">*, 0, 0, 26, 6, 6</column>
<column name="add_ln203_1_fu_664_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln203_fu_648_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln27_1_fu_561_p2">+, 0, 0, 27, 27, 27</column>
<column name="add_ln27_2_fu_569_p2">+, 0, 0, 27, 27, 27</column>
<column name="add_ln27_3_fu_577_p2">+, 0, 0, 27, 27, 27</column>
<column name="add_ln27_4_fu_409_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln27_fu_482_p2">+, 0, 0, 27, 27, 11</column>
<column name="add_ln30_1_fu_304_p2">+, 0, 0, 18, 18, 3</column>
<column name="add_ln30_2_fu_439_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln30_3_fu_585_p2">+, 0, 0, 33, 33, 33</column>
<column name="add_ln30_fu_350_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln31_1_fu_606_p2">+, 0, 0, 33, 33, 33</column>
<column name="add_ln31_fu_314_p2">+, 0, 0, 18, 18, 16</column>
<column name="add_ln32_1_fu_621_p2">+, 0, 0, 33, 33, 33</column>
<column name="add_ln32_fu_324_p2">+, 0, 0, 18, 18, 17</column>
<column name="add_ln33_fu_532_p2">+, 0, 0, 18, 18, 18</column>
<column name="i_fu_415_p2">+, 0, 0, 6, 6, 1</column>
<column name="j_fu_555_p2">+, 0, 0, 6, 6, 1</column>
<column name="sub_ln30_1_fu_468_p2">-, 0, 0, 27, 27, 27</column>
<column name="sub_ln30_fu_379_p2">-, 0, 0, 27, 27, 27</column>
<column name="and_ln33_fu_549_p2">and, 0, 0, 1, 1, 1</column>
<column name="empty_15_fu_600_p2">icmp, 0, 0, 5, 12, 1</column>
<column name="icmp_ln27_fu_403_p2">icmp, 0, 0, 5, 12, 10</column>
<column name="icmp_ln28_fu_421_p2">icmp, 0, 0, 3, 6, 3</column>
<column name="icmp_ln33_1_fu_391_p2">icmp, 0, 0, 8, 18, 8</column>
<column name="icmp_ln33_2_fu_537_p2">icmp, 0, 0, 8, 18, 2</column>
<column name="icmp_ln33_3_fu_543_p2">icmp, 0, 0, 8, 18, 8</column>
<column name="icmp_ln33_4_fu_496_p2">icmp, 0, 0, 8, 18, 2</column>
<column name="icmp_ln33_5_fu_502_p2">icmp, 0, 0, 8, 18, 8</column>
<column name="icmp_ln33_fu_385_p2">icmp, 0, 0, 8, 18, 2</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state18_io">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state25_pp0_stage0_iter23">or, 0, 0, 1, 1, 1</column>
<column name="or_ln33_1_fu_508_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_ln33_fu_397_p2">or, 0, 0, 1, 1, 1</column>
<column name="select_ln27_1_fu_474_p3">select, 0, 0, 27, 1, 27</column>
<column name="select_ln27_2_fu_488_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln27_3_fu_514_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln27_fu_427_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">3, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter24">3, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_phi_fu_262_p4">3, 2, 6, 12</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_250_p4">3, 2, 12, 24</column>
<column name="fm_in_buff_0_V_address0">3, 3, 12, 36</column>
<column name="fm_in_buff_0_V_d0">3, 3, 16, 48</column>
<column name="fm_in_buff_1_V_address0">3, 3, 12, 36</column>
<column name="fm_in_buff_1_V_d0">3, 3, 16, 48</column>
<column name="fm_in_buff_2_V_address0">3, 3, 12, 36</column>
<column name="fm_in_buff_2_V_d0">3, 3, 16, 48</column>
<column name="i_0_reg_258">3, 2, 6, 12</column>
<column name="in1_V_blk_n_AR">3, 2, 1, 2</column>
<column name="in1_V_blk_n_R">3, 2, 1, 2</column>
<column name="in2_V_blk_n_AR">3, 2, 1, 2</column>
<column name="in2_V_blk_n_R">3, 2, 1, 2</column>
<column name="in3_V_blk_n_AR">3, 2, 1, 2</column>
<column name="in3_V_blk_n_R">3, 2, 1, 2</column>
<column name="indvar_flatten_reg_246">3, 2, 12, 24</column>
<column name="j_0_reg_269">3, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln27_4_reg_722">12, 0, 12, 0</column>
<column name="add_ln27_reg_733">22, 0, 27, 5</column>
<column name="and_ln33_reg_750">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="empty_15_reg_765">1, 0, 1, 0</column>
<column name="i_0_reg_258">6, 0, 6, 0</column>
<column name="icmp_ln27_reg_718">1, 0, 1, 0</column>
<column name="in1_V_addr_reg_759">32, 0, 32, 0</column>
<column name="in2_V_addr_reg_769">32, 0, 32, 0</column>
<column name="in3_V_addr_reg_775">32, 0, 32, 0</column>
<column name="indvar_flatten_reg_246">12, 0, 12, 0</column>
<column name="j_0_reg_269">6, 0, 6, 0</column>
<column name="select_ln27_2_reg_740">6, 0, 6, 0</column>
<column name="select_ln27_3_reg_746">1, 0, 1, 0</column>
<column name="select_ln27_reg_727">6, 0, 6, 0</column>
<column name="sext_ln30_reg_688">26, 0, 27, 1</column>
<column name="tmp1_V_reg_781">16, 0, 16, 0</column>
<column name="tmp2_V_reg_786">16, 0, 16, 0</column>
<column name="tmp3_V_reg_791">16, 0, 16, 0</column>
<column name="zext_ln27_2_reg_713">31, 0, 33, 2</column>
<column name="zext_ln30_1_reg_683">16, 0, 18, 2</column>
<column name="zext_ln30_reg_677">16, 0, 18, 2</column>
<column name="zext_ln31_1_reg_703">31, 0, 33, 2</column>
<column name="zext_ln31_reg_693">17, 0, 27, 10</column>
<column name="zext_ln32_1_reg_708">31, 0, 33, 2</column>
<column name="zext_ln32_reg_698">17, 0, 27, 10</column>
<column name="add_ln27_reg_733">64, 32, 27, 5</column>
<column name="and_ln33_reg_750">64, 32, 1, 0</column>
<column name="icmp_ln27_reg_718">64, 32, 1, 0</column>
<column name="select_ln27_2_reg_740">64, 32, 6, 0</column>
<column name="select_ln27_3_reg_746">64, 32, 1, 0</column>
<column name="select_ln27_reg_727">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_input, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_input, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_input, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_input, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_input, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_input, return value</column>
<column name="m_axi_in1_V_AWVALID">out, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_AWREADY">in, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_AWADDR">out, 32, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_AWID">out, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_AWLEN">out, 32, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_AWSIZE">out, 3, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_AWBURST">out, 2, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_AWLOCK">out, 2, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_AWCACHE">out, 4, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_AWPROT">out, 3, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_AWQOS">out, 4, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_AWREGION">out, 4, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_AWUSER">out, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_WVALID">out, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_WREADY">in, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_WDATA">out, 16, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_WSTRB">out, 2, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_WLAST">out, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_WID">out, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_WUSER">out, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARVALID">out, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARREADY">in, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARADDR">out, 32, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARID">out, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARLEN">out, 32, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARSIZE">out, 3, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARBURST">out, 2, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARLOCK">out, 2, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARCACHE">out, 4, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARPROT">out, 3, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARQOS">out, 4, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARREGION">out, 4, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_ARUSER">out, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_RVALID">in, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_RREADY">out, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_RDATA">in, 16, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_RLAST">in, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_RID">in, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_RUSER">in, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_RRESP">in, 2, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_BVALID">in, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_BREADY">out, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_BRESP">in, 2, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_BID">in, 1, m_axi, in1_V, pointer</column>
<column name="m_axi_in1_V_BUSER">in, 1, m_axi, in1_V, pointer</column>
<column name="in1_V_offset">in, 31, ap_none, in1_V_offset, scalar</column>
<column name="m_axi_in2_V_AWVALID">out, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_AWREADY">in, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_AWADDR">out, 32, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_AWID">out, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_AWLEN">out, 32, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_AWSIZE">out, 3, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_AWBURST">out, 2, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_AWLOCK">out, 2, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_AWCACHE">out, 4, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_AWPROT">out, 3, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_AWQOS">out, 4, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_AWREGION">out, 4, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_AWUSER">out, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_WVALID">out, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_WREADY">in, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_WDATA">out, 16, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_WSTRB">out, 2, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_WLAST">out, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_WID">out, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_WUSER">out, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARVALID">out, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARREADY">in, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARADDR">out, 32, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARID">out, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARLEN">out, 32, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARSIZE">out, 3, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARBURST">out, 2, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARLOCK">out, 2, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARCACHE">out, 4, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARPROT">out, 3, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARQOS">out, 4, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARREGION">out, 4, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_ARUSER">out, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_RVALID">in, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_RREADY">out, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_RDATA">in, 16, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_RLAST">in, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_RID">in, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_RUSER">in, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_RRESP">in, 2, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_BVALID">in, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_BREADY">out, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_BRESP">in, 2, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_BID">in, 1, m_axi, in2_V, pointer</column>
<column name="m_axi_in2_V_BUSER">in, 1, m_axi, in2_V, pointer</column>
<column name="in2_V_offset">in, 31, ap_none, in2_V_offset, scalar</column>
<column name="m_axi_in3_V_AWVALID">out, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_AWREADY">in, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_AWADDR">out, 32, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_AWID">out, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_AWLEN">out, 32, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_AWSIZE">out, 3, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_AWBURST">out, 2, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_AWLOCK">out, 2, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_AWCACHE">out, 4, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_AWPROT">out, 3, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_AWQOS">out, 4, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_AWREGION">out, 4, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_AWUSER">out, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_WVALID">out, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_WREADY">in, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_WDATA">out, 16, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_WSTRB">out, 2, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_WLAST">out, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_WID">out, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_WUSER">out, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARVALID">out, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARREADY">in, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARADDR">out, 32, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARID">out, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARLEN">out, 32, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARSIZE">out, 3, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARBURST">out, 2, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARLOCK">out, 2, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARCACHE">out, 4, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARPROT">out, 3, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARQOS">out, 4, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARREGION">out, 4, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_ARUSER">out, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_RVALID">in, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_RREADY">out, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_RDATA">in, 16, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_RLAST">in, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_RID">in, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_RUSER">in, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_RRESP">in, 2, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_BVALID">in, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_BREADY">out, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_BRESP">in, 2, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_BID">in, 1, m_axi, in3_V, pointer</column>
<column name="m_axi_in3_V_BUSER">in, 1, m_axi, in3_V, pointer</column>
<column name="in3_V_offset">in, 31, ap_none, in3_V_offset, scalar</column>
<column name="fm_in_buff_0_V_address0">out, 12, ap_memory, fm_in_buff_0_V, array</column>
<column name="fm_in_buff_0_V_ce0">out, 1, ap_memory, fm_in_buff_0_V, array</column>
<column name="fm_in_buff_0_V_we0">out, 1, ap_memory, fm_in_buff_0_V, array</column>
<column name="fm_in_buff_0_V_d0">out, 16, ap_memory, fm_in_buff_0_V, array</column>
<column name="fm_in_buff_1_V_address0">out, 12, ap_memory, fm_in_buff_1_V, array</column>
<column name="fm_in_buff_1_V_ce0">out, 1, ap_memory, fm_in_buff_1_V, array</column>
<column name="fm_in_buff_1_V_we0">out, 1, ap_memory, fm_in_buff_1_V, array</column>
<column name="fm_in_buff_1_V_d0">out, 16, ap_memory, fm_in_buff_1_V, array</column>
<column name="fm_in_buff_2_V_address0">out, 12, ap_memory, fm_in_buff_2_V, array</column>
<column name="fm_in_buff_2_V_ce0">out, 1, ap_memory, fm_in_buff_2_V, array</column>
<column name="fm_in_buff_2_V_we0">out, 1, ap_memory, fm_in_buff_2_V, array</column>
<column name="fm_in_buff_2_V_d0">out, 16, ap_memory, fm_in_buff_2_V, array</column>
<column name="fm_row">in, 16, ap_none, fm_row, scalar</column>
<column name="fm_col">in, 16, ap_none, fm_col, scalar</column>
</table>
</item>
</section>
</profile>
