

================================================================
== Vivado HLS Report for 'poly_Sq_frombytes_1'
================================================================
* Date:           Tue Aug 25 09:27:41 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.417|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  592|  592|  592|  592|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  588|  588|         7|          -|          -|    84|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	9  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "br label %1" [packq.c:53]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_4, %2 ]" [packq.c:53]   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %next_mul, %2 ]"   --->   Operation 14 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.23ns)   --->   "%exitcond = icmp eq i7 %i, -44" [packq.c:53]   --->   Operation 15 'icmp' 'exitcond' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.66ns)   --->   "%tmp_4 = add i7 %i, 1" [packq.c:53]   --->   Operation 17 'add' 'tmp_4' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [packq.c:53]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i10 %phi_mul to i11" [packq.c:55]   --->   Operation 19 'zext' 'tmp_22_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.74ns)   --->   "%sum = add i11 272, %tmp_22_cast" [packq.c:55]   --->   Operation 20 'add' 'sum' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sum_cast = zext i11 %sum to i64" [packq.c:55]   --->   Operation 21 'zext' 'sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [1234 x i8]* %a, i64 0, i64 %sum_cast" [packq.c:55]   --->   Operation 22 'getelementptr' 'a_addr_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%a_load_6 = load i8* %a_addr_6, align 1" [packq.c:55]   --->   Operation 23 'load' 'a_load_6' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1234 x i8]* %a, i64 0, i64 1200" [packq.c:71]   --->   Operation 24 'getelementptr' 'a_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%a_load = load i8* %a_addr, align 1" [packq.c:71]   --->   Operation 25 'load' 'a_load' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1234 x i8]* %a, i64 0, i64 1201" [packq.c:71]   --->   Operation 26 'getelementptr' 'a_addr_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [packq.c:71]   --->   Operation 27 'load' 'a_load_1' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 3 <SV = 2> <Delay = 6.27>
ST_3 : Operation 28 [1/2] (2.77ns)   --->   "%a_load_6 = load i8* %a_addr_6, align 1" [packq.c:55]   --->   Operation 28 'load' 'a_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_3 : Operation 29 [1/1] (1.74ns)   --->   "%tmp_16 = add i10 1, %phi_mul" [packq.c:55]   --->   Operation 29 'add' 'tmp_16' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i10 %tmp_16 to i11" [packq.c:55]   --->   Operation 30 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.74ns)   --->   "%sum2 = add i11 272, %tmp_24_cast" [packq.c:55]   --->   Operation 31 'add' 'sum2' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sum2_cast = zext i11 %sum2 to i64" [packq.c:55]   --->   Operation 32 'zext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [1234 x i8]* %a, i64 0, i64 %sum2_cast" [packq.c:55]   --->   Operation 33 'getelementptr' 'a_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_7, align 1" [packq.c:55]   --->   Operation 34 'load' 'a_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_3 : Operation 35 [1/1] (1.74ns)   --->   "%tmp_23 = add i10 2, %phi_mul" [packq.c:56]   --->   Operation 35 'add' 'tmp_23' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_33_cast = zext i10 %tmp_23 to i11" [packq.c:56]   --->   Operation 36 'zext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.74ns)   --->   "%sum4 = add i11 272, %tmp_33_cast" [packq.c:56]   --->   Operation 37 'add' 'sum4' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sum4_cast = zext i11 %sum4 to i64" [packq.c:56]   --->   Operation 38 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [1234 x i8]* %a, i64 0, i64 %sum4_cast" [packq.c:56]   --->   Operation 39 'getelementptr' 'a_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.77ns)   --->   "%a_load_8 = load i8* %a_addr_8, align 1" [packq.c:56]   --->   Operation 40 'load' 'a_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 41 [1/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_7, align 1" [packq.c:55]   --->   Operation 41 'load' 'a_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i8 %a_load_7 to i3" [packq.c:55]   --->   Operation 42 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_17, i8 %a_load_6)" [packq.c:55]   --->   Operation 43 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_19 = zext i11 %tmp_18 to i16" [packq.c:55]   --->   Operation 44 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_20 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i, i3 0)" [packq.c:55]   --->   Operation 45 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_21 = zext i10 %tmp_20 to i64" [packq.c:55]   --->   Operation 46 'zext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%r_coeffs_addr_4 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_21" [packq.c:55]   --->   Operation 47 'getelementptr' 'r_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.77ns)   --->   "store i16 %tmp_19, i16* %r_coeffs_addr_4, align 2" [packq.c:55]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_22 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %a_load_7, i32 3, i32 7)" [packq.c:56]   --->   Operation 49 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (2.77ns)   --->   "%a_load_8 = load i8* %a_addr_8, align 1" [packq.c:56]   --->   Operation 50 'load' 'a_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i8 %a_load_8 to i6" [packq.c:56]   --->   Operation 51 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_25 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_24, i5 %tmp_22)" [packq.c:56]   --->   Operation 52 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i11 %tmp_25 to i16" [packq.c:56]   --->   Operation 53 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_26 = or i10 %tmp_20, 1" [packq.c:56]   --->   Operation 54 'or' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_27 = zext i10 %tmp_26 to i64" [packq.c:56]   --->   Operation 55 'zext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_27" [packq.c:56]   --->   Operation 56 'getelementptr' 'r_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.77ns)   --->   "store i16 %tmp_37_cast, i16* %r_coeffs_addr_5, align 2" [packq.c:56]   --->   Operation 57 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_load_8, i32 6, i32 7)" [packq.c:57]   --->   Operation 58 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.74ns)   --->   "%tmp_30 = add i10 3, %phi_mul" [packq.c:57]   --->   Operation 59 'add' 'tmp_30' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i10 %tmp_30 to i11" [packq.c:57]   --->   Operation 60 'zext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.74ns)   --->   "%sum6 = add i11 272, %tmp_42_cast" [packq.c:57]   --->   Operation 61 'add' 'sum6' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sum6_cast = zext i11 %sum6 to i64" [packq.c:57]   --->   Operation 62 'zext' 'sum6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [1234 x i8]* %a, i64 0, i64 %sum6_cast" [packq.c:57]   --->   Operation 63 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (2.77ns)   --->   "%a_load_9 = load i8* %a_addr_9, align 1" [packq.c:57]   --->   Operation 64 'load' 'a_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 65 [1/1] (1.74ns)   --->   "%tmp_32 = add i10 4, %phi_mul" [packq.c:57]   --->   Operation 65 'add' 'tmp_32' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i10 %tmp_32 to i11" [packq.c:57]   --->   Operation 66 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.74ns)   --->   "%sum8 = add i11 272, %tmp_46_cast" [packq.c:57]   --->   Operation 67 'add' 'sum8' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sum8_cast = zext i11 %sum8 to i64" [packq.c:57]   --->   Operation 68 'zext' 'sum8_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [1234 x i8]* %a, i64 0, i64 %sum8_cast" [packq.c:57]   --->   Operation 69 'getelementptr' 'a_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (2.77ns)   --->   "%a_load_10 = load i8* %a_addr_10, align 1" [packq.c:57]   --->   Operation 70 'load' 'a_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_29 = zext i2 %tmp_28 to i8" [packq.c:57]   --->   Operation 71 'zext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (2.77ns)   --->   "%a_load_9 = load i8* %a_addr_9, align 1" [packq.c:57]   --->   Operation 72 'load' 'a_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_31 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %a_load_9, i2 0)" [packq.c:57]   --->   Operation 73 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (2.77ns)   --->   "%a_load_10 = load i8* %a_addr_10, align 1" [packq.c:57]   --->   Operation 74 'load' 'a_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i8 %a_load_10 to i1" [packq.c:57]   --->   Operation 75 'trunc' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_34 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_29)" [packq.c:57]   --->   Operation 76 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.87ns)   --->   "%tmp_35 = or i10 %tmp_34, %tmp_31" [packq.c:57]   --->   Operation 77 'or' 'tmp_35' <Predicate = true> <Delay = 0.87> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_33, i10 %tmp_35)" [packq.c:57]   --->   Operation 78 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i11 %tmp_36 to i16" [packq.c:57]   --->   Operation 79 'zext' 'tmp_51_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_37 = or i10 %tmp_20, 2" [packq.c:57]   --->   Operation 80 'or' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_38 = zext i10 %tmp_37 to i64" [packq.c:57]   --->   Operation 81 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%r_coeffs_addr_6 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_38" [packq.c:57]   --->   Operation 82 'getelementptr' 'r_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (2.77ns)   --->   "store i16 %tmp_51_cast, i16* %r_coeffs_addr_6, align 2" [packq.c:57]   --->   Operation 83 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_39 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %a_load_10, i32 1, i32 7)" [packq.c:58]   --->   Operation 84 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.74ns)   --->   "%tmp_40 = add i10 5, %phi_mul" [packq.c:58]   --->   Operation 85 'add' 'tmp_40' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i10 %tmp_40 to i11" [packq.c:58]   --->   Operation 86 'zext' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.74ns)   --->   "%sum1 = add i11 272, %tmp_56_cast" [packq.c:58]   --->   Operation 87 'add' 'sum1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sum1_cast = zext i11 %sum1 to i64" [packq.c:58]   --->   Operation 88 'zext' 'sum1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [1234 x i8]* %a, i64 0, i64 %sum1_cast" [packq.c:58]   --->   Operation 89 'getelementptr' 'a_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (2.77ns)   --->   "%a_load_11 = load i8* %a_addr_11, align 1" [packq.c:58]   --->   Operation 90 'load' 'a_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 91 [1/1] (1.74ns)   --->   "%tmp_46 = add i10 6, %phi_mul" [packq.c:59]   --->   Operation 91 'add' 'tmp_46' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_65_cast = zext i10 %tmp_46 to i11" [packq.c:59]   --->   Operation 92 'zext' 'tmp_65_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.74ns)   --->   "%sum3 = add i11 272, %tmp_65_cast" [packq.c:59]   --->   Operation 93 'add' 'sum3' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sum3_cast = zext i11 %sum3 to i64" [packq.c:59]   --->   Operation 94 'zext' 'sum3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [1234 x i8]* %a, i64 0, i64 %sum3_cast" [packq.c:59]   --->   Operation 95 'getelementptr' 'a_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (2.77ns)   --->   "%a_load_12 = load i8* %a_addr_12, align 1" [packq.c:59]   --->   Operation 96 'load' 'a_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 6 <SV = 5> <Delay = 6.27>
ST_6 : Operation 97 [1/2] (2.77ns)   --->   "%a_load_11 = load i8* %a_addr_11, align 1" [packq.c:58]   --->   Operation 97 'load' 'a_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i8 %a_load_11 to i4" [packq.c:58]   --->   Operation 98 'trunc' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_42 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_41, i7 %tmp_39)" [packq.c:58]   --->   Operation 99 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_60_cast = zext i11 %tmp_42 to i16" [packq.c:58]   --->   Operation 100 'zext' 'tmp_60_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_43 = or i10 %tmp_20, 3" [packq.c:58]   --->   Operation 101 'or' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_44 = zext i10 %tmp_43 to i64" [packq.c:58]   --->   Operation 102 'zext' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%r_coeffs_addr_7 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_44" [packq.c:58]   --->   Operation 103 'getelementptr' 'r_coeffs_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (2.77ns)   --->   "store i16 %tmp_60_cast, i16* %r_coeffs_addr_7, align 2" [packq.c:58]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_45 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %a_load_11, i32 4, i32 7)" [packq.c:59]   --->   Operation 105 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/2] (2.77ns)   --->   "%a_load_12 = load i8* %a_addr_12, align 1" [packq.c:59]   --->   Operation 106 'load' 'a_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i8 %a_load_12 to i7" [packq.c:59]   --->   Operation 107 'trunc' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_48 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_47, i4 %tmp_45)" [packq.c:59]   --->   Operation 108 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i11 %tmp_48 to i16" [packq.c:59]   --->   Operation 109 'zext' 'tmp_69_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_49 = or i10 %tmp_20, 4" [packq.c:59]   --->   Operation 110 'or' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_50 = zext i10 %tmp_49 to i64" [packq.c:59]   --->   Operation 111 'zext' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%r_coeffs_addr_8 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_50" [packq.c:59]   --->   Operation 112 'getelementptr' 'r_coeffs_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (2.77ns)   --->   "store i16 %tmp_69_cast, i16* %r_coeffs_addr_8, align 2" [packq.c:59]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_load_12, i32 7)" [packq.c:60]   --->   Operation 114 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.74ns)   --->   "%tmp_53 = add i10 7, %phi_mul" [packq.c:60]   --->   Operation 115 'add' 'tmp_53' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_74_cast = zext i10 %tmp_53 to i11" [packq.c:60]   --->   Operation 116 'zext' 'tmp_74_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.74ns)   --->   "%sum5 = add i11 272, %tmp_74_cast" [packq.c:60]   --->   Operation 117 'add' 'sum5' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sum5_cast = zext i11 %sum5 to i64" [packq.c:60]   --->   Operation 118 'zext' 'sum5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [1234 x i8]* %a, i64 0, i64 %sum5_cast" [packq.c:60]   --->   Operation 119 'getelementptr' 'a_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (2.77ns)   --->   "%a_load_13 = load i8* %a_addr_13, align 1" [packq.c:60]   --->   Operation 120 'load' 'a_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 121 [1/1] (1.74ns)   --->   "%tmp_55 = add i10 8, %phi_mul" [packq.c:60]   --->   Operation 121 'add' 'tmp_55' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_78_cast = zext i10 %tmp_55 to i11" [packq.c:60]   --->   Operation 122 'zext' 'tmp_78_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.74ns)   --->   "%sum7 = add i11 272, %tmp_78_cast" [packq.c:60]   --->   Operation 123 'add' 'sum7' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sum7_cast = zext i11 %sum7 to i64" [packq.c:60]   --->   Operation 124 'zext' 'sum7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [1234 x i8]* %a, i64 0, i64 %sum7_cast" [packq.c:60]   --->   Operation 125 'getelementptr' 'a_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [2/2] (2.77ns)   --->   "%a_load_14 = load i8* %a_addr_14, align 1" [packq.c:60]   --->   Operation 126 'load' 'a_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 127 [1/1] (1.74ns)   --->   "%next_mul = add i10 11, %phi_mul"   --->   Operation 127 'add' 'next_mul' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_52 = zext i1 %tmp_51 to i8" [packq.c:60]   --->   Operation 128 'zext' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/2] (2.77ns)   --->   "%a_load_13 = load i8* %a_addr_13, align 1" [packq.c:60]   --->   Operation 129 'load' 'a_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_54 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %a_load_13, i1 false)" [packq.c:60]   --->   Operation 130 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/2] (2.77ns)   --->   "%a_load_14 = load i8* %a_addr_14, align 1" [packq.c:60]   --->   Operation 131 'load' 'a_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i8 %a_load_14 to i2" [packq.c:60]   --->   Operation 132 'trunc' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_57 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_52)" [packq.c:60]   --->   Operation 133 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.83ns)   --->   "%tmp_58 = or i9 %tmp_57, %tmp_54" [packq.c:60]   --->   Operation 134 'or' 'tmp_58' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_59 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_56, i9 %tmp_58)" [packq.c:60]   --->   Operation 135 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i11 %tmp_59 to i16" [packq.c:60]   --->   Operation 136 'zext' 'tmp_83_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_60 = or i10 %tmp_20, 5" [packq.c:60]   --->   Operation 137 'or' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_61 = zext i10 %tmp_60 to i64" [packq.c:60]   --->   Operation 138 'zext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%r_coeffs_addr_9 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_61" [packq.c:60]   --->   Operation 139 'getelementptr' 'r_coeffs_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (2.77ns)   --->   "store i16 %tmp_83_cast, i16* %r_coeffs_addr_9, align 2" [packq.c:60]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_62 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %a_load_14, i32 2, i32 7)" [packq.c:61]   --->   Operation 141 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.74ns)   --->   "%tmp_63 = add i10 9, %phi_mul" [packq.c:61]   --->   Operation 142 'add' 'tmp_63' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_88_cast = zext i10 %tmp_63 to i11" [packq.c:61]   --->   Operation 143 'zext' 'tmp_88_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (1.74ns)   --->   "%sum9 = add i11 272, %tmp_88_cast" [packq.c:61]   --->   Operation 144 'add' 'sum9' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%sum9_cast = zext i11 %sum9 to i64" [packq.c:61]   --->   Operation 145 'zext' 'sum9_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [1234 x i8]* %a, i64 0, i64 %sum9_cast" [packq.c:61]   --->   Operation 146 'getelementptr' 'a_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [2/2] (2.77ns)   --->   "%a_load_15 = load i8* %a_addr_15, align 1" [packq.c:61]   --->   Operation 147 'load' 'a_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 148 [1/1] (1.74ns)   --->   "%tmp_69 = add i10 10, %phi_mul" [packq.c:62]   --->   Operation 148 'add' 'tmp_69' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_97_cast = zext i10 %tmp_69 to i11" [packq.c:62]   --->   Operation 149 'zext' 'tmp_97_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (1.74ns)   --->   "%sum10 = add i11 272, %tmp_97_cast" [packq.c:62]   --->   Operation 150 'add' 'sum10' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%sum10_cast = zext i11 %sum10 to i64" [packq.c:62]   --->   Operation 151 'zext' 'sum10_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [1234 x i8]* %a, i64 0, i64 %sum10_cast" [packq.c:62]   --->   Operation 152 'getelementptr' 'a_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [2/2] (2.77ns)   --->   "%a_load_16 = load i8* %a_addr_16, align 1" [packq.c:62]   --->   Operation 153 'load' 'a_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 8 <SV = 7> <Delay = 5.54>
ST_8 : Operation 154 [1/2] (2.77ns)   --->   "%a_load_15 = load i8* %a_addr_15, align 1" [packq.c:61]   --->   Operation 154 'load' 'a_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i8 %a_load_15 to i5" [packq.c:61]   --->   Operation 155 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_65 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_64, i6 %tmp_62)" [packq.c:61]   --->   Operation 156 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_92_cast = zext i11 %tmp_65 to i16" [packq.c:61]   --->   Operation 157 'zext' 'tmp_92_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_66 = or i10 %tmp_20, 6" [packq.c:61]   --->   Operation 158 'or' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_67 = zext i10 %tmp_66 to i64" [packq.c:61]   --->   Operation 159 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%r_coeffs_addr_10 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_67" [packq.c:61]   --->   Operation 160 'getelementptr' 'r_coeffs_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (2.77ns)   --->   "store i16 %tmp_92_cast, i16* %r_coeffs_addr_10, align 2" [packq.c:61]   --->   Operation 161 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_68 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_15, i32 5, i32 7)" [packq.c:62]   --->   Operation 162 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/2] (2.77ns)   --->   "%a_load_16 = load i8* %a_addr_16, align 1" [packq.c:62]   --->   Operation 163 'load' 'a_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_70 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %a_load_16, i3 %tmp_68)" [packq.c:62]   --->   Operation 164 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_100_cast = zext i11 %tmp_70 to i16" [packq.c:62]   --->   Operation 165 'zext' 'tmp_100_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_71 = or i10 %tmp_20, 7" [packq.c:62]   --->   Operation 166 'or' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_72 = zext i10 %tmp_71 to i64" [packq.c:62]   --->   Operation 167 'zext' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%r_coeffs_addr_11 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_72" [packq.c:62]   --->   Operation 168 'getelementptr' 'r_coeffs_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (2.77ns)   --->   "store i16 %tmp_100_cast, i16* %r_coeffs_addr_11, align 2" [packq.c:62]   --->   Operation 169 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "br label %1" [packq.c:53]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 5.54>
ST_9 : Operation 171 [1/2] (2.77ns)   --->   "%a_load = load i8* %a_addr, align 1" [packq.c:71]   --->   Operation 171 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %a_load, i32 1, i32 7)" [packq.c:71]   --->   Operation 172 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [packq.c:71]   --->   Operation 173 'load' 'a_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %a_load_1 to i4" [packq.c:71]   --->   Operation 174 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp, i7 %tmp_s)" [packq.c:71]   --->   Operation 175 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i11 %tmp_8 to i16" [packq.c:71]   --->   Operation 176 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 675" [packq.c:71]   --->   Operation 177 'getelementptr' 'r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (2.77ns)   --->   "store i16 %tmp_8_cast, i16* %r_coeffs_addr, align 2" [packq.c:71]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [1234 x i8]* %a, i64 0, i64 1198" [packq.c:72]   --->   Operation 179 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [2/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [packq.c:72]   --->   Operation 180 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [1234 x i8]* %a, i64 0, i64 1199" [packq.c:72]   --->   Operation 181 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [2/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_3, align 1" [packq.c:72]   --->   Operation 182 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i8 %a_load to i1" [packq.c:71]   --->   Operation 183 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 6.41>
ST_10 : Operation 184 [1/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [packq.c:72]   --->   Operation 184 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_load_2, i32 6, i32 7)" [packq.c:72]   --->   Operation 185 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_6 = zext i2 %tmp_1 to i8" [packq.c:72]   --->   Operation 186 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_3, align 1" [packq.c:72]   --->   Operation 187 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %a_load_3, i2 0)" [packq.c:72]   --->   Operation 188 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_6)" [packq.c:72]   --->   Operation 189 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.87ns)   --->   "%tmp_7 = or i10 %tmp_5, %tmp_3" [packq.c:72]   --->   Operation 190 'or' 'tmp_7' <Predicate = true> <Delay = 0.87> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_10, i10 %tmp_7)" [packq.c:72]   --->   Operation 191 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i11 %tmp_9 to i16" [packq.c:72]   --->   Operation 192 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%r_coeffs_addr_1 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 674" [packq.c:72]   --->   Operation 193 'getelementptr' 'r_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (2.77ns)   --->   "store i16 %tmp_12_cast, i16* %r_coeffs_addr_1, align 2" [packq.c:72]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [1234 x i8]* %a, i64 0, i64 1197" [packq.c:75]   --->   Operation 195 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [2/2] (2.77ns)   --->   "%a_load_4 = load i8* %a_addr_4, align 1" [packq.c:75]   --->   Operation 196 'load' 'a_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i8 %a_load_2 to i6" [packq.c:75]   --->   Operation 197 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [1234 x i8]* %a, i64 0, i64 1196" [packq.c:76]   --->   Operation 198 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [2/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_5, align 1" [packq.c:76]   --->   Operation 199 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 11 <SV = 4> <Delay = 5.54>
ST_11 : Operation 200 [1/2] (2.77ns)   --->   "%a_load_4 = load i8* %a_addr_4, align 1" [packq.c:75]   --->   Operation 200 'load' 'a_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %a_load_4, i32 3, i32 7)" [packq.c:75]   --->   Operation 201 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_12, i5 %tmp_2)" [packq.c:75]   --->   Operation 202 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i11 %tmp_11 to i16" [packq.c:75]   --->   Operation 203 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%r_coeffs_addr_2 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 673" [packq.c:75]   --->   Operation 204 'getelementptr' 'r_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (2.77ns)   --->   "store i16 %tmp_17_cast, i16* %r_coeffs_addr_2, align 2" [packq.c:75]   --->   Operation 205 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 206 [1/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_5, align 1" [packq.c:76]   --->   Operation 206 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i8 %a_load_4 to i3" [packq.c:75]   --->   Operation 207 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_15, i8 %a_load_5)" [packq.c:75]   --->   Operation 208 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_14 = zext i11 %tmp_13 to i16" [packq.c:76]   --->   Operation 209 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%r_coeffs_addr_3 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 672" [packq.c:76]   --->   Operation 210 'getelementptr' 'r_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (2.77ns)   --->   "store i16 %tmp_14, i16* %r_coeffs_addr_3, align 2" [packq.c:76]   --->   Operation 211 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "ret void" [packq.c:78]   --->   Operation 212 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', packq.c:53) with incoming values : ('tmp_4', packq.c:53) [5]  (1.35 ns)

 <State 2>: 4.52ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [6]  (0 ns)
	'add' operation ('sum', packq.c:55) [14]  (1.75 ns)
	'getelementptr' operation ('a_addr_6', packq.c:55) [16]  (0 ns)
	'load' operation ('a_load_6', packq.c:55) on array 'a' [17]  (2.77 ns)

 <State 3>: 6.27ns
The critical path consists of the following:
	'add' operation ('tmp_16', packq.c:55) [18]  (1.75 ns)
	'add' operation ('sum2', packq.c:55) [20]  (1.75 ns)
	'getelementptr' operation ('a_addr_7', packq.c:55) [22]  (0 ns)
	'load' operation ('a_load_7', packq.c:55) on array 'a' [23]  (2.77 ns)

 <State 4>: 6.27ns
The critical path consists of the following:
	'add' operation ('tmp_30', packq.c:57) [47]  (1.75 ns)
	'add' operation ('sum6', packq.c:57) [49]  (1.75 ns)
	'getelementptr' operation ('a_addr_9', packq.c:57) [51]  (0 ns)
	'load' operation ('a_load_9', packq.c:57) on array 'a' [52]  (2.77 ns)

 <State 5>: 6.42ns
The critical path consists of the following:
	'load' operation ('a_load_9', packq.c:57) on array 'a' [52]  (2.77 ns)
	'or' operation ('tmp_35', packq.c:57) [62]  (0.873 ns)
	'store' operation (packq.c:57) of variable 'tmp_51_cast', packq.c:57 on array 'r_coeffs' [68]  (2.77 ns)

 <State 6>: 6.27ns
The critical path consists of the following:
	'add' operation ('tmp_53', packq.c:60) [99]  (1.75 ns)
	'add' operation ('sum5', packq.c:60) [101]  (1.75 ns)
	'getelementptr' operation ('a_addr_13', packq.c:60) [103]  (0 ns)
	'load' operation ('a_load_13', packq.c:60) on array 'a' [104]  (2.77 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'load' operation ('a_load_13', packq.c:60) on array 'a' [104]  (2.77 ns)
	'or' operation ('tmp_58', packq.c:60) [114]  (0.837 ns)
	'store' operation (packq.c:60) of variable 'tmp_83_cast', packq.c:60 on array 'r_coeffs' [120]  (2.77 ns)

 <State 8>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_15', packq.c:61) on array 'a' [127]  (2.77 ns)
	'store' operation (packq.c:61) of variable 'tmp_92_cast', packq.c:61 on array 'r_coeffs' [134]  (2.77 ns)

 <State 9>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load', packq.c:71) on array 'a' [151]  (2.77 ns)
	'store' operation (packq.c:71) of variable 'tmp_8_cast', packq.c:71 on array 'r_coeffs' [159]  (2.77 ns)

 <State 10>: 6.42ns
The critical path consists of the following:
	'load' operation ('a_load_2', packq.c:72) on array 'a' [161]  (2.77 ns)
	'or' operation ('tmp_7', packq.c:72) [169]  (0.873 ns)
	'store' operation (packq.c:72) of variable 'tmp_12_cast', packq.c:72 on array 'r_coeffs' [173]  (2.77 ns)

 <State 11>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_4', packq.c:75) on array 'a' [175]  (2.77 ns)
	'store' operation (packq.c:75) of variable 'tmp_17_cast', packq.c:75 on array 'r_coeffs' [181]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
