// Seed: 1960914061
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3;
  module_2 modCall_1 ();
  wire id_4, id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    disable id_4;
    #(-1'h0) id_3[-1].id_1 = 1;
  end
  module_0 modCall_1 (id_4);
  wire id_5;
endmodule
module module_2;
  parameter id_1 = 1;
  initial #1 id_2 = (1'h0);
  wire id_3, id_4;
endmodule
