ARM GAS  /tmp/ccMtz5r4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB211:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "tusb.h"
  25:Core/Src/main.c **** #include "tusb_config.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccMtz5r4.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** #define SPI_LENGTH 3
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** enum  {
  39:Core/Src/main.c ****   BLINK_NOT_MOUNTED = 250,
  40:Core/Src/main.c ****   BLINK_MOUNTED = 1000,
  41:Core/Src/main.c ****   BLINK_SUSPENDED = 2500,
  42:Core/Src/main.c **** };
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** static uint32_t blink_interval_ms = BLINK_NOT_MOUNTED;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** // Variable that holds the current position in the sequence.
  47:Core/Src/main.c **** uint32_t note_pos = 0;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** // Store example melody as an array of note values
  50:Core/Src/main.c **** uint8_t note_sequence[] =
  51:Core/Src/main.c **** {
  52:Core/Src/main.c ****   74,78,81,86,90,93,98,102,57,61,66,69,73,78,81,85,88,92,97,100,97,92,88,85,81,78,
  53:Core/Src/main.c ****   74,69,66,62,57,62,66,69,74,78,81,86,90,93,97,102,97,93,90,85,81,78,73,68,64,61,
  54:Core/Src/main.c ****   56,61,64,68,74,78,81,86,90,93,98,102
  55:Core/Src/main.c **** };
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PD */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN PM */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PM */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  65:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  68:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  69:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  70:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  71:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_rx;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** UART_HandleTypeDef huart2;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE BEGIN PV */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** //uint16_t I2C_TX_Buffer[]; //buffer for i2c data (wrong?)
  78:Core/Src/main.c **** uint8_t I2C_TX_Buffer[ 2 ]; //buffer for i2c data
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** uint32_t ADC1_VAL[ 8 ]; // one element for each ADC channel (one device)
  81:Core/Src/main.c **** uint32_t ADC2_VAL[ 8 ]; // one element for each ADC channel (one device)
  82:Core/Src/main.c **** //uint32_t adc_val;
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** uint8_t SPI_TX_Buffer[ SPI_LENGTH ];
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** uint8_t SPI_RX_Buffer[ SPI_LENGTH ];
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccMtz5r4.s 			page 3


  89:Core/Src/main.c **** /* USER CODE END PV */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  92:Core/Src/main.c **** void SystemClock_Config(void);
  93:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  94:Core/Src/main.c **** static void MX_GPIO_Init(void);
  95:Core/Src/main.c **** static void MX_DMA_Init(void);
  96:Core/Src/main.c **** static void MX_SPI1_Init(void);
  97:Core/Src/main.c **** static void MX_I2C1_Init(void);
  98:Core/Src/main.c **** static void MX_USB_OTG_FS_USB_Init(void);
  99:Core/Src/main.c **** static void MX_SPI2_Init(void);
 100:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
 101:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** void midi_task(void);
 104:Core/Src/main.c **** uint8_t HALL_TO_DAC(uint32_t adc1_val[], uint32_t adc2_val[], int octave_num);
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** /* USER CODE END PFP */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 109:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /* USER CODE END 0 */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** /**
 114:Core/Src/main.c ****   * @brief  The application entry point.
 115:Core/Src/main.c ****   * @retval int
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c **** int main(void)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* USER CODE END 1 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 126:Core/Src/main.c ****   HAL_Init();
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* USER CODE END Init */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* Configure the system clock */
 133:Core/Src/main.c ****   SystemClock_Config();
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** /* Configure the peripherals common clocks */
 136:Core/Src/main.c ****   PeriphCommonClock_Config();
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* USER CODE END SysInit */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* Initialize all configured peripherals */
 143:Core/Src/main.c ****   MX_GPIO_Init();
 144:Core/Src/main.c ****   MX_DMA_Init();
 145:Core/Src/main.c ****   MX_SPI1_Init();
ARM GAS  /tmp/ccMtz5r4.s 			page 4


 146:Core/Src/main.c ****   MX_I2C1_Init();
 147:Core/Src/main.c ****   MX_USB_OTG_FS_USB_Init();
 148:Core/Src/main.c ****   MX_SPI2_Init();
 149:Core/Src/main.c ****   MX_USART2_UART_Init();
 150:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* INITIALIZE TINYUSB */
 153:Core/Src/main.c ****   //tusb_init();
 154:Core/Src/main.c ****   //tud_init(BOARD_TUD_RHPORT);
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   // initialize transmit buffer for test case
 157:Core/Src/main.c ****   // START BIT
 158:Core/Src/main.c ****   SPI_TX_Buffer[0] = 0b00000001;
 159:Core/Src/main.c ****   // CHANNEL SELECT (JUST CHECK CH0 FOR NOW)
 160:Core/Src/main.c ****   SPI_TX_Buffer[1] = 0b10000000; // single ended, ch0 (top 4 bits)
 161:Core/Src/main.c ****   // NEED TO SEND THIRD BYTE (FULL DUPLEX), DONT CARE
 162:Core/Src/main.c ****   SPI_TX_Buffer[2] = 0b00000000;
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   // set slave address of i2c device
 165:Core/Src/main.c ****   uint8_t slave_address = 0b01011000;
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   //reset dac registers
 168:Core/Src/main.c ****   I2C_TX_Buffer[0] = 0b00010000; // send command byte, select OUT0
 169:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 170:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 171:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   int octave_num = 2;
 174:Core/Src/main.c ****   bool flag1 = false;
 175:Core/Src/main.c ****   bool flag2 = false;
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   // MIDI == 0 , DAC == 1
 178:Core/Src/main.c ****   bool output_state = 0;
 179:Core/Src/main.c ****   //volatile int PA_1_VAL = 0;
 180:Core/Src/main.c ****   //volatile int PA_2_VAL = 0;
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /*
 183:Core/Src/main.c ****   I2C_TX_Buffer[0] = slave_address; // set slave address to AD0 
 184:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 185:Core/Src/main.c ****   I2C_TX_Buffer[0] = 0b00010000; // send command byte, select OUT0
 186:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 187:Core/Src/main.c ****   */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   //I2C_TX_Buffer[0] = slave_address; // set slave address to AD0 -- put in header file!
 190:Core/Src/main.c ****   //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 191:Core/Src/main.c ****   //HAL_Delay(100);
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   //int i = 0;
 194:Core/Src/main.c ****   /* USER CODE END 2 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* Infinite loop */
 197:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 198:Core/Src/main.c ****   while (1) 
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****     //PA_1_VAL = HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_1);
 202:Core/Src/main.c ****     //PA_2_VAL = HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_2);
ARM GAS  /tmp/ccMtz5r4.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****     if (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) && !flag1){
 205:Core/Src/main.c ****       octave_num = octave_num + 1;
 206:Core/Src/main.c ****       if(octave_num > 4) octave_num = 4;
 207:Core/Src/main.c ****       flag1 = true;
 208:Core/Src/main.c ****     }
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****     if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)) flag1 = false;
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****     if (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) && !flag2){
 213:Core/Src/main.c ****       octave_num = octave_num - 1;
 214:Core/Src/main.c ****       if(octave_num < 0) octave_num = 0;
 215:Core/Src/main.c ****       flag2 = true;
 216:Core/Src/main.c ****     }
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****     if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2)) flag2 = false;
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****     // SPI ADC TEST (IN BLOCKING MODE)
 221:Core/Src/main.c ****     for (int i = 0; i < 8; i++) {
 222:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 223:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 224:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 225:Core/Src/main.c ****     // one full duplex interaction
 226:Core/Src/main.c ****     HAL_SPI_TransmitReceive (&hspi1, SPI_TX_Buffer, SPI_RX_Buffer, 3, 1000);
 227:Core/Src/main.c ****     // now need to parse data
 228:Core/Src/main.c ****     ADC1_VAL[i] = (((SPI_RX_Buffer[1]&0x03)<<8)|SPI_RX_Buffer[2]);
 229:Core/Src/main.c ****     // default CS to be high
 230:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 231:Core/Src/main.c ****     //if(i == 7) i = 0;
 232:Core/Src/main.c ****     //else i++; 
 233:Core/Src/main.c ****     }
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****     for (int i = 0; i < 8; i++) {
 236:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 237:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 238:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 239:Core/Src/main.c ****     // one full duplex interaction
 240:Core/Src/main.c ****     HAL_SPI_TransmitReceive (&hspi1, SPI_TX_Buffer, SPI_RX_Buffer, 3, 1000);
 241:Core/Src/main.c ****     // now need to parse data
 242:Core/Src/main.c ****     ADC2_VAL[i] = (((SPI_RX_Buffer[1]&0x03)<<8)|SPI_RX_Buffer[2]);
 243:Core/Src/main.c ****     // default CS to be high
 244:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 245:Core/Src/main.c ****     }
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****     /* CHECK OUTPUT SWITCH, SEND 0x00 from DAC if in MIDI mode*/
 248:Core/Src/main.c ****     if (!HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_8)){
 249:Core/Src/main.c ****     /* Read through all DAC channels in output buffer, set output on ADC accordingly */
 250:Core/Src/main.c ****       I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 251:Core/Src/main.c ****       I2C_TX_Buffer[1] = HALL_TO_DAC(ADC1_VAL,ADC2_VAL,octave_num); // data byte, corresponds to ea
 252:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 253:Core/Src/main.c ****     }
 254:Core/Src/main.c ****     /* EVENTUALLY should send DAC = 0 (set gate also eventually) AND midi signal */
 255:Core/Src/main.c ****     else{
 256:Core/Src/main.c ****       I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 257:Core/Src/main.c ****       I2C_TX_Buffer[1] = 0x0; // data byte, corresponds to each channel of one 8 channel DAC (event
 258:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 259:Core/Src/main.c ****     }
ARM GAS  /tmp/ccMtz5r4.s 			page 6


 260:Core/Src/main.c ****     /* I2C protocol test -- move test cases to auxiliary files */
 261:Core/Src/main.c ****     
 262:Core/Src/main.c ****     //I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 263:Core/Src/main.c ****     //I2C_TX_Buffer[1] = 0xFF; // data byte, full VREF
 264:Core/Src/main.c ****     //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 265:Core/Src/main.c ****     //HAL_Delay(1000);
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****     //I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 268:Core/Src/main.c ****     //I2C_TX_Buffer[1] = 0x80; // data byte, half VREF
 269:Core/Src/main.c ****     //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 270:Core/Src/main.c ****     //HAL_Delay(1000);
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****     //I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 273:Core/Src/main.c ****     //I2C_TX_Buffer[1] = 0x0; // data byte, GND
 274:Core/Src/main.c ****     //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 275:Core/Src/main.c ****     //HAL_Delay(1000);
 276:Core/Src/main.c ****     
 277:Core/Src/main.c ****     //tud_task(); // tinyusb device task
 278:Core/Src/main.c ****     //midi_task();
 279:Core/Src/main.c ****     //HAL_Delay(1000);
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****     /* USER CODE END WHILE */
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 284:Core/Src/main.c ****   }
 285:Core/Src/main.c ****   /* USER CODE END 3 */
 286:Core/Src/main.c **** }
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** /**
 289:Core/Src/main.c ****   * @brief System Clock Configuration
 290:Core/Src/main.c ****   * @retval None
 291:Core/Src/main.c ****   */
 292:Core/Src/main.c **** void SystemClock_Config(void)
 293:Core/Src/main.c **** {
 294:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 295:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 298:Core/Src/main.c ****   */
 299:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 300:Core/Src/main.c ****   {
 301:Core/Src/main.c ****     Error_Handler();
 302:Core/Src/main.c ****   }
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 305:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 306:Core/Src/main.c ****   */
 307:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 308:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 309:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 310:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 311:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 312:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 313:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 314:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 315:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 316:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
ARM GAS  /tmp/ccMtz5r4.s 			page 7


 317:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 318:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 319:Core/Src/main.c ****   {
 320:Core/Src/main.c ****     Error_Handler();
 321:Core/Src/main.c ****   }
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 324:Core/Src/main.c ****   */
 325:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 326:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 327:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 328:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 329:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 330:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 333:Core/Src/main.c ****   {
 334:Core/Src/main.c ****     Error_Handler();
 335:Core/Src/main.c ****   }
 336:Core/Src/main.c **** }
 337:Core/Src/main.c **** 
 338:Core/Src/main.c **** /**
 339:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 340:Core/Src/main.c ****   * @retval None
 341:Core/Src/main.c ****   */
 342:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 343:Core/Src/main.c **** {
 344:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /** Initializes the peripherals clock
 347:Core/Src/main.c ****   */
 348:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 349:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 350:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 351:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 352:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 353:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 354:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 355:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 356:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 357:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 358:Core/Src/main.c ****   {
 359:Core/Src/main.c ****     Error_Handler();
 360:Core/Src/main.c ****   }
 361:Core/Src/main.c **** }
 362:Core/Src/main.c **** 
 363:Core/Src/main.c **** /**
 364:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 365:Core/Src/main.c ****   * @param None
 366:Core/Src/main.c ****   * @retval None
 367:Core/Src/main.c ****   */
 368:Core/Src/main.c **** static void MX_I2C1_Init(void)
 369:Core/Src/main.c **** {
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
ARM GAS  /tmp/ccMtz5r4.s 			page 8


 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 376:Core/Src/main.c **** 
 377:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 378:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 379:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 380:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 381:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 382:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 383:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 384:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 385:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 386:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 387:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 388:Core/Src/main.c ****   {
 389:Core/Src/main.c ****     Error_Handler();
 390:Core/Src/main.c ****   }
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /** Configure Analogue filter
 393:Core/Src/main.c ****   */
 394:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 395:Core/Src/main.c ****   {
 396:Core/Src/main.c ****     Error_Handler();
 397:Core/Src/main.c ****   }
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   /** Configure Digital filter
 400:Core/Src/main.c ****   */
 401:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 402:Core/Src/main.c ****   {
 403:Core/Src/main.c ****     Error_Handler();
 404:Core/Src/main.c ****   }
 405:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c **** }
 410:Core/Src/main.c **** 
 411:Core/Src/main.c **** /**
 412:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 413:Core/Src/main.c ****   * @param None
 414:Core/Src/main.c ****   * @retval None
 415:Core/Src/main.c ****   */
 416:Core/Src/main.c **** static void MX_SPI1_Init(void)
 417:Core/Src/main.c **** {
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 422:Core/Src/main.c **** 
 423:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 424:Core/Src/main.c **** 
 425:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 426:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 427:Core/Src/main.c ****   hspi1.Instance = SPI1;
 428:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 429:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 430:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
ARM GAS  /tmp/ccMtz5r4.s 			page 9


 431:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 432:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 433:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 434:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 435:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 436:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 437:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 438:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 439:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 440:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 441:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 442:Core/Src/main.c ****   {
 443:Core/Src/main.c ****     Error_Handler();
 444:Core/Src/main.c ****   }
 445:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 448:Core/Src/main.c **** 
 449:Core/Src/main.c **** }
 450:Core/Src/main.c **** 
 451:Core/Src/main.c **** /**
 452:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 453:Core/Src/main.c ****   * @param None
 454:Core/Src/main.c ****   * @retval None
 455:Core/Src/main.c ****   */
 456:Core/Src/main.c **** static void MX_SPI2_Init(void)
 457:Core/Src/main.c **** {
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 466:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 467:Core/Src/main.c ****   hspi2.Instance = SPI2;
 468:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 469:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 470:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 471:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 472:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 473:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 474:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 475:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 476:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 477:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 478:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 479:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 480:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 481:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 482:Core/Src/main.c ****   {
 483:Core/Src/main.c ****     Error_Handler();
 484:Core/Src/main.c ****   }
 485:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
ARM GAS  /tmp/ccMtz5r4.s 			page 10


 488:Core/Src/main.c **** 
 489:Core/Src/main.c **** }
 490:Core/Src/main.c **** 
 491:Core/Src/main.c **** /**
 492:Core/Src/main.c ****   * @brief USART2 Initialization Function
 493:Core/Src/main.c ****   * @param None
 494:Core/Src/main.c ****   * @retval None
 495:Core/Src/main.c ****   */
 496:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 497:Core/Src/main.c **** {
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 500:Core/Src/main.c **** 
 501:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 506:Core/Src/main.c ****   huart2.Instance = USART2;
 507:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 508:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 509:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 510:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 511:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 512:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 513:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 514:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 515:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 516:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 517:Core/Src/main.c ****   {
 518:Core/Src/main.c ****     Error_Handler();
 519:Core/Src/main.c ****   }
 520:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 521:Core/Src/main.c **** 
 522:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 523:Core/Src/main.c **** 
 524:Core/Src/main.c **** }
 525:Core/Src/main.c **** 
 526:Core/Src/main.c **** /**
 527:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 528:Core/Src/main.c ****   * @param None
 529:Core/Src/main.c ****   * @retval None
 530:Core/Src/main.c ****   */
 531:Core/Src/main.c **** static void MX_USB_OTG_FS_USB_Init(void)
 532:Core/Src/main.c **** {
 533:Core/Src/main.c **** 
 534:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 535:Core/Src/main.c **** 
 536:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 539:Core/Src/main.c **** 
 540:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 541:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 542:Core/Src/main.c **** 
 543:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 544:Core/Src/main.c **** 
ARM GAS  /tmp/ccMtz5r4.s 			page 11


 545:Core/Src/main.c **** }
 546:Core/Src/main.c **** 
 547:Core/Src/main.c **** /**
 548:Core/Src/main.c ****   * Enable DMA controller clock
 549:Core/Src/main.c ****   */
 550:Core/Src/main.c **** static void MX_DMA_Init(void)
 551:Core/Src/main.c **** {
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   /* DMA controller clock enable */
 554:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 555:Core/Src/main.c **** 
 556:Core/Src/main.c ****   /* DMA interrupt init */
 557:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 558:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 559:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 560:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 561:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 562:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 563:Core/Src/main.c ****   /* DMA1_Channel4_IRQn interrupt configuration */
 564:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 565:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 566:Core/Src/main.c **** 
 567:Core/Src/main.c **** }
 568:Core/Src/main.c **** 
 569:Core/Src/main.c **** /**
 570:Core/Src/main.c ****   * @brief GPIO Initialization Function
 571:Core/Src/main.c ****   * @param None
 572:Core/Src/main.c ****   * @retval None
 573:Core/Src/main.c ****   */
 574:Core/Src/main.c **** static void MX_GPIO_Init(void)
 575:Core/Src/main.c **** {
  28              		.loc 1 575 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8DB0     		sub	sp, sp, #52
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 88
 576:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 576 3 view .LVU1
  48              		.loc 1 576 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0794     		str	r4, [sp, #28]
  51 000a 0894     		str	r4, [sp, #32]
  52 000c 0994     		str	r4, [sp, #36]
ARM GAS  /tmp/ccMtz5r4.s 			page 12


  53 000e 0A94     		str	r4, [sp, #40]
  54 0010 0B94     		str	r4, [sp, #44]
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 579:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 579 3 is_stmt 1 view .LVU3
  56              	.LBB12:
  57              		.loc 1 579 3 view .LVU4
  58              		.loc 1 579 3 view .LVU5
  59 0012 A84B     		ldr	r3, .L3
  60 0014 DA6C     		ldr	r2, [r3, #76]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a DA64     		str	r2, [r3, #76]
  63              		.loc 1 579 3 view .LVU6
  64 001c DA6C     		ldr	r2, [r3, #76]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 579 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE12:
  70              		.loc 1 579 3 view .LVU8
 580:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  71              		.loc 1 580 3 view .LVU9
  72              	.LBB13:
  73              		.loc 1 580 3 view .LVU10
  74              		.loc 1 580 3 view .LVU11
  75 0026 DA6C     		ldr	r2, [r3, #76]
  76 0028 42F00402 		orr	r2, r2, #4
  77 002c DA64     		str	r2, [r3, #76]
  78              		.loc 1 580 3 view .LVU12
  79 002e DA6C     		ldr	r2, [r3, #76]
  80 0030 02F00402 		and	r2, r2, #4
  81 0034 0292     		str	r2, [sp, #8]
  82              		.loc 1 580 3 view .LVU13
  83 0036 029A     		ldr	r2, [sp, #8]
  84              	.LBE13:
  85              		.loc 1 580 3 view .LVU14
 581:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  86              		.loc 1 581 3 view .LVU15
  87              	.LBB14:
  88              		.loc 1 581 3 view .LVU16
  89              		.loc 1 581 3 view .LVU17
  90 0038 DA6C     		ldr	r2, [r3, #76]
  91 003a 42F08002 		orr	r2, r2, #128
  92 003e DA64     		str	r2, [r3, #76]
  93              		.loc 1 581 3 view .LVU18
  94 0040 DA6C     		ldr	r2, [r3, #76]
  95 0042 02F08002 		and	r2, r2, #128
  96 0046 0392     		str	r2, [sp, #12]
  97              		.loc 1 581 3 view .LVU19
  98 0048 039A     		ldr	r2, [sp, #12]
  99              	.LBE14:
 100              		.loc 1 581 3 view .LVU20
 582:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 101              		.loc 1 582 3 view .LVU21
 102              	.LBB15:
 103              		.loc 1 582 3 view .LVU22
ARM GAS  /tmp/ccMtz5r4.s 			page 13


 104              		.loc 1 582 3 view .LVU23
 105 004a DA6C     		ldr	r2, [r3, #76]
 106 004c 42F00102 		orr	r2, r2, #1
 107 0050 DA64     		str	r2, [r3, #76]
 108              		.loc 1 582 3 view .LVU24
 109 0052 DA6C     		ldr	r2, [r3, #76]
 110 0054 02F00102 		and	r2, r2, #1
 111 0058 0492     		str	r2, [sp, #16]
 112              		.loc 1 582 3 view .LVU25
 113 005a 049A     		ldr	r2, [sp, #16]
 114              	.LBE15:
 115              		.loc 1 582 3 view .LVU26
 583:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 116              		.loc 1 583 3 view .LVU27
 117              	.LBB16:
 118              		.loc 1 583 3 view .LVU28
 119              		.loc 1 583 3 view .LVU29
 120 005c DA6C     		ldr	r2, [r3, #76]
 121 005e 42F00202 		orr	r2, r2, #2
 122 0062 DA64     		str	r2, [r3, #76]
 123              		.loc 1 583 3 view .LVU30
 124 0064 DA6C     		ldr	r2, [r3, #76]
 125 0066 02F00202 		and	r2, r2, #2
 126 006a 0592     		str	r2, [sp, #20]
 127              		.loc 1 583 3 view .LVU31
 128 006c 059A     		ldr	r2, [sp, #20]
 129              	.LBE16:
 130              		.loc 1 583 3 view .LVU32
 584:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 131              		.loc 1 584 3 view .LVU33
 132              	.LBB17:
 133              		.loc 1 584 3 view .LVU34
 134              		.loc 1 584 3 view .LVU35
 135 006e DA6C     		ldr	r2, [r3, #76]
 136 0070 42F00802 		orr	r2, r2, #8
 137 0074 DA64     		str	r2, [r3, #76]
 138              		.loc 1 584 3 view .LVU36
 139 0076 DB6C     		ldr	r3, [r3, #76]
 140 0078 03F00803 		and	r3, r3, #8
 141 007c 0693     		str	r3, [sp, #24]
 142              		.loc 1 584 3 view .LVU37
 143 007e 069B     		ldr	r3, [sp, #24]
 144              	.LBE17:
 145              		.loc 1 584 3 view .LVU38
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 587:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 146              		.loc 1 587 3 view .LVU39
 147 0080 8D4F     		ldr	r7, .L3+4
 148 0082 2246     		mov	r2, r4
 149 0084 41F60961 		movw	r1, #7689
 150 0088 3846     		mov	r0, r7
 151 008a FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 588:Core/Src/main.c ****                           |GPIO_PIN_12|XL_CS_Pin, GPIO_PIN_RESET);
 589:Core/Src/main.c **** 
 590:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
ARM GAS  /tmp/ccMtz5r4.s 			page 14


 591:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 153              		.loc 1 591 3 view .LVU40
 154 008e 2246     		mov	r2, r4
 155 0090 2021     		movs	r1, #32
 156 0092 4FF09040 		mov	r0, #1207959552
 157 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL1:
 592:Core/Src/main.c **** 
 593:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 594:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 159              		.loc 1 594 3 view .LVU41
 160 009a DFF82482 		ldr	r8, .L3+12
 161 009e 2246     		mov	r2, r4
 162 00a0 0C21     		movs	r1, #12
 163 00a2 4046     		mov	r0, r8
 164 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 165              	.LVL2:
 595:Core/Src/main.c **** 
 596:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 597:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 166              		.loc 1 597 3 view .LVU42
 167 00a8 DFF818A2 		ldr	r10, .L3+16
 168 00ac 2246     		mov	r2, r4
 169 00ae 4FF40061 		mov	r1, #2048
 170 00b2 5046     		mov	r0, r10
 171 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL3:
 598:Core/Src/main.c **** 
 599:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 600:Core/Src/main.c ****   HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 173              		.loc 1 600 3 view .LVU43
 174 00b8 2246     		mov	r2, r4
 175 00ba 8021     		movs	r1, #128
 176 00bc 7F48     		ldr	r0, .L3+8
 177 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 178              	.LVL4:
 601:Core/Src/main.c **** 
 602:Core/Src/main.c ****   /*Configure GPIO pins : SAI1_MCK_Pin SAI1_FS_Pin SAI1_SCK_Pin SAI1_SD_Pin
 603:Core/Src/main.c ****                            AUDIO_DIN_Pin */
 604:Core/Src/main.c ****   GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin
 179              		.loc 1 604 3 view .LVU44
 180              		.loc 1 604 23 is_stmt 0 view .LVU45
 181 00c2 F423     		movs	r3, #244
 182 00c4 0793     		str	r3, [sp, #28]
 605:Core/Src/main.c ****                           |AUDIO_DIN_Pin;
 606:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183              		.loc 1 606 3 is_stmt 1 view .LVU46
 184              		.loc 1 606 24 is_stmt 0 view .LVU47
 185 00c6 0226     		movs	r6, #2
 186 00c8 0896     		str	r6, [sp, #32]
 607:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 607 3 is_stmt 1 view .LVU48
 188              		.loc 1 607 24 is_stmt 0 view .LVU49
 189 00ca 0994     		str	r4, [sp, #36]
 608:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 190              		.loc 1 608 3 is_stmt 1 view .LVU50
 191              		.loc 1 608 25 is_stmt 0 view .LVU51
ARM GAS  /tmp/ccMtz5r4.s 			page 15


 192 00cc 4FF00309 		mov	r9, #3
 193 00d0 CDF82890 		str	r9, [sp, #40]
 609:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 194              		.loc 1 609 3 is_stmt 1 view .LVU52
 195              		.loc 1 609 29 is_stmt 0 view .LVU53
 196 00d4 0D23     		movs	r3, #13
 197 00d6 0B93     		str	r3, [sp, #44]
 610:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 198              		.loc 1 610 3 is_stmt 1 view .LVU54
 199 00d8 07A9     		add	r1, sp, #28
 200 00da 3846     		mov	r0, r7
 201 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL5:
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   /*Configure GPIO pin : AUDIO_RST_Pin */
 613:Core/Src/main.c ****   GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 203              		.loc 1 613 3 view .LVU55
 204              		.loc 1 613 23 is_stmt 0 view .LVU56
 205 00e0 0823     		movs	r3, #8
 206 00e2 0793     		str	r3, [sp, #28]
 614:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 207              		.loc 1 614 3 is_stmt 1 view .LVU57
 208              		.loc 1 614 24 is_stmt 0 view .LVU58
 209 00e4 0125     		movs	r5, #1
 210 00e6 0895     		str	r5, [sp, #32]
 615:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 615 3 is_stmt 1 view .LVU59
 212              		.loc 1 615 24 is_stmt 0 view .LVU60
 213 00e8 0994     		str	r4, [sp, #36]
 616:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 214              		.loc 1 616 3 is_stmt 1 view .LVU61
 215              		.loc 1 616 25 is_stmt 0 view .LVU62
 216 00ea 0A96     		str	r6, [sp, #40]
 617:Core/Src/main.c ****   HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 217              		.loc 1 617 3 is_stmt 1 view .LVU63
 218 00ec 07A9     		add	r1, sp, #28
 219 00ee 3846     		mov	r0, r7
 220 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL6:
 618:Core/Src/main.c **** 
 619:Core/Src/main.c ****   /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
 620:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 222              		.loc 1 620 3 view .LVU64
 223              		.loc 1 620 23 is_stmt 0 view .LVU65
 224 00f4 4FF41053 		mov	r3, #9216
 225 00f8 0793     		str	r3, [sp, #28]
 621:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 226              		.loc 1 621 3 is_stmt 1 view .LVU66
 227              		.loc 1 621 24 is_stmt 0 view .LVU67
 228 00fa 4FF4901B 		mov	fp, #1179648
 229 00fe CDF820B0 		str	fp, [sp, #32]
 622:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 230              		.loc 1 622 3 is_stmt 1 view .LVU68
 231              		.loc 1 622 24 is_stmt 0 view .LVU69
 232 0102 0994     		str	r4, [sp, #36]
 623:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 233              		.loc 1 623 3 is_stmt 1 view .LVU70
ARM GAS  /tmp/ccMtz5r4.s 			page 16


 234 0104 07A9     		add	r1, sp, #28
 235 0106 5046     		mov	r0, r10
 236 0108 FFF7FEFF 		bl	HAL_GPIO_Init
 237              	.LVL7:
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****   /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin PC6
 626:Core/Src/main.c ****                            PC7 PC8 PC9 */
 627:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin|GPIO_PIN_6
 238              		.loc 1 627 3 view .LVU71
 239              		.loc 1 627 23 is_stmt 0 view .LVU72
 240 010c 40F2C733 		movw	r3, #967
 241 0110 0793     		str	r3, [sp, #28]
 628:Core/Src/main.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 629:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 242              		.loc 1 629 3 is_stmt 1 view .LVU73
 243              		.loc 1 629 24 is_stmt 0 view .LVU74
 244 0112 0894     		str	r4, [sp, #32]
 630:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 245              		.loc 1 630 3 is_stmt 1 view .LVU75
 246              		.loc 1 630 24 is_stmt 0 view .LVU76
 247 0114 0994     		str	r4, [sp, #36]
 631:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 248              		.loc 1 631 3 is_stmt 1 view .LVU77
 249 0116 07A9     		add	r1, sp, #28
 250 0118 5046     		mov	r0, r10
 251 011a FFF7FEFF 		bl	HAL_GPIO_Init
 252              	.LVL8:
 632:Core/Src/main.c **** 
 633:Core/Src/main.c ****   /*Configure GPIO pins : VLCD_Pin SEG22_Pin SEG1_Pin */
 634:Core/Src/main.c ****   GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin;
 253              		.loc 1 634 3 view .LVU78
 254              		.loc 1 634 23 is_stmt 0 view .LVU79
 255 011e 3823     		movs	r3, #56
 256 0120 0793     		str	r3, [sp, #28]
 635:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 257              		.loc 1 635 3 is_stmt 1 view .LVU80
 258              		.loc 1 635 24 is_stmt 0 view .LVU81
 259 0122 0896     		str	r6, [sp, #32]
 636:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 636 3 is_stmt 1 view .LVU82
 261              		.loc 1 636 24 is_stmt 0 view .LVU83
 262 0124 0994     		str	r4, [sp, #36]
 637:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 263              		.loc 1 637 3 is_stmt 1 view .LVU84
 264              		.loc 1 637 25 is_stmt 0 view .LVU85
 265 0126 0A94     		str	r4, [sp, #40]
 638:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 266              		.loc 1 638 3 is_stmt 1 view .LVU86
 267              		.loc 1 638 29 is_stmt 0 view .LVU87
 268 0128 0B23     		movs	r3, #11
 269 012a 0B93     		str	r3, [sp, #44]
 639:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 270              		.loc 1 639 3 is_stmt 1 view .LVU88
 271 012c 07A9     		add	r1, sp, #28
 272 012e 5046     		mov	r0, r10
 273 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL9:
ARM GAS  /tmp/ccMtz5r4.s 			page 17


 640:Core/Src/main.c **** 
 641:Core/Src/main.c ****   /*Configure GPIO pins : PA0 PA1 PA2 */
 642:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 275              		.loc 1 642 3 view .LVU89
 276              		.loc 1 642 23 is_stmt 0 view .LVU90
 277 0134 0723     		movs	r3, #7
 278 0136 0793     		str	r3, [sp, #28]
 643:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 279              		.loc 1 643 3 is_stmt 1 view .LVU91
 280              		.loc 1 643 24 is_stmt 0 view .LVU92
 281 0138 0894     		str	r4, [sp, #32]
 644:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 282              		.loc 1 644 3 is_stmt 1 view .LVU93
 283              		.loc 1 644 24 is_stmt 0 view .LVU94
 284 013a 0995     		str	r5, [sp, #36]
 645:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 285              		.loc 1 645 3 is_stmt 1 view .LVU95
 286 013c 07A9     		add	r1, sp, #28
 287 013e 4FF09040 		mov	r0, #1207959552
 288 0142 FFF7FEFF 		bl	HAL_GPIO_Init
 289              	.LVL10:
 646:Core/Src/main.c **** 
 647:Core/Src/main.c ****   /*Configure GPIO pin : JOY_UP_Pin */
 648:Core/Src/main.c ****   GPIO_InitStruct.Pin = JOY_UP_Pin;
 290              		.loc 1 648 3 view .LVU96
 291              		.loc 1 648 23 is_stmt 0 view .LVU97
 292 0146 0823     		movs	r3, #8
 293 0148 0793     		str	r3, [sp, #28]
 649:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 294              		.loc 1 649 3 is_stmt 1 view .LVU98
 295              		.loc 1 649 24 is_stmt 0 view .LVU99
 296 014a 0894     		str	r4, [sp, #32]
 650:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 297              		.loc 1 650 3 is_stmt 1 view .LVU100
 298              		.loc 1 650 24 is_stmt 0 view .LVU101
 299 014c 0996     		str	r6, [sp, #36]
 651:Core/Src/main.c ****   HAL_GPIO_Init(JOY_UP_GPIO_Port, &GPIO_InitStruct);
 300              		.loc 1 651 3 is_stmt 1 view .LVU102
 301 014e 07A9     		add	r1, sp, #28
 302 0150 4FF09040 		mov	r0, #1207959552
 303 0154 FFF7FEFF 		bl	HAL_GPIO_Init
 304              	.LVL11:
 652:Core/Src/main.c **** 
 653:Core/Src/main.c ****   /*Configure GPIO pin : MFX_WAKEUP_Pin */
 654:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 305              		.loc 1 654 3 view .LVU103
 306              		.loc 1 654 23 is_stmt 0 view .LVU104
 307 0158 1023     		movs	r3, #16
 308 015a 0793     		str	r3, [sp, #28]
 655:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 309              		.loc 1 655 3 is_stmt 1 view .LVU105
 310              		.loc 1 655 24 is_stmt 0 view .LVU106
 311 015c CDF820B0 		str	fp, [sp, #32]
 656:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 656 3 is_stmt 1 view .LVU107
 313              		.loc 1 656 24 is_stmt 0 view .LVU108
 314 0160 0994     		str	r4, [sp, #36]
ARM GAS  /tmp/ccMtz5r4.s 			page 18


 657:Core/Src/main.c ****   HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 315              		.loc 1 657 3 is_stmt 1 view .LVU109
 316 0162 07A9     		add	r1, sp, #28
 317 0164 4FF09040 		mov	r0, #1207959552
 318 0168 FFF7FEFF 		bl	HAL_GPIO_Init
 319              	.LVL12:
 658:Core/Src/main.c **** 
 659:Core/Src/main.c ****   /*Configure GPIO pin : PA5 */
 660:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_5;
 320              		.loc 1 660 3 view .LVU110
 321              		.loc 1 660 23 is_stmt 0 view .LVU111
 322 016c 2023     		movs	r3, #32
 323 016e 0793     		str	r3, [sp, #28]
 661:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 324              		.loc 1 661 3 is_stmt 1 view .LVU112
 325              		.loc 1 661 24 is_stmt 0 view .LVU113
 326 0170 0895     		str	r5, [sp, #32]
 662:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 327              		.loc 1 662 3 is_stmt 1 view .LVU114
 328              		.loc 1 662 24 is_stmt 0 view .LVU115
 329 0172 0994     		str	r4, [sp, #36]
 663:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 330              		.loc 1 663 3 is_stmt 1 view .LVU116
 331              		.loc 1 663 25 is_stmt 0 view .LVU117
 332 0174 0A94     		str	r4, [sp, #40]
 664:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 333              		.loc 1 664 3 is_stmt 1 view .LVU118
 334 0176 07A9     		add	r1, sp, #28
 335 0178 4FF09040 		mov	r0, #1207959552
 336 017c FFF7FEFF 		bl	HAL_GPIO_Init
 337              	.LVL13:
 665:Core/Src/main.c **** 
 666:Core/Src/main.c ****   /*Configure GPIO pins : SEG21_Pin SEG2_Pin SEG20_Pin SEG3_Pin
 667:Core/Src/main.c ****                            SEG19_Pin SEG4_Pin SEG11_Pin SEG12_Pin
 668:Core/Src/main.c ****                            COM3_Pin */
 669:Core/Src/main.c ****   GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 338              		.loc 1 669 3 view .LVU119
 339              		.loc 1 669 23 is_stmt 0 view .LVU120
 340 0180 4FF23323 		movw	r3, #62003
 341 0184 0793     		str	r3, [sp, #28]
 670:Core/Src/main.c ****                           |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
 671:Core/Src/main.c ****                           |COM3_Pin;
 672:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 342              		.loc 1 672 3 is_stmt 1 view .LVU121
 343              		.loc 1 672 24 is_stmt 0 view .LVU122
 344 0186 0896     		str	r6, [sp, #32]
 673:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 345              		.loc 1 673 3 is_stmt 1 view .LVU123
 346              		.loc 1 673 24 is_stmt 0 view .LVU124
 347 0188 0994     		str	r4, [sp, #36]
 674:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 348              		.loc 1 674 3 is_stmt 1 view .LVU125
 349              		.loc 1 674 25 is_stmt 0 view .LVU126
 350 018a 0A94     		str	r4, [sp, #40]
 675:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 351              		.loc 1 675 3 is_stmt 1 view .LVU127
 352              		.loc 1 675 29 is_stmt 0 view .LVU128
ARM GAS  /tmp/ccMtz5r4.s 			page 19


 353 018c 0B23     		movs	r3, #11
 354 018e 0B93     		str	r3, [sp, #44]
 676:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 355              		.loc 1 676 3 is_stmt 1 view .LVU129
 356 0190 07A9     		add	r1, sp, #28
 357 0192 4046     		mov	r0, r8
 358 0194 FFF7FEFF 		bl	HAL_GPIO_Init
 359              	.LVL14:
 677:Core/Src/main.c **** 
 678:Core/Src/main.c ****   /*Configure GPIO pin : LD_R_Pin */
 679:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD_R_Pin;
 360              		.loc 1 679 3 view .LVU130
 361              		.loc 1 679 23 is_stmt 0 view .LVU131
 362 0198 0423     		movs	r3, #4
 363 019a 0793     		str	r3, [sp, #28]
 680:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 364              		.loc 1 680 3 is_stmt 1 view .LVU132
 365              		.loc 1 680 24 is_stmt 0 view .LVU133
 366 019c 0895     		str	r5, [sp, #32]
 681:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 367              		.loc 1 681 3 is_stmt 1 view .LVU134
 368              		.loc 1 681 24 is_stmt 0 view .LVU135
 369 019e 0995     		str	r5, [sp, #36]
 682:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 370              		.loc 1 682 3 is_stmt 1 view .LVU136
 371              		.loc 1 682 25 is_stmt 0 view .LVU137
 372 01a0 CDF82890 		str	r9, [sp, #40]
 683:Core/Src/main.c ****   HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 373              		.loc 1 683 3 is_stmt 1 view .LVU138
 374 01a4 07A9     		add	r1, sp, #28
 375 01a6 4046     		mov	r0, r8
 376 01a8 FFF7FEFF 		bl	HAL_GPIO_Init
 377              	.LVL15:
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****   /*Configure GPIO pin : PE8 */
 686:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 378              		.loc 1 686 3 view .LVU139
 379              		.loc 1 686 23 is_stmt 0 view .LVU140
 380 01ac 4FF48073 		mov	r3, #256
 381 01b0 0793     		str	r3, [sp, #28]
 687:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 382              		.loc 1 687 3 is_stmt 1 view .LVU141
 383              		.loc 1 687 24 is_stmt 0 view .LVU142
 384 01b2 0894     		str	r4, [sp, #32]
 688:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 385              		.loc 1 688 3 is_stmt 1 view .LVU143
 386              		.loc 1 688 24 is_stmt 0 view .LVU144
 387 01b4 0995     		str	r5, [sp, #36]
 689:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 388              		.loc 1 689 3 is_stmt 1 view .LVU145
 389 01b6 07A9     		add	r1, sp, #28
 390 01b8 3846     		mov	r0, r7
 391 01ba FFF7FEFF 		bl	HAL_GPIO_Init
 392              	.LVL16:
 690:Core/Src/main.c **** 
 691:Core/Src/main.c ****   /*Configure GPIO pins : PE9 PE10 PE11 PE12
 692:Core/Src/main.c ****                            XL_CS_Pin */
ARM GAS  /tmp/ccMtz5r4.s 			page 20


 693:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 393              		.loc 1 693 3 view .LVU146
 394              		.loc 1 693 23 is_stmt 0 view .LVU147
 395 01be 41F60163 		movw	r3, #7681
 396 01c2 0793     		str	r3, [sp, #28]
 694:Core/Src/main.c ****                           |XL_CS_Pin;
 695:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 397              		.loc 1 695 3 is_stmt 1 view .LVU148
 398              		.loc 1 695 24 is_stmt 0 view .LVU149
 399 01c4 0895     		str	r5, [sp, #32]
 696:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 400              		.loc 1 696 3 is_stmt 1 view .LVU150
 401              		.loc 1 696 24 is_stmt 0 view .LVU151
 402 01c6 0994     		str	r4, [sp, #36]
 697:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 403              		.loc 1 697 3 is_stmt 1 view .LVU152
 404              		.loc 1 697 25 is_stmt 0 view .LVU153
 405 01c8 0A94     		str	r4, [sp, #40]
 698:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 406              		.loc 1 698 3 is_stmt 1 view .LVU154
 407 01ca 07A9     		add	r1, sp, #28
 408 01cc 3846     		mov	r0, r7
 409 01ce FFF7FEFF 		bl	HAL_GPIO_Init
 410              	.LVL17:
 699:Core/Src/main.c **** 
 700:Core/Src/main.c ****   /*Configure GPIO pins : MFX_I2C_SLC_Pin MFX_I2C_SDA_Pin */
 701:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 411              		.loc 1 701 3 view .LVU155
 412              		.loc 1 701 23 is_stmt 0 view .LVU156
 413 01d2 4FF44063 		mov	r3, #3072
 414 01d6 0793     		str	r3, [sp, #28]
 702:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 415              		.loc 1 702 3 is_stmt 1 view .LVU157
 416              		.loc 1 702 24 is_stmt 0 view .LVU158
 417 01d8 1223     		movs	r3, #18
 418 01da 0893     		str	r3, [sp, #32]
 703:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 419              		.loc 1 703 3 is_stmt 1 view .LVU159
 420              		.loc 1 703 24 is_stmt 0 view .LVU160
 421 01dc 0994     		str	r4, [sp, #36]
 704:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 422              		.loc 1 704 3 is_stmt 1 view .LVU161
 423              		.loc 1 704 25 is_stmt 0 view .LVU162
 424 01de CDF82890 		str	r9, [sp, #40]
 705:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 425              		.loc 1 705 3 is_stmt 1 view .LVU163
 426              		.loc 1 705 29 is_stmt 0 view .LVU164
 427 01e2 0423     		movs	r3, #4
 428 01e4 0B93     		str	r3, [sp, #44]
 706:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 429              		.loc 1 706 3 is_stmt 1 view .LVU165
 430 01e6 07A9     		add	r1, sp, #28
 431 01e8 4046     		mov	r0, r8
 432 01ea FFF7FEFF 		bl	HAL_GPIO_Init
 433              	.LVL18:
 707:Core/Src/main.c **** 
 708:Core/Src/main.c ****   /*Configure GPIO pins : SEG18_Pin SEG5_Pin SEG17_Pin SEG6_Pin
ARM GAS  /tmp/ccMtz5r4.s 			page 21


 709:Core/Src/main.c ****                            SEG16_Pin SEG7_Pin SEG15_Pin SEG8_Pin */
 710:Core/Src/main.c ****   GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 434              		.loc 1 710 3 view .LVU166
 435              		.loc 1 710 23 is_stmt 0 view .LVU167
 436 01ee 4FF47F43 		mov	r3, #65280
 437 01f2 0793     		str	r3, [sp, #28]
 711:Core/Src/main.c ****                           |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
 712:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 438              		.loc 1 712 3 is_stmt 1 view .LVU168
 439              		.loc 1 712 24 is_stmt 0 view .LVU169
 440 01f4 0896     		str	r6, [sp, #32]
 713:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 441              		.loc 1 713 3 is_stmt 1 view .LVU170
 442              		.loc 1 713 24 is_stmt 0 view .LVU171
 443 01f6 0994     		str	r4, [sp, #36]
 714:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 444              		.loc 1 714 3 is_stmt 1 view .LVU172
 445              		.loc 1 714 25 is_stmt 0 view .LVU173
 446 01f8 0A94     		str	r4, [sp, #40]
 715:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 447              		.loc 1 715 3 is_stmt 1 view .LVU174
 448              		.loc 1 715 29 is_stmt 0 view .LVU175
 449 01fa 0B23     		movs	r3, #11
 450 01fc 0B93     		str	r3, [sp, #44]
 716:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 451              		.loc 1 716 3 is_stmt 1 view .LVU176
 452 01fe 07A9     		add	r1, sp, #28
 453 0200 2E48     		ldr	r0, .L3+8
 454 0202 FFF7FEFF 		bl	HAL_GPIO_Init
 455              	.LVL19:
 717:Core/Src/main.c **** 
 718:Core/Src/main.c ****   /*Configure GPIO pins : COM0_Pin COM1_Pin SEG10_Pin */
 719:Core/Src/main.c ****   GPIO_InitStruct.Pin = COM0_Pin|COM1_Pin|SEG10_Pin;
 456              		.loc 1 719 3 view .LVU177
 457              		.loc 1 719 23 is_stmt 0 view .LVU178
 458 0206 4FF40343 		mov	r3, #33536
 459 020a 0793     		str	r3, [sp, #28]
 720:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 460              		.loc 1 720 3 is_stmt 1 view .LVU179
 461              		.loc 1 720 24 is_stmt 0 view .LVU180
 462 020c 0896     		str	r6, [sp, #32]
 721:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 463              		.loc 1 721 3 is_stmt 1 view .LVU181
 464              		.loc 1 721 24 is_stmt 0 view .LVU182
 465 020e 0994     		str	r4, [sp, #36]
 722:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 466              		.loc 1 722 3 is_stmt 1 view .LVU183
 467              		.loc 1 722 25 is_stmt 0 view .LVU184
 468 0210 0A94     		str	r4, [sp, #40]
 723:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 469              		.loc 1 723 3 is_stmt 1 view .LVU185
 470              		.loc 1 723 29 is_stmt 0 view .LVU186
 471 0212 0B23     		movs	r3, #11
 472 0214 0B93     		str	r3, [sp, #44]
 724:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 473              		.loc 1 724 3 is_stmt 1 view .LVU187
 474 0216 07A9     		add	r1, sp, #28
ARM GAS  /tmp/ccMtz5r4.s 			page 22


 475 0218 4FF09040 		mov	r0, #1207959552
 476 021c FFF7FEFF 		bl	HAL_GPIO_Init
 477              	.LVL20:
 725:Core/Src/main.c **** 
 726:Core/Src/main.c ****   /*Configure GPIO pins : PA10 OTG_FS_DM_Pin OTG_FS_DP_Pin */
 727:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 478              		.loc 1 727 3 view .LVU188
 479              		.loc 1 727 23 is_stmt 0 view .LVU189
 480 0220 4FF4E053 		mov	r3, #7168
 481 0224 0793     		str	r3, [sp, #28]
 728:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 482              		.loc 1 728 3 is_stmt 1 view .LVU190
 483              		.loc 1 728 24 is_stmt 0 view .LVU191
 484 0226 0896     		str	r6, [sp, #32]
 729:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 485              		.loc 1 729 3 is_stmt 1 view .LVU192
 486              		.loc 1 729 24 is_stmt 0 view .LVU193
 487 0228 0994     		str	r4, [sp, #36]
 730:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 488              		.loc 1 730 3 is_stmt 1 view .LVU194
 489              		.loc 1 730 25 is_stmt 0 view .LVU195
 490 022a CDF82890 		str	r9, [sp, #40]
 731:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 491              		.loc 1 731 3 is_stmt 1 view .LVU196
 492              		.loc 1 731 29 is_stmt 0 view .LVU197
 493 022e 0A23     		movs	r3, #10
 494 0230 0B93     		str	r3, [sp, #44]
 732:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 495              		.loc 1 732 3 is_stmt 1 view .LVU198
 496 0232 07A9     		add	r1, sp, #28
 497 0234 4FF09040 		mov	r0, #1207959552
 498 0238 FFF7FEFF 		bl	HAL_GPIO_Init
 499              	.LVL21:
 733:Core/Src/main.c **** 
 734:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_VBUS_Pin */
 735:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 500              		.loc 1 735 3 view .LVU199
 501              		.loc 1 735 23 is_stmt 0 view .LVU200
 502 023c 4FF40063 		mov	r3, #2048
 503 0240 0793     		str	r3, [sp, #28]
 736:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 504              		.loc 1 736 3 is_stmt 1 view .LVU201
 505              		.loc 1 736 24 is_stmt 0 view .LVU202
 506 0242 0895     		str	r5, [sp, #32]
 737:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 507              		.loc 1 737 3 is_stmt 1 view .LVU203
 508              		.loc 1 737 24 is_stmt 0 view .LVU204
 509 0244 0994     		str	r4, [sp, #36]
 738:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 510              		.loc 1 738 3 is_stmt 1 view .LVU205
 511              		.loc 1 738 25 is_stmt 0 view .LVU206
 512 0246 0A94     		str	r4, [sp, #40]
 739:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 513              		.loc 1 739 3 is_stmt 1 view .LVU207
 514 0248 07A9     		add	r1, sp, #28
 515 024a 5046     		mov	r0, r10
 516 024c FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccMtz5r4.s 			page 23


 517              	.LVL22:
 740:Core/Src/main.c **** 
 741:Core/Src/main.c ****   /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
 742:Core/Src/main.c ****   GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 518              		.loc 1 742 3 view .LVU208
 519              		.loc 1 742 23 is_stmt 0 view .LVU209
 520 0250 0523     		movs	r3, #5
 521 0252 0793     		str	r3, [sp, #28]
 743:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 522              		.loc 1 743 3 is_stmt 1 view .LVU210
 523              		.loc 1 743 24 is_stmt 0 view .LVU211
 524 0254 CDF820B0 		str	fp, [sp, #32]
 744:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 525              		.loc 1 744 3 is_stmt 1 view .LVU212
 526              		.loc 1 744 24 is_stmt 0 view .LVU213
 527 0258 0994     		str	r4, [sp, #36]
 745:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 528              		.loc 1 745 3 is_stmt 1 view .LVU214
 529 025a 07A9     		add	r1, sp, #28
 530 025c 1748     		ldr	r0, .L3+8
 531 025e FFF7FEFF 		bl	HAL_GPIO_Init
 532              	.LVL23:
 746:Core/Src/main.c **** 
 747:Core/Src/main.c ****   /*Configure GPIO pin : GYRO_CS_Pin */
 748:Core/Src/main.c ****   GPIO_InitStruct.Pin = GYRO_CS_Pin;
 533              		.loc 1 748 3 view .LVU215
 534              		.loc 1 748 23 is_stmt 0 view .LVU216
 535 0262 8023     		movs	r3, #128
 536 0264 0793     		str	r3, [sp, #28]
 749:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 537              		.loc 1 749 3 is_stmt 1 view .LVU217
 538              		.loc 1 749 24 is_stmt 0 view .LVU218
 539 0266 0895     		str	r5, [sp, #32]
 750:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 540              		.loc 1 750 3 is_stmt 1 view .LVU219
 541              		.loc 1 750 24 is_stmt 0 view .LVU220
 542 0268 0994     		str	r4, [sp, #36]
 751:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 543              		.loc 1 751 3 is_stmt 1 view .LVU221
 544              		.loc 1 751 25 is_stmt 0 view .LVU222
 545 026a CDF82890 		str	r9, [sp, #40]
 752:Core/Src/main.c ****   HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 546              		.loc 1 752 3 is_stmt 1 view .LVU223
 547 026e 07A9     		add	r1, sp, #28
 548 0270 1248     		ldr	r0, .L3+8
 549 0272 FFF7FEFF 		bl	HAL_GPIO_Init
 550              	.LVL24:
 753:Core/Src/main.c **** 
 754:Core/Src/main.c ****   /*Configure GPIO pin : M3V3_REG_ON_Pin */
 755:Core/Src/main.c ****   GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 551              		.loc 1 755 3 view .LVU224
 552              		.loc 1 755 23 is_stmt 0 view .LVU225
 553 0276 0823     		movs	r3, #8
 554 0278 0793     		str	r3, [sp, #28]
 756:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 555              		.loc 1 756 3 is_stmt 1 view .LVU226
 556              		.loc 1 756 24 is_stmt 0 view .LVU227
ARM GAS  /tmp/ccMtz5r4.s 			page 24


 557 027a 0895     		str	r5, [sp, #32]
 757:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 558              		.loc 1 757 3 is_stmt 1 view .LVU228
 559              		.loc 1 757 24 is_stmt 0 view .LVU229
 560 027c 0994     		str	r4, [sp, #36]
 758:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 561              		.loc 1 758 3 is_stmt 1 view .LVU230
 562              		.loc 1 758 25 is_stmt 0 view .LVU231
 563 027e 0A94     		str	r4, [sp, #40]
 759:Core/Src/main.c ****   HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 564              		.loc 1 759 3 is_stmt 1 view .LVU232
 565 0280 07A9     		add	r1, sp, #28
 566 0282 4046     		mov	r0, r8
 567 0284 FFF7FEFF 		bl	HAL_GPIO_Init
 568              	.LVL25:
 760:Core/Src/main.c **** 
 761:Core/Src/main.c ****   /*Configure GPIO pin : GYRO_INT2_Pin */
 762:Core/Src/main.c ****   GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 569              		.loc 1 762 3 view .LVU233
 570              		.loc 1 762 23 is_stmt 0 view .LVU234
 571 0288 4FF48073 		mov	r3, #256
 572 028c 0793     		str	r3, [sp, #28]
 763:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 573              		.loc 1 763 3 is_stmt 1 view .LVU235
 574              		.loc 1 763 24 is_stmt 0 view .LVU236
 575 028e CDF820B0 		str	fp, [sp, #32]
 764:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 576              		.loc 1 764 3 is_stmt 1 view .LVU237
 577              		.loc 1 764 24 is_stmt 0 view .LVU238
 578 0292 0994     		str	r4, [sp, #36]
 765:Core/Src/main.c ****   HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 579              		.loc 1 765 3 is_stmt 1 view .LVU239
 580 0294 07A9     		add	r1, sp, #28
 581 0296 4046     		mov	r0, r8
 582 0298 FFF7FEFF 		bl	HAL_GPIO_Init
 583              	.LVL26:
 766:Core/Src/main.c **** 
 767:Core/Src/main.c ****   /*Configure GPIO pin : XL_INT_Pin */
 768:Core/Src/main.c ****   GPIO_InitStruct.Pin = XL_INT_Pin;
 584              		.loc 1 768 3 view .LVU240
 585              		.loc 1 768 23 is_stmt 0 view .LVU241
 586 029c 0796     		str	r6, [sp, #28]
 769:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 587              		.loc 1 769 3 is_stmt 1 view .LVU242
 588              		.loc 1 769 24 is_stmt 0 view .LVU243
 589 029e CDF820B0 		str	fp, [sp, #32]
 770:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 590              		.loc 1 770 3 is_stmt 1 view .LVU244
 591              		.loc 1 770 24 is_stmt 0 view .LVU245
 592 02a2 0994     		str	r4, [sp, #36]
 771:Core/Src/main.c ****   HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 593              		.loc 1 771 3 is_stmt 1 view .LVU246
 594 02a4 07A9     		add	r1, sp, #28
 595 02a6 3846     		mov	r0, r7
 596 02a8 FFF7FEFF 		bl	HAL_GPIO_Init
 597              	.LVL27:
 772:Core/Src/main.c **** 
ARM GAS  /tmp/ccMtz5r4.s 			page 25


 773:Core/Src/main.c **** }
 598              		.loc 1 773 1 is_stmt 0 view .LVU247
 599 02ac 0DB0     		add	sp, sp, #52
 600              	.LCFI2:
 601              		.cfi_def_cfa_offset 36
 602              		@ sp needed
 603 02ae BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 604              	.L4:
 605 02b2 00BF     		.align	2
 606              	.L3:
 607 02b4 00100240 		.word	1073876992
 608 02b8 00100048 		.word	1207963648
 609 02bc 000C0048 		.word	1207962624
 610 02c0 00040048 		.word	1207960576
 611 02c4 00080048 		.word	1207961600
 612              		.cfi_endproc
 613              	.LFE211:
 615              		.section	.text.MX_DMA_Init,"ax",%progbits
 616              		.align	1
 617              		.syntax unified
 618              		.thumb
 619              		.thumb_func
 620              		.fpu fpv4-sp-d16
 622              	MX_DMA_Init:
 623              	.LFB210:
 551:Core/Src/main.c **** 
 624              		.loc 1 551 1 is_stmt 1 view -0
 625              		.cfi_startproc
 626              		@ args = 0, pretend = 0, frame = 8
 627              		@ frame_needed = 0, uses_anonymous_args = 0
 628 0000 00B5     		push	{lr}
 629              	.LCFI3:
 630              		.cfi_def_cfa_offset 4
 631              		.cfi_offset 14, -4
 632 0002 83B0     		sub	sp, sp, #12
 633              	.LCFI4:
 634              		.cfi_def_cfa_offset 16
 554:Core/Src/main.c **** 
 635              		.loc 1 554 3 view .LVU249
 636              	.LBB18:
 554:Core/Src/main.c **** 
 637              		.loc 1 554 3 view .LVU250
 554:Core/Src/main.c **** 
 638              		.loc 1 554 3 view .LVU251
 639 0004 124B     		ldr	r3, .L7
 640 0006 9A6C     		ldr	r2, [r3, #72]
 641 0008 42F00102 		orr	r2, r2, #1
 642 000c 9A64     		str	r2, [r3, #72]
 554:Core/Src/main.c **** 
 643              		.loc 1 554 3 view .LVU252
 644 000e 9B6C     		ldr	r3, [r3, #72]
 645 0010 03F00103 		and	r3, r3, #1
 646 0014 0193     		str	r3, [sp, #4]
 554:Core/Src/main.c **** 
 647              		.loc 1 554 3 view .LVU253
 648 0016 019B     		ldr	r3, [sp, #4]
 649              	.LBE18:
ARM GAS  /tmp/ccMtz5r4.s 			page 26


 554:Core/Src/main.c **** 
 650              		.loc 1 554 3 view .LVU254
 558:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 651              		.loc 1 558 3 view .LVU255
 652 0018 0022     		movs	r2, #0
 653 001a 1146     		mov	r1, r2
 654 001c 0C20     		movs	r0, #12
 655 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 656              	.LVL28:
 559:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 657              		.loc 1 559 3 view .LVU256
 658 0022 0C20     		movs	r0, #12
 659 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 660              	.LVL29:
 561:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 661              		.loc 1 561 3 view .LVU257
 662 0028 0022     		movs	r2, #0
 663 002a 1146     		mov	r1, r2
 664 002c 0D20     		movs	r0, #13
 665 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 666              	.LVL30:
 562:Core/Src/main.c ****   /* DMA1_Channel4_IRQn interrupt configuration */
 667              		.loc 1 562 3 view .LVU258
 668 0032 0D20     		movs	r0, #13
 669 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 670              	.LVL31:
 564:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 671              		.loc 1 564 3 view .LVU259
 672 0038 0022     		movs	r2, #0
 673 003a 1146     		mov	r1, r2
 674 003c 0E20     		movs	r0, #14
 675 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 676              	.LVL32:
 565:Core/Src/main.c **** 
 677              		.loc 1 565 3 view .LVU260
 678 0042 0E20     		movs	r0, #14
 679 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 680              	.LVL33:
 567:Core/Src/main.c **** 
 681              		.loc 1 567 1 is_stmt 0 view .LVU261
 682 0048 03B0     		add	sp, sp, #12
 683              	.LCFI5:
 684              		.cfi_def_cfa_offset 4
 685              		@ sp needed
 686 004a 5DF804FB 		ldr	pc, [sp], #4
 687              	.L8:
 688 004e 00BF     		.align	2
 689              	.L7:
 690 0050 00100240 		.word	1073876992
 691              		.cfi_endproc
 692              	.LFE210:
 694              		.section	.text.tud_mount_cb,"ax",%progbits
 695              		.align	1
 696              		.weak	tud_mount_cb
 697              		.syntax unified
 698              		.thumb
 699              		.thumb_func
ARM GAS  /tmp/ccMtz5r4.s 			page 27


 700              		.fpu fpv4-sp-d16
 702              	tud_mount_cb:
 703              	.LFB212:
 774:Core/Src/main.c **** 
 775:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 776:Core/Src/main.c **** 
 777:Core/Src/main.c **** //--------------------------------------------------------------------+
 778:Core/Src/main.c **** // Device callbacks
 779:Core/Src/main.c **** //--------------------------------------------------------------------+
 780:Core/Src/main.c **** 
 781:Core/Src/main.c **** // Invoked when device is mounted
 782:Core/Src/main.c **** void tud_mount_cb(void)
 783:Core/Src/main.c **** {
 704              		.loc 1 783 1 is_stmt 1 view -0
 705              		.cfi_startproc
 706              		@ args = 0, pretend = 0, frame = 0
 707              		@ frame_needed = 0, uses_anonymous_args = 0
 708              		@ link register save eliminated.
 784:Core/Src/main.c ****   blink_interval_ms = BLINK_MOUNTED;
 709              		.loc 1 784 3 view .LVU263
 710              		.loc 1 784 21 is_stmt 0 view .LVU264
 711 0000 024B     		ldr	r3, .L10
 712 0002 4FF47A72 		mov	r2, #1000
 713 0006 1A60     		str	r2, [r3]
 785:Core/Src/main.c **** }
 714              		.loc 1 785 1 view .LVU265
 715 0008 7047     		bx	lr
 716              	.L11:
 717 000a 00BF     		.align	2
 718              	.L10:
 719 000c 00000000 		.word	.LANCHOR0
 720              		.cfi_endproc
 721              	.LFE212:
 723              		.section	.text.tud_umount_cb,"ax",%progbits
 724              		.align	1
 725              		.weak	tud_umount_cb
 726              		.syntax unified
 727              		.thumb
 728              		.thumb_func
 729              		.fpu fpv4-sp-d16
 731              	tud_umount_cb:
 732              	.LFB213:
 786:Core/Src/main.c **** 
 787:Core/Src/main.c **** // Invoked when device is unmounted
 788:Core/Src/main.c **** void tud_umount_cb(void)
 789:Core/Src/main.c **** {
 733              		.loc 1 789 1 is_stmt 1 view -0
 734              		.cfi_startproc
 735              		@ args = 0, pretend = 0, frame = 0
 736              		@ frame_needed = 0, uses_anonymous_args = 0
 737              		@ link register save eliminated.
 790:Core/Src/main.c ****   blink_interval_ms = BLINK_NOT_MOUNTED;
 738              		.loc 1 790 3 view .LVU267
 739              		.loc 1 790 21 is_stmt 0 view .LVU268
 740 0000 014B     		ldr	r3, .L13
 741 0002 FA22     		movs	r2, #250
 742 0004 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccMtz5r4.s 			page 28


 791:Core/Src/main.c **** }
 743              		.loc 1 791 1 view .LVU269
 744 0006 7047     		bx	lr
 745              	.L14:
 746              		.align	2
 747              	.L13:
 748 0008 00000000 		.word	.LANCHOR0
 749              		.cfi_endproc
 750              	.LFE213:
 752              		.section	.text.tud_suspend_cb,"ax",%progbits
 753              		.align	1
 754              		.weak	tud_suspend_cb
 755              		.syntax unified
 756              		.thumb
 757              		.thumb_func
 758              		.fpu fpv4-sp-d16
 760              	tud_suspend_cb:
 761              	.LVL34:
 762              	.LFB214:
 792:Core/Src/main.c **** 
 793:Core/Src/main.c **** // Invoked when usb bus is suspended
 794:Core/Src/main.c **** // remote_wakeup_en : if host allow us  to perform remote wakeup
 795:Core/Src/main.c **** // Within 7ms, device must draw an average of current less than 2.5 mA from bus
 796:Core/Src/main.c **** void tud_suspend_cb(bool remote_wakeup_en)
 797:Core/Src/main.c **** {
 763              		.loc 1 797 1 is_stmt 1 view -0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 0
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 767              		@ link register save eliminated.
 798:Core/Src/main.c ****   (void) remote_wakeup_en;
 768              		.loc 1 798 3 view .LVU271
 799:Core/Src/main.c ****   blink_interval_ms = BLINK_SUSPENDED;
 769              		.loc 1 799 3 view .LVU272
 770              		.loc 1 799 21 is_stmt 0 view .LVU273
 771 0000 024B     		ldr	r3, .L16
 772 0002 40F6C412 		movw	r2, #2500
 773 0006 1A60     		str	r2, [r3]
 800:Core/Src/main.c **** }
 774              		.loc 1 800 1 view .LVU274
 775 0008 7047     		bx	lr
 776              	.L17:
 777 000a 00BF     		.align	2
 778              	.L16:
 779 000c 00000000 		.word	.LANCHOR0
 780              		.cfi_endproc
 781              	.LFE214:
 783              		.section	.text.tud_resume_cb,"ax",%progbits
 784              		.align	1
 785              		.weak	tud_resume_cb
 786              		.syntax unified
 787              		.thumb
 788              		.thumb_func
 789              		.fpu fpv4-sp-d16
 791              	tud_resume_cb:
 792              	.LFB215:
 801:Core/Src/main.c **** 
ARM GAS  /tmp/ccMtz5r4.s 			page 29


 802:Core/Src/main.c **** // Invoked when usb bus is resumed
 803:Core/Src/main.c **** void tud_resume_cb(void)
 804:Core/Src/main.c **** {
 793              		.loc 1 804 1 is_stmt 1 view -0
 794              		.cfi_startproc
 795              		@ args = 0, pretend = 0, frame = 0
 796              		@ frame_needed = 0, uses_anonymous_args = 0
 797 0000 08B5     		push	{r3, lr}
 798              	.LCFI6:
 799              		.cfi_def_cfa_offset 8
 800              		.cfi_offset 3, -8
 801              		.cfi_offset 14, -4
 805:Core/Src/main.c ****   blink_interval_ms = tud_mounted() ? BLINK_MOUNTED : BLINK_NOT_MOUNTED;
 802              		.loc 1 805 3 view .LVU276
 803              		.loc 1 805 23 is_stmt 0 view .LVU277
 804 0002 FFF7FEFF 		bl	tud_mounted
 805              	.LVL35:
 806              		.loc 1 805 53 view .LVU278
 807 0006 20B1     		cbz	r0, .L20
 808 0008 4FF47A72 		mov	r2, #1000
 809              	.L19:
 810              		.loc 1 805 21 discriminator 4 view .LVU279
 811 000c 024B     		ldr	r3, .L22
 812 000e 1A60     		str	r2, [r3]
 806:Core/Src/main.c **** }
 813              		.loc 1 806 1 discriminator 4 view .LVU280
 814 0010 08BD     		pop	{r3, pc}
 815              	.L20:
 805:Core/Src/main.c ****   blink_interval_ms = tud_mounted() ? BLINK_MOUNTED : BLINK_NOT_MOUNTED;
 816              		.loc 1 805 53 view .LVU281
 817 0012 FA22     		movs	r2, #250
 818 0014 FAE7     		b	.L19
 819              	.L23:
 820 0016 00BF     		.align	2
 821              	.L22:
 822 0018 00000000 		.word	.LANCHOR0
 823              		.cfi_endproc
 824              	.LFE215:
 826              		.section	.text.midi_task,"ax",%progbits
 827              		.align	1
 828              		.global	midi_task
 829              		.syntax unified
 830              		.thumb
 831              		.thumb_func
 832              		.fpu fpv4-sp-d16
 834              	midi_task:
 835              	.LFB216:
 807:Core/Src/main.c **** 
 808:Core/Src/main.c **** // MIDI TASK-- SEPARATE FILE
 809:Core/Src/main.c **** 
 810:Core/Src/main.c **** void midi_task(void)
 811:Core/Src/main.c **** {
 836              		.loc 1 811 1 is_stmt 1 view -0
 837              		.cfi_startproc
 838              		@ args = 0, pretend = 0, frame = 16
 839              		@ frame_needed = 0, uses_anonymous_args = 0
 840 0000 30B5     		push	{r4, r5, lr}
ARM GAS  /tmp/ccMtz5r4.s 			page 30


 841              	.LCFI7:
 842              		.cfi_def_cfa_offset 12
 843              		.cfi_offset 4, -12
 844              		.cfi_offset 5, -8
 845              		.cfi_offset 14, -4
 846 0002 85B0     		sub	sp, sp, #20
 847              	.LCFI8:
 848              		.cfi_def_cfa_offset 32
 812:Core/Src/main.c ****   static uint32_t start_ms = 0;
 849              		.loc 1 812 3 view .LVU283
 813:Core/Src/main.c **** 
 814:Core/Src/main.c ****   uint8_t const cable_num = 0; // MIDI jack associated with USB endpoint
 850              		.loc 1 814 3 view .LVU284
 851              	.LVL36:
 815:Core/Src/main.c ****   uint8_t const channel   = 0; // 0 for channel 1
 852              		.loc 1 815 3 view .LVU285
 816:Core/Src/main.c **** 
 817:Core/Src/main.c ****   // The MIDI interface always creates input and output port/jack descriptors
 818:Core/Src/main.c ****   // regardless of these being used or not. Therefore incoming traffic should be read
 819:Core/Src/main.c ****   // (possibly just discarded) to avoid the sender blocking in IO
 820:Core/Src/main.c ****   uint8_t packet[4];
 853              		.loc 1 820 3 view .LVU286
 821:Core/Src/main.c ****   while ( tud_midi_available() ) tud_midi_packet_read(packet);
 854              		.loc 1 821 3 view .LVU287
 855              		.loc 1 821 9 is_stmt 0 view .LVU288
 856 0004 03E0     		b	.L25
 857              	.L26:
 858              		.loc 1 821 34 is_stmt 1 view .LVU289
 859              	.LVL37:
 860              	.LBB19:
 861              	.LBI19:
 862              		.file 2 "tinyusb/src/class/midi/midi_device.h"
   1:tinyusb/src/class/midi/midi_device.h **** /*
   2:tinyusb/src/class/midi/midi_device.h ****  * The MIT License (MIT)
   3:tinyusb/src/class/midi/midi_device.h ****  *
   4:tinyusb/src/class/midi/midi_device.h ****  * Copyright (c) 2019 Ha Thach (tinyusb.org)
   5:tinyusb/src/class/midi/midi_device.h ****  *
   6:tinyusb/src/class/midi/midi_device.h ****  * Permission is hereby granted, free of charge, to any person obtaining a copy
   7:tinyusb/src/class/midi/midi_device.h ****  * of this software and associated documentation files (the "Software"), to deal
   8:tinyusb/src/class/midi/midi_device.h ****  * in the Software without restriction, including without limitation the rights
   9:tinyusb/src/class/midi/midi_device.h ****  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  10:tinyusb/src/class/midi/midi_device.h ****  * copies of the Software, and to permit persons to whom the Software is
  11:tinyusb/src/class/midi/midi_device.h ****  * furnished to do so, subject to the following conditions:
  12:tinyusb/src/class/midi/midi_device.h ****  *
  13:tinyusb/src/class/midi/midi_device.h ****  * The above copyright notice and this permission notice shall be included in
  14:tinyusb/src/class/midi/midi_device.h ****  * all copies or substantial portions of the Software.
  15:tinyusb/src/class/midi/midi_device.h ****  *
  16:tinyusb/src/class/midi/midi_device.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17:tinyusb/src/class/midi/midi_device.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18:tinyusb/src/class/midi/midi_device.h ****  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  19:tinyusb/src/class/midi/midi_device.h ****  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20:tinyusb/src/class/midi/midi_device.h ****  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  21:tinyusb/src/class/midi/midi_device.h ****  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  22:tinyusb/src/class/midi/midi_device.h ****  * THE SOFTWARE.
  23:tinyusb/src/class/midi/midi_device.h ****  *
  24:tinyusb/src/class/midi/midi_device.h ****  * This file is part of the TinyUSB stack.
  25:tinyusb/src/class/midi/midi_device.h ****  */
ARM GAS  /tmp/ccMtz5r4.s 			page 31


  26:tinyusb/src/class/midi/midi_device.h **** 
  27:tinyusb/src/class/midi/midi_device.h **** #ifndef _TUSB_MIDI_DEVICE_H_
  28:tinyusb/src/class/midi/midi_device.h **** #define _TUSB_MIDI_DEVICE_H_
  29:tinyusb/src/class/midi/midi_device.h **** 
  30:tinyusb/src/class/midi/midi_device.h **** #include "class/audio/audio.h"
  31:tinyusb/src/class/midi/midi_device.h **** #include "midi.h"
  32:tinyusb/src/class/midi/midi_device.h **** 
  33:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  34:tinyusb/src/class/midi/midi_device.h **** // Class Driver Configuration
  35:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  36:tinyusb/src/class/midi/midi_device.h **** 
  37:tinyusb/src/class/midi/midi_device.h **** #if !defined(CFG_TUD_MIDI_EP_BUFSIZE) && defined(CFG_TUD_MIDI_EPSIZE)
  38:tinyusb/src/class/midi/midi_device.h ****   #warning CFG_TUD_MIDI_EPSIZE is renamed to CFG_TUD_MIDI_EP_BUFSIZE, please update to use the new 
  39:tinyusb/src/class/midi/midi_device.h ****   #define CFG_TUD_MIDI_EP_BUFSIZE    CFG_TUD_MIDI_EPSIZE
  40:tinyusb/src/class/midi/midi_device.h **** #endif
  41:tinyusb/src/class/midi/midi_device.h **** 
  42:tinyusb/src/class/midi/midi_device.h **** #ifndef CFG_TUD_MIDI_EP_BUFSIZE
  43:tinyusb/src/class/midi/midi_device.h ****   #define CFG_TUD_MIDI_EP_BUFSIZE     (TUD_OPT_HIGH_SPEED ? 512 : 64)
  44:tinyusb/src/class/midi/midi_device.h **** #endif
  45:tinyusb/src/class/midi/midi_device.h **** 
  46:tinyusb/src/class/midi/midi_device.h **** #ifdef __cplusplus
  47:tinyusb/src/class/midi/midi_device.h ****  extern "C" {
  48:tinyusb/src/class/midi/midi_device.h **** #endif
  49:tinyusb/src/class/midi/midi_device.h **** 
  50:tinyusb/src/class/midi/midi_device.h **** /** \addtogroup MIDI_Serial Serial
  51:tinyusb/src/class/midi/midi_device.h ****  *  @{
  52:tinyusb/src/class/midi/midi_device.h ****  *  \defgroup   MIDI_Serial_Device Device
  53:tinyusb/src/class/midi/midi_device.h ****  *  @{ */
  54:tinyusb/src/class/midi/midi_device.h **** 
  55:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  56:tinyusb/src/class/midi/midi_device.h **** // Application API (Multiple Interfaces)
  57:tinyusb/src/class/midi/midi_device.h **** // CFG_TUD_MIDI > 1
  58:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  59:tinyusb/src/class/midi/midi_device.h **** 
  60:tinyusb/src/class/midi/midi_device.h **** // Check if midi interface is mounted
  61:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_mounted      (uint8_t itf);
  62:tinyusb/src/class/midi/midi_device.h **** 
  63:tinyusb/src/class/midi/midi_device.h **** // Get the number of bytes available for reading
  64:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_available    (uint8_t itf, uint8_t cable_num);
  65:tinyusb/src/class/midi/midi_device.h **** 
  66:tinyusb/src/class/midi/midi_device.h **** // Read byte stream              (legacy)
  67:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_stream_read  (uint8_t itf, uint8_t cable_num, void* buffer, uint32_t bufsize);
  68:tinyusb/src/class/midi/midi_device.h **** 
  69:tinyusb/src/class/midi/midi_device.h **** // Write byte Stream             (legacy)
  70:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_stream_write (uint8_t itf, uint8_t cable_num, uint8_t const* buffer, uint32_t b
  71:tinyusb/src/class/midi/midi_device.h **** 
  72:tinyusb/src/class/midi/midi_device.h **** // Read event packet             (4 bytes)
  73:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_packet_read  (uint8_t itf, uint8_t packet[4]);
  74:tinyusb/src/class/midi/midi_device.h **** 
  75:tinyusb/src/class/midi/midi_device.h **** // Write event packet            (4 bytes)
  76:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_packet_write (uint8_t itf, uint8_t const packet[4]);
  77:tinyusb/src/class/midi/midi_device.h **** 
  78:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  79:tinyusb/src/class/midi/midi_device.h **** // Application API (Single Interface)
  80:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  81:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_mounted      (void);
  82:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_available    (void);
ARM GAS  /tmp/ccMtz5r4.s 			page 32


  83:tinyusb/src/class/midi/midi_device.h **** 
  84:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_read  (void* buffer, uint32_t bufsize);
  85:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_write (uint8_t cable_num, uint8_t const* buffer, uint32_t bu
  86:tinyusb/src/class/midi/midi_device.h **** 
  87:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_packet_read  (uint8_t packet[4]);
  88:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_packet_write (uint8_t const packet[4]);
  89:tinyusb/src/class/midi/midi_device.h **** 
  90:tinyusb/src/class/midi/midi_device.h **** //------------- Deprecated API name  -------------//
  91:tinyusb/src/class/midi/midi_device.h **** // TODO remove after 0.10.0 release
  92:tinyusb/src/class/midi/midi_device.h **** 
  93:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_read() is renamed to tud_midi_stream_read()")
  94:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_read (void* buffer, uint32_t bufsize)
  95:tinyusb/src/class/midi/midi_device.h **** {
  96:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_stream_read(buffer, bufsize);
  97:tinyusb/src/class/midi/midi_device.h **** }
  98:tinyusb/src/class/midi/midi_device.h **** 
  99:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_write() is renamed to tud_midi_stream_write()")
 100:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_write(uint8_t cable_num, uint8_t const* buffer, uint32_t bufsize)
 101:tinyusb/src/class/midi/midi_device.h **** {
 102:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_stream_write(cable_num, buffer, bufsize);
 103:tinyusb/src/class/midi/midi_device.h **** }
 104:tinyusb/src/class/midi/midi_device.h **** 
 105:tinyusb/src/class/midi/midi_device.h **** 
 106:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_send() is renamed to tud_midi_packet_write()")
 107:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_send(uint8_t packet[4])
 108:tinyusb/src/class/midi/midi_device.h **** {
 109:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_packet_write(packet);
 110:tinyusb/src/class/midi/midi_device.h **** }
 111:tinyusb/src/class/midi/midi_device.h **** 
 112:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_receive() is renamed to tud_midi_packet_read()")
 113:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_receive(uint8_t packet[4])
 114:tinyusb/src/class/midi/midi_device.h **** {
 115:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_packet_read(packet);
 116:tinyusb/src/class/midi/midi_device.h **** }
 117:tinyusb/src/class/midi/midi_device.h **** 
 118:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 119:tinyusb/src/class/midi/midi_device.h **** // Application Callback API (weak is optional)
 120:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 121:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_WEAK void tud_midi_rx_cb(uint8_t itf);
 122:tinyusb/src/class/midi/midi_device.h **** 
 123:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 124:tinyusb/src/class/midi/midi_device.h **** // Inline Functions
 125:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 126:tinyusb/src/class/midi/midi_device.h **** 
 127:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_mounted (void)
 128:tinyusb/src/class/midi/midi_device.h **** {
 129:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_mounted(0);
 130:tinyusb/src/class/midi/midi_device.h **** }
 131:tinyusb/src/class/midi/midi_device.h **** 
 132:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_available (void)
 133:tinyusb/src/class/midi/midi_device.h **** {
 134:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_available(0, 0);
 135:tinyusb/src/class/midi/midi_device.h **** }
 136:tinyusb/src/class/midi/midi_device.h **** 
 137:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_read (void* buffer, uint32_t bufsize)
 138:tinyusb/src/class/midi/midi_device.h **** {
 139:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_stream_read(0, 0, buffer, bufsize);
ARM GAS  /tmp/ccMtz5r4.s 			page 33


 140:tinyusb/src/class/midi/midi_device.h **** }
 141:tinyusb/src/class/midi/midi_device.h **** 
 142:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_write (uint8_t cable_num, uint8_t const* buffer, uint32_t bu
 143:tinyusb/src/class/midi/midi_device.h **** {
 144:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_stream_write(0, cable_num, buffer, bufsize);
 145:tinyusb/src/class/midi/midi_device.h **** }
 146:tinyusb/src/class/midi/midi_device.h **** 
 147:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_packet_read (uint8_t packet[4])
 863              		.loc 2 147 20 view .LVU290
 864              	.LBB20:
 148:tinyusb/src/class/midi/midi_device.h **** {
 149:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_packet_read(0, packet);
 865              		.loc 2 149 3 view .LVU291
 866              		.loc 2 149 10 is_stmt 0 view .LVU292
 867 0006 03A9     		add	r1, sp, #12
 868              	.LVL38:
 869              		.loc 2 149 10 view .LVU293
 870 0008 0020     		movs	r0, #0
 871 000a FFF7FEFF 		bl	tud_midi_n_packet_read
 872              	.LVL39:
 873              	.L25:
 874              		.loc 2 149 10 view .LVU294
 875              	.LBE20:
 876              	.LBE19:
 877              		.loc 1 821 9 is_stmt 1 discriminator 1 view .LVU295
 878              	.LBB21:
 879              	.LBI21:
 132:tinyusb/src/class/midi/midi_device.h **** {
 880              		.loc 2 132 24 discriminator 1 view .LVU296
 881              	.LBB22:
 134:tinyusb/src/class/midi/midi_device.h **** }
 882              		.loc 2 134 3 discriminator 1 view .LVU297
 134:tinyusb/src/class/midi/midi_device.h **** }
 883              		.loc 2 134 10 is_stmt 0 discriminator 1 view .LVU298
 884 000e 0021     		movs	r1, #0
 885 0010 0846     		mov	r0, r1
 886 0012 FFF7FEFF 		bl	tud_midi_n_available
 887              	.LVL40:
 888              	.LBE22:
 889              	.LBE21:
 890              		.loc 1 821 9 discriminator 1 view .LVU299
 891 0016 0028     		cmp	r0, #0
 892 0018 F5D1     		bne	.L26
 822:Core/Src/main.c **** 
 823:Core/Src/main.c ****   // send note periodically
 824:Core/Src/main.c ****   /* CONSIDER USING DELAY WITH SYSTICK HANDLER*/
 825:Core/Src/main.c ****   
 826:Core/Src/main.c ****   /*BELOW IS OLD IMPLEMENTATION USING INTERRUPT*/
 827:Core/Src/main.c ****   /*
 828:Core/Src/main.c ****   if (board_millis() - start_ms < 286) return; // not enough time
 829:Core/Src/main.c ****   start_ms += 286;
 830:Core/Src/main.c ****   */
 831:Core/Src/main.c **** 
 832:Core/Src/main.c ****   // Previous positions in the note sequence.
 833:Core/Src/main.c ****   int previous = (int) (note_pos - 1);
 893              		.loc 1 833 3 is_stmt 1 view .LVU300
 894              		.loc 1 833 34 is_stmt 0 view .LVU301
ARM GAS  /tmp/ccMtz5r4.s 			page 34


 895 001a 174B     		ldr	r3, .L32
 896 001c 1B68     		ldr	r3, [r3]
 897              	.LVL41:
 834:Core/Src/main.c **** 
 835:Core/Src/main.c ****   // If we currently are at position 0, set the
 836:Core/Src/main.c ****   // previous position to the last note in the sequence.
 837:Core/Src/main.c ****   if (previous < 0) previous = sizeof(note_sequence) - 1;
 898              		.loc 1 837 3 is_stmt 1 view .LVU302
 899              		.loc 1 837 6 is_stmt 0 view .LVU303
 900 001e 5D1E     		subs	r5, r3, #1
 901              	.LVL42:
 902              		.loc 1 837 6 view .LVU304
 903 0020 28D4     		bmi	.L31
 904              	.LVL43:
 905              	.L27:
 838:Core/Src/main.c **** 
 839:Core/Src/main.c ****   // Send Note On for current position at full velocity (127) on channel 1.
 840:Core/Src/main.c ****   uint8_t note_on[3] = { 0x90 | channel, note_sequence[note_pos], 127 };
 906              		.loc 1 840 3 is_stmt 1 view .LVU305
 907              		.loc 1 840 11 is_stmt 0 view .LVU306
 908 0022 9022     		movs	r2, #144
 909 0024 8DF80820 		strb	r2, [sp, #8]
 910              		.loc 1 840 55 view .LVU307
 911 0028 144C     		ldr	r4, .L32+4
 912 002a E35C     		ldrb	r3, [r4, r3]	@ zero_extendqisi2
 913              		.loc 1 840 11 view .LVU308
 914 002c 8DF80930 		strb	r3, [sp, #9]
 915 0030 7F23     		movs	r3, #127
 916 0032 8DF80A30 		strb	r3, [sp, #10]
 841:Core/Src/main.c ****   tud_midi_stream_write(cable_num, note_on, 3);
 917              		.loc 1 841 3 is_stmt 1 view .LVU309
 918              	.LVL44:
 919              	.LBB23:
 920              	.LBI23:
 142:tinyusb/src/class/midi/midi_device.h **** {
 921              		.loc 2 142 24 view .LVU310
 922              	.LBB24:
 144:tinyusb/src/class/midi/midi_device.h **** }
 923              		.loc 2 144 3 view .LVU311
 144:tinyusb/src/class/midi/midi_device.h **** }
 924              		.loc 2 144 10 is_stmt 0 view .LVU312
 925 0036 0323     		movs	r3, #3
 926 0038 02AA     		add	r2, sp, #8
 927              	.LVL45:
 144:tinyusb/src/class/midi/midi_device.h **** }
 928              		.loc 2 144 10 view .LVU313
 929 003a 0021     		movs	r1, #0
 930 003c 0846     		mov	r0, r1
 931 003e FFF7FEFF 		bl	tud_midi_n_stream_write
 932              	.LVL46:
 144:tinyusb/src/class/midi/midi_device.h **** }
 933              		.loc 2 144 10 view .LVU314
 934              	.LBE24:
 935              	.LBE23:
 842:Core/Src/main.c **** 
 843:Core/Src/main.c ****   // Send Note Off for previous note.
 844:Core/Src/main.c ****   uint8_t note_off[3] = { 0x80 | channel, note_sequence[previous], 0};
ARM GAS  /tmp/ccMtz5r4.s 			page 35


 936              		.loc 1 844 3 is_stmt 1 view .LVU315
 937              		.loc 1 844 11 is_stmt 0 view .LVU316
 938 0042 8023     		movs	r3, #128
 939 0044 8DF80430 		strb	r3, [sp, #4]
 940              		.loc 1 844 56 view .LVU317
 941 0048 635D     		ldrb	r3, [r4, r5]	@ zero_extendqisi2
 942              		.loc 1 844 11 view .LVU318
 943 004a 8DF80530 		strb	r3, [sp, #5]
 944 004e 0020     		movs	r0, #0
 945 0050 8DF80600 		strb	r0, [sp, #6]
 845:Core/Src/main.c ****   tud_midi_stream_write(cable_num, note_off, 3);
 946              		.loc 1 845 3 is_stmt 1 view .LVU319
 947              	.LVL47:
 948              	.LBB25:
 949              	.LBI25:
 142:tinyusb/src/class/midi/midi_device.h **** {
 950              		.loc 2 142 24 view .LVU320
 951              	.LBB26:
 144:tinyusb/src/class/midi/midi_device.h **** }
 952              		.loc 2 144 3 view .LVU321
 144:tinyusb/src/class/midi/midi_device.h **** }
 953              		.loc 2 144 10 is_stmt 0 view .LVU322
 954 0054 0323     		movs	r3, #3
 955 0056 01AA     		add	r2, sp, #4
 956              	.LVL48:
 144:tinyusb/src/class/midi/midi_device.h **** }
 957              		.loc 2 144 10 view .LVU323
 958 0058 0146     		mov	r1, r0
 959 005a FFF7FEFF 		bl	tud_midi_n_stream_write
 960              	.LVL49:
 144:tinyusb/src/class/midi/midi_device.h **** }
 961              		.loc 2 144 10 view .LVU324
 962              	.LBE26:
 963              	.LBE25:
 846:Core/Src/main.c **** 
 847:Core/Src/main.c ****   // Increment position
 848:Core/Src/main.c ****   note_pos++;
 964              		.loc 1 848 3 is_stmt 1 view .LVU325
 965              		.loc 1 848 11 is_stmt 0 view .LVU326
 966 005e 064A     		ldr	r2, .L32
 967 0060 1368     		ldr	r3, [r2]
 968 0062 0133     		adds	r3, r3, #1
 969 0064 1360     		str	r3, [r2]
 849:Core/Src/main.c **** 
 850:Core/Src/main.c ****   // If we are at the end of the sequence, start over.
 851:Core/Src/main.c ****   if (note_pos >= sizeof(note_sequence)) note_pos = 0;
 970              		.loc 1 851 3 is_stmt 1 view .LVU327
 971              		.loc 1 851 6 is_stmt 0 view .LVU328
 972 0066 3F2B     		cmp	r3, #63
 973 0068 02D9     		bls	.L24
 974              		.loc 1 851 42 is_stmt 1 discriminator 1 view .LVU329
 975              		.loc 1 851 51 is_stmt 0 discriminator 1 view .LVU330
 976 006a 1346     		mov	r3, r2
 977 006c 0022     		movs	r2, #0
 978 006e 1A60     		str	r2, [r3]
 979              	.L24:
 852:Core/Src/main.c **** }
ARM GAS  /tmp/ccMtz5r4.s 			page 36


 980              		.loc 1 852 1 view .LVU331
 981 0070 05B0     		add	sp, sp, #20
 982              	.LCFI9:
 983              		.cfi_remember_state
 984              		.cfi_def_cfa_offset 12
 985              		@ sp needed
 986 0072 30BD     		pop	{r4, r5, pc}
 987              	.LVL50:
 988              	.L31:
 989              	.LCFI10:
 990              		.cfi_restore_state
 837:Core/Src/main.c **** 
 991              		.loc 1 837 30 view .LVU332
 992 0074 3F25     		movs	r5, #63
 993              	.LVL51:
 837:Core/Src/main.c **** 
 994              		.loc 1 837 30 view .LVU333
 995 0076 D4E7     		b	.L27
 996              	.L33:
 997              		.align	2
 998              	.L32:
 999 0078 00000000 		.word	.LANCHOR1
 1000 007c 00000000 		.word	.LANCHOR2
 1001              		.cfi_endproc
 1002              	.LFE216:
 1004              		.section	.text.HALL_TO_DAC,"ax",%progbits
 1005              		.align	1
 1006              		.global	HALL_TO_DAC
 1007              		.syntax unified
 1008              		.thumb
 1009              		.thumb_func
 1010              		.fpu fpv4-sp-d16
 1012              	HALL_TO_DAC:
 1013              	.LVL52:
 1014              	.LFB217:
 853:Core/Src/main.c **** 
 854:Core/Src/main.c **** /* HALL EFFECT TO DAC OUTPUT CONVERSION */
 855:Core/Src/main.c **** 
 856:Core/Src/main.c **** uint8_t HALL_TO_DAC(uint32_t adc1_val[], uint32_t adc2_val[], int octave_num) {
 1015              		.loc 1 856 79 is_stmt 1 view -0
 1016              		.cfi_startproc
 1017              		@ args = 0, pretend = 0, frame = 0
 1018              		@ frame_needed = 0, uses_anonymous_args = 0
 1019              		@ link register save eliminated.
 857:Core/Src/main.c ****     int channel_num = 12;
 1020              		.loc 1 857 5 view .LVU335
 858:Core/Src/main.c ****     
 859:Core/Src/main.c ****    for (int i = 0; i < 12; i++) {
 1021              		.loc 1 859 4 view .LVU336
 1022              	.LBB27:
 1023              		.loc 1 859 9 view .LVU337
 1024              		.loc 1 859 13 is_stmt 0 view .LVU338
 1025 0000 0023     		movs	r3, #0
 1026              	.LVL53:
 1027              		.loc 1 859 20 is_stmt 1 view .LVU339
 1028              		.loc 1 859 4 is_stmt 0 view .LVU340
 1029 0002 0B2B     		cmp	r3, #11
ARM GAS  /tmp/ccMtz5r4.s 			page 37


 1030 0004 00F33281 		bgt	.L240
 1031              	.LBE27:
 856:Core/Src/main.c ****     int channel_num = 12;
 1032              		.loc 1 856 79 view .LVU341
 1033 0008 10B4     		push	{r4}
 1034              	.LCFI11:
 1035              		.cfi_def_cfa_offset 4
 1036              		.cfi_offset 4, -4
 1037 000a 0BE0     		b	.L39
 1038              	.L36:
 1039              	.LBB28:
 860:Core/Src/main.c ****         if (i < 6) {
 861:Core/Src/main.c ****             if (adc1_val[i] > 600) {
 862:Core/Src/main.c ****                 channel_num = i;
 863:Core/Src/main.c ****                 break;
 864:Core/Src/main.c ****             }
 865:Core/Src/main.c ****         } else {
 866:Core/Src/main.c ****             if (adc2_val[i - 6] > 600) {
 1040              		.loc 1 866 13 is_stmt 1 view .LVU342
 1041              		.loc 1 866 25 is_stmt 0 view .LVU343
 1042 000c 03F1804C 		add	ip, r3, #1073741824
 1043 0010 ACF1060C 		sub	ip, ip, #6
 1044 0014 51F82C40 		ldr	r4, [r1, ip, lsl #2]
 1045              		.loc 1 866 16 view .LVU344
 1046 0018 B4F5167F 		cmp	r4, #600
 1047 001c 0BD8     		bhi	.L37
 1048              	.L38:
 859:Core/Src/main.c ****         if (i < 6) {
 1049              		.loc 1 859 28 is_stmt 1 discriminator 2 view .LVU345
 859:Core/Src/main.c ****         if (i < 6) {
 1050              		.loc 1 859 29 is_stmt 0 discriminator 2 view .LVU346
 1051 001e 0133     		adds	r3, r3, #1
 1052              	.LVL54:
 859:Core/Src/main.c ****         if (i < 6) {
 1053              		.loc 1 859 20 is_stmt 1 discriminator 2 view .LVU347
 859:Core/Src/main.c ****         if (i < 6) {
 1054              		.loc 1 859 4 is_stmt 0 discriminator 2 view .LVU348
 1055 0020 0B2B     		cmp	r3, #11
 1056 0022 07DC     		bgt	.L241
 1057              	.L39:
 860:Core/Src/main.c ****         if (i < 6) {
 1058              		.loc 1 860 9 is_stmt 1 view .LVU349
 860:Core/Src/main.c ****         if (i < 6) {
 1059              		.loc 1 860 12 is_stmt 0 view .LVU350
 1060 0024 052B     		cmp	r3, #5
 1061 0026 F1DC     		bgt	.L36
 861:Core/Src/main.c ****                 channel_num = i;
 1062              		.loc 1 861 13 is_stmt 1 view .LVU351
 861:Core/Src/main.c ****                 channel_num = i;
 1063              		.loc 1 861 25 is_stmt 0 view .LVU352
 1064 0028 50F82340 		ldr	r4, [r0, r3, lsl #2]
 861:Core/Src/main.c ****                 channel_num = i;
 1065              		.loc 1 861 16 view .LVU353
 1066 002c B4F5167F 		cmp	r4, #600
 1067 0030 F5D9     		bls	.L38
 1068 0032 00E0     		b	.L37
 1069              	.L241:
ARM GAS  /tmp/ccMtz5r4.s 			page 38


 861:Core/Src/main.c ****                 channel_num = i;
 1070              		.loc 1 861 16 view .LVU354
 1071              	.LBE28:
 857:Core/Src/main.c ****     
 1072              		.loc 1 857 9 view .LVU355
 1073 0034 0C23     		movs	r3, #12
 1074              	.LVL55:
 1075              	.L37:
 867:Core/Src/main.c ****                 channel_num = i;
 868:Core/Src/main.c ****                 break;
 869:Core/Src/main.c ****             }
 870:Core/Src/main.c ****         }
 871:Core/Src/main.c ****     }
 872:Core/Src/main.c ****     
 873:Core/Src/main.c ****     if (octave_num == 0) { // 0-50
 1076              		.loc 1 873 5 is_stmt 1 view .LVU356
 1077              		.loc 1 873 8 is_stmt 0 view .LVU357
 1078 0036 2ABB     		cbnz	r2, .L40
 874:Core/Src/main.c ****         if (channel_num == 0) {
 1079              		.loc 1 874 9 is_stmt 1 view .LVU358
 1080              		.loc 1 874 12 is_stmt 0 view .LVU359
 1081 0038 002B     		cmp	r3, #0
 1082 003a 00F09D80 		beq	.L45
 875:Core/Src/main.c ****             return 3;
 876:Core/Src/main.c ****         } else if (channel_num == 1) {
 1083              		.loc 1 876 16 is_stmt 1 view .LVU360
 1084              		.loc 1 876 19 is_stmt 0 view .LVU361
 1085 003e 012B     		cmp	r3, #1
 1086 0040 00F09E80 		beq	.L46
 877:Core/Src/main.c ****             return 7;
 878:Core/Src/main.c ****         } else if (channel_num == 2) {
 1087              		.loc 1 878 16 is_stmt 1 view .LVU362
 1088              		.loc 1 878 19 is_stmt 0 view .LVU363
 1089 0044 022B     		cmp	r3, #2
 1090 0046 00F09D80 		beq	.L47
 879:Core/Src/main.c ****             return 11;
 880:Core/Src/main.c ****         } else if (channel_num == 3) {
 1091              		.loc 1 880 16 is_stmt 1 view .LVU364
 1092              		.loc 1 880 19 is_stmt 0 view .LVU365
 1093 004a 032B     		cmp	r3, #3
 1094 004c 00F09C80 		beq	.L48
 881:Core/Src/main.c ****             return 15;
 882:Core/Src/main.c ****         } else if (channel_num == 4) {
 1095              		.loc 1 882 16 is_stmt 1 view .LVU366
 1096              		.loc 1 882 19 is_stmt 0 view .LVU367
 1097 0050 042B     		cmp	r3, #4
 1098 0052 00F09B80 		beq	.L49
 883:Core/Src/main.c ****             return 19;
 884:Core/Src/main.c ****         } else if (channel_num == 5) {
 1099              		.loc 1 884 16 is_stmt 1 view .LVU368
 1100              		.loc 1 884 19 is_stmt 0 view .LVU369
 1101 0056 052B     		cmp	r3, #5
 1102 0058 00F09A80 		beq	.L50
 885:Core/Src/main.c ****             return 23;
 886:Core/Src/main.c ****         } else if (channel_num == 6) {
 1103              		.loc 1 886 16 is_stmt 1 view .LVU370
 1104              		.loc 1 886 19 is_stmt 0 view .LVU371
ARM GAS  /tmp/ccMtz5r4.s 			page 39


 1105 005c 062B     		cmp	r3, #6
 1106 005e 00F09980 		beq	.L51
 887:Core/Src/main.c ****             return 27;
 888:Core/Src/main.c ****         } else if (channel_num == 7) {
 1107              		.loc 1 888 16 is_stmt 1 view .LVU372
 1108              		.loc 1 888 19 is_stmt 0 view .LVU373
 1109 0062 072B     		cmp	r3, #7
 1110 0064 00F09880 		beq	.L52
 889:Core/Src/main.c ****             return 31;
 890:Core/Src/main.c ****         } else if (channel_num == 8) {
 1111              		.loc 1 890 16 is_stmt 1 view .LVU374
 1112              		.loc 1 890 19 is_stmt 0 view .LVU375
 1113 0068 082B     		cmp	r3, #8
 1114 006a 00F09780 		beq	.L53
 891:Core/Src/main.c ****             return 35;
 892:Core/Src/main.c ****         } else if (channel_num == 9) {
 1115              		.loc 1 892 16 is_stmt 1 view .LVU376
 1116              		.loc 1 892 19 is_stmt 0 view .LVU377
 1117 006e 092B     		cmp	r3, #9
 1118 0070 00F09680 		beq	.L54
 893:Core/Src/main.c ****             return 39;
 894:Core/Src/main.c ****         } else if (channel_num == 10) {
 1119              		.loc 1 894 16 is_stmt 1 view .LVU378
 1120              		.loc 1 894 19 is_stmt 0 view .LVU379
 1121 0074 0A2B     		cmp	r3, #10
 1122 0076 00F09580 		beq	.L55
 895:Core/Src/main.c ****             return 43;
 896:Core/Src/main.c ****         } else if (channel_num == 11) {
 1123              		.loc 1 896 16 is_stmt 1 view .LVU380
 1124              		.loc 1 896 19 is_stmt 0 view .LVU381
 1125 007a 0B2B     		cmp	r3, #11
 1126 007c 00F09480 		beq	.L56
 897:Core/Src/main.c ****             return 47;
 898:Core/Src/main.c ****         }
 899:Core/Src/main.c ****     } else if (octave_num == 1) { // 51-101
 900:Core/Src/main.c ****         if (channel_num == 0) {
 901:Core/Src/main.c ****             return 54;
 902:Core/Src/main.c ****         } else if (channel_num == 1) {
 903:Core/Src/main.c ****             return 58;
 904:Core/Src/main.c ****         } else if (channel_num == 2) {
 905:Core/Src/main.c ****             return 62;
 906:Core/Src/main.c ****         } else if (channel_num == 3) {
 907:Core/Src/main.c ****             return 66;
 908:Core/Src/main.c ****         } else if (channel_num == 4) {
 909:Core/Src/main.c ****             return 70;
 910:Core/Src/main.c ****         } else if (channel_num == 5) {
 911:Core/Src/main.c ****             return 74;
 912:Core/Src/main.c ****         } else if (channel_num == 6) {
 913:Core/Src/main.c ****             return 78;
 914:Core/Src/main.c ****         } else if (channel_num == 7) {
 915:Core/Src/main.c ****             return 82;
 916:Core/Src/main.c ****         } else if (channel_num == 8) {
 917:Core/Src/main.c ****             return 86;
 918:Core/Src/main.c ****         } else if (channel_num == 9) {
 919:Core/Src/main.c ****             return 90;
 920:Core/Src/main.c ****         } else if (channel_num == 10) {
 921:Core/Src/main.c ****             return 94;
ARM GAS  /tmp/ccMtz5r4.s 			page 40


 922:Core/Src/main.c ****         } else if (channel_num == 11) {
 923:Core/Src/main.c ****             return 98;
 924:Core/Src/main.c ****         }
 925:Core/Src/main.c ****     } else if (octave_num == 2) { // 102-152
 926:Core/Src/main.c ****         if (channel_num == 0) {
 927:Core/Src/main.c ****             return 105;
 928:Core/Src/main.c ****         } else if (channel_num == 1) {
 929:Core/Src/main.c ****             return 109;
 930:Core/Src/main.c ****         } else if (channel_num == 2) {
 931:Core/Src/main.c ****             return 113;
 932:Core/Src/main.c ****         } else if (channel_num == 3) {
 933:Core/Src/main.c ****             return 117;
 934:Core/Src/main.c ****         } else if (channel_num == 4) {
 935:Core/Src/main.c ****             return 121;
 936:Core/Src/main.c ****         } else if (channel_num == 5) {
 937:Core/Src/main.c ****             return 125;
 938:Core/Src/main.c ****         } else if (channel_num == 6) {
 939:Core/Src/main.c ****             return 129;
 940:Core/Src/main.c ****         } else if (channel_num == 7) {
 941:Core/Src/main.c ****             return 133;
 942:Core/Src/main.c ****         } else if (channel_num == 8) {
 943:Core/Src/main.c ****             return 137;
 944:Core/Src/main.c ****         } else if (channel_num == 9) {
 945:Core/Src/main.c ****             return 141;
 946:Core/Src/main.c ****         } else if (channel_num == 10) {
 947:Core/Src/main.c ****             return 145;
 948:Core/Src/main.c ****         } else if (channel_num == 11) {
 949:Core/Src/main.c ****             return 149;
 950:Core/Src/main.c ****         }
 951:Core/Src/main.c ****     } else if (octave_num == 3) { // 153-203
 952:Core/Src/main.c ****         if (channel_num == 0) {
 953:Core/Src/main.c ****             return 156;
 954:Core/Src/main.c ****         } else if (channel_num == 1) {
 955:Core/Src/main.c ****             return 160;
 956:Core/Src/main.c ****         } else if (channel_num == 2) {
 957:Core/Src/main.c ****             return 164;
 958:Core/Src/main.c ****         } else if (channel_num == 3) {
 959:Core/Src/main.c ****             return 168;
 960:Core/Src/main.c ****         } else if (channel_num == 4) {
 961:Core/Src/main.c ****             return 172;
 962:Core/Src/main.c ****         } else if (channel_num == 5) {
 963:Core/Src/main.c ****             return 176;
 964:Core/Src/main.c ****         } else if (channel_num == 6) {
 965:Core/Src/main.c ****             return 180;
 966:Core/Src/main.c ****         } else if (channel_num == 7) {
 967:Core/Src/main.c ****             return 184;
 968:Core/Src/main.c ****         } else if (channel_num == 8) {
 969:Core/Src/main.c ****             return 188;
 970:Core/Src/main.c ****         } else if (channel_num == 9) {
 971:Core/Src/main.c ****             return 192;
 972:Core/Src/main.c ****         } else if (channel_num == 10) {
 973:Core/Src/main.c ****             return 196;
 974:Core/Src/main.c ****         } else if (channel_num == 11) {
 975:Core/Src/main.c ****             return 200;
 976:Core/Src/main.c ****         }
 977:Core/Src/main.c ****     } else { // 204-255
 978:Core/Src/main.c ****         if (channel_num == 0) {
ARM GAS  /tmp/ccMtz5r4.s 			page 41


 979:Core/Src/main.c ****             return 207;
 980:Core/Src/main.c ****         } else if (channel_num == 1) {
 981:Core/Src/main.c ****             return 211;
 982:Core/Src/main.c ****         } else if (channel_num == 2) {
 983:Core/Src/main.c ****             return 215;
 984:Core/Src/main.c ****         } else if (channel_num == 3) {
 985:Core/Src/main.c ****             return 219;
 986:Core/Src/main.c ****         } else if (channel_num == 4) {
 987:Core/Src/main.c ****             return 223;
 988:Core/Src/main.c ****         } else if (channel_num == 5) {
 989:Core/Src/main.c ****             return 227;
 990:Core/Src/main.c ****         } else if (channel_num == 6) {
 991:Core/Src/main.c ****             return 231;
 992:Core/Src/main.c ****         } else if (channel_num == 7) {
 993:Core/Src/main.c ****             return 235;
 994:Core/Src/main.c ****         } else if (channel_num == 8) {
 995:Core/Src/main.c ****             return 239;
 996:Core/Src/main.c ****         } else if (channel_num == 9) {
 997:Core/Src/main.c ****             return 243;
 998:Core/Src/main.c ****         } else if (channel_num == 10) {
 999:Core/Src/main.c ****             return 247;
1000:Core/Src/main.c ****         } else if (channel_num == 11) {
1001:Core/Src/main.c ****             return 251;
1002:Core/Src/main.c ****         }
1003:Core/Src/main.c ****     }
1004:Core/Src/main.c ****     return 0;
 1127              		.loc 1 1004 12 view .LVU382
 1128 0080 0020     		movs	r0, #0
 1129              	.LVL56:
 1130              		.loc 1 1004 12 view .LVU383
 1131 0082 7AE0     		b	.L41
 1132              	.LVL57:
 1133              	.L40:
 899:Core/Src/main.c ****         if (channel_num == 0) {
 1134              		.loc 1 899 12 is_stmt 1 view .LVU384
 899:Core/Src/main.c ****         if (channel_num == 0) {
 1135              		.loc 1 899 15 is_stmt 0 view .LVU385
 1136 0084 012A     		cmp	r2, #1
 1137 0086 29D0     		beq	.L242
 925:Core/Src/main.c ****         if (channel_num == 0) {
 1138              		.loc 1 925 12 is_stmt 1 view .LVU386
 925:Core/Src/main.c ****         if (channel_num == 0) {
 1139              		.loc 1 925 15 is_stmt 0 view .LVU387
 1140 0088 022A     		cmp	r2, #2
 1141 008a 41D0     		beq	.L243
 951:Core/Src/main.c ****         if (channel_num == 0) {
 1142              		.loc 1 951 12 is_stmt 1 view .LVU388
 951:Core/Src/main.c ****         if (channel_num == 0) {
 1143              		.loc 1 951 15 is_stmt 0 view .LVU389
 1144 008c 032A     		cmp	r2, #3
 1145 008e 59D0     		beq	.L244
 978:Core/Src/main.c ****             return 207;
 1146              		.loc 1 978 9 is_stmt 1 view .LVU390
 978:Core/Src/main.c ****             return 207;
 1147              		.loc 1 978 12 is_stmt 0 view .LVU391
 1148 0090 002B     		cmp	r3, #0
 1149 0092 00F0D380 		beq	.L93
ARM GAS  /tmp/ccMtz5r4.s 			page 42


 980:Core/Src/main.c ****             return 211;
 1150              		.loc 1 980 16 is_stmt 1 view .LVU392
 980:Core/Src/main.c ****             return 211;
 1151              		.loc 1 980 19 is_stmt 0 view .LVU393
 1152 0096 012B     		cmp	r3, #1
 1153 0098 00F0D280 		beq	.L94
 982:Core/Src/main.c ****             return 215;
 1154              		.loc 1 982 16 is_stmt 1 view .LVU394
 982:Core/Src/main.c ****             return 215;
 1155              		.loc 1 982 19 is_stmt 0 view .LVU395
 1156 009c 022B     		cmp	r3, #2
 1157 009e 00F0D180 		beq	.L95
 984:Core/Src/main.c ****             return 219;
 1158              		.loc 1 984 16 is_stmt 1 view .LVU396
 984:Core/Src/main.c ****             return 219;
 1159              		.loc 1 984 19 is_stmt 0 view .LVU397
 1160 00a2 032B     		cmp	r3, #3
 1161 00a4 00F0D080 		beq	.L96
 986:Core/Src/main.c ****             return 223;
 1162              		.loc 1 986 16 is_stmt 1 view .LVU398
 986:Core/Src/main.c ****             return 223;
 1163              		.loc 1 986 19 is_stmt 0 view .LVU399
 1164 00a8 042B     		cmp	r3, #4
 1165 00aa 00F0CF80 		beq	.L97
 988:Core/Src/main.c ****             return 227;
 1166              		.loc 1 988 16 is_stmt 1 view .LVU400
 988:Core/Src/main.c ****             return 227;
 1167              		.loc 1 988 19 is_stmt 0 view .LVU401
 1168 00ae 052B     		cmp	r3, #5
 1169 00b0 00F0CE80 		beq	.L98
 990:Core/Src/main.c ****             return 231;
 1170              		.loc 1 990 16 is_stmt 1 view .LVU402
 990:Core/Src/main.c ****             return 231;
 1171              		.loc 1 990 19 is_stmt 0 view .LVU403
 1172 00b4 062B     		cmp	r3, #6
 1173 00b6 00F0CD80 		beq	.L99
 992:Core/Src/main.c ****             return 235;
 1174              		.loc 1 992 16 is_stmt 1 view .LVU404
 992:Core/Src/main.c ****             return 235;
 1175              		.loc 1 992 19 is_stmt 0 view .LVU405
 1176 00ba 072B     		cmp	r3, #7
 1177 00bc 00F0CC80 		beq	.L100
 994:Core/Src/main.c ****             return 239;
 1178              		.loc 1 994 16 is_stmt 1 view .LVU406
 994:Core/Src/main.c ****             return 239;
 1179              		.loc 1 994 19 is_stmt 0 view .LVU407
 1180 00c0 082B     		cmp	r3, #8
 1181 00c2 00F0CB80 		beq	.L101
 996:Core/Src/main.c ****             return 243;
 1182              		.loc 1 996 16 is_stmt 1 view .LVU408
 996:Core/Src/main.c ****             return 243;
 1183              		.loc 1 996 19 is_stmt 0 view .LVU409
 1184 00c6 092B     		cmp	r3, #9
 1185 00c8 00F0CA80 		beq	.L102
 998:Core/Src/main.c ****             return 247;
 1186              		.loc 1 998 16 is_stmt 1 view .LVU410
 998:Core/Src/main.c ****             return 247;
ARM GAS  /tmp/ccMtz5r4.s 			page 43


 1187              		.loc 1 998 19 is_stmt 0 view .LVU411
 1188 00cc 0A2B     		cmp	r3, #10
 1189 00ce 00F0C980 		beq	.L103
1000:Core/Src/main.c ****             return 251;
 1190              		.loc 1 1000 16 is_stmt 1 view .LVU412
1000:Core/Src/main.c ****             return 251;
 1191              		.loc 1 1000 19 is_stmt 0 view .LVU413
 1192 00d2 0B2B     		cmp	r3, #11
 1193 00d4 00F0C880 		beq	.L104
 1194              		.loc 1 1004 12 view .LVU414
 1195 00d8 0020     		movs	r0, #0
 1196              	.LVL58:
 1197              		.loc 1 1004 12 view .LVU415
 1198 00da 4EE0     		b	.L41
 1199              	.LVL59:
 1200              	.L242:
 900:Core/Src/main.c ****             return 54;
 1201              		.loc 1 900 9 is_stmt 1 view .LVU416
 900:Core/Src/main.c ****             return 54;
 1202              		.loc 1 900 12 is_stmt 0 view .LVU417
 1203 00dc 002B     		cmp	r3, #0
 1204 00de 65D0     		beq	.L57
 902:Core/Src/main.c ****             return 58;
 1205              		.loc 1 902 16 is_stmt 1 view .LVU418
 902:Core/Src/main.c ****             return 58;
 1206              		.loc 1 902 19 is_stmt 0 view .LVU419
 1207 00e0 012B     		cmp	r3, #1
 1208 00e2 65D0     		beq	.L58
 904:Core/Src/main.c ****             return 62;
 1209              		.loc 1 904 16 is_stmt 1 view .LVU420
 904:Core/Src/main.c ****             return 62;
 1210              		.loc 1 904 19 is_stmt 0 view .LVU421
 1211 00e4 022B     		cmp	r3, #2
 1212 00e6 65D0     		beq	.L59
 906:Core/Src/main.c ****             return 66;
 1213              		.loc 1 906 16 is_stmt 1 view .LVU422
 906:Core/Src/main.c ****             return 66;
 1214              		.loc 1 906 19 is_stmt 0 view .LVU423
 1215 00e8 032B     		cmp	r3, #3
 1216 00ea 65D0     		beq	.L60
 908:Core/Src/main.c ****             return 70;
 1217              		.loc 1 908 16 is_stmt 1 view .LVU424
 908:Core/Src/main.c ****             return 70;
 1218              		.loc 1 908 19 is_stmt 0 view .LVU425
 1219 00ec 042B     		cmp	r3, #4
 1220 00ee 65D0     		beq	.L61
 910:Core/Src/main.c ****             return 74;
 1221              		.loc 1 910 16 is_stmt 1 view .LVU426
 910:Core/Src/main.c ****             return 74;
 1222              		.loc 1 910 19 is_stmt 0 view .LVU427
 1223 00f0 052B     		cmp	r3, #5
 1224 00f2 65D0     		beq	.L62
 912:Core/Src/main.c ****             return 78;
 1225              		.loc 1 912 16 is_stmt 1 view .LVU428
 912:Core/Src/main.c ****             return 78;
 1226              		.loc 1 912 19 is_stmt 0 view .LVU429
 1227 00f4 062B     		cmp	r3, #6
ARM GAS  /tmp/ccMtz5r4.s 			page 44


 1228 00f6 65D0     		beq	.L63
 914:Core/Src/main.c ****             return 82;
 1229              		.loc 1 914 16 is_stmt 1 view .LVU430
 914:Core/Src/main.c ****             return 82;
 1230              		.loc 1 914 19 is_stmt 0 view .LVU431
 1231 00f8 072B     		cmp	r3, #7
 1232 00fa 65D0     		beq	.L64
 916:Core/Src/main.c ****             return 86;
 1233              		.loc 1 916 16 is_stmt 1 view .LVU432
 916:Core/Src/main.c ****             return 86;
 1234              		.loc 1 916 19 is_stmt 0 view .LVU433
 1235 00fc 082B     		cmp	r3, #8
 1236 00fe 65D0     		beq	.L65
 918:Core/Src/main.c ****             return 90;
 1237              		.loc 1 918 16 is_stmt 1 view .LVU434
 918:Core/Src/main.c ****             return 90;
 1238              		.loc 1 918 19 is_stmt 0 view .LVU435
 1239 0100 092B     		cmp	r3, #9
 1240 0102 65D0     		beq	.L66
 920:Core/Src/main.c ****             return 94;
 1241              		.loc 1 920 16 is_stmt 1 view .LVU436
 920:Core/Src/main.c ****             return 94;
 1242              		.loc 1 920 19 is_stmt 0 view .LVU437
 1243 0104 0A2B     		cmp	r3, #10
 1244 0106 65D0     		beq	.L67
 922:Core/Src/main.c ****             return 98;
 1245              		.loc 1 922 16 is_stmt 1 view .LVU438
 922:Core/Src/main.c ****             return 98;
 1246              		.loc 1 922 19 is_stmt 0 view .LVU439
 1247 0108 0B2B     		cmp	r3, #11
 1248 010a 65D0     		beq	.L68
 1249              		.loc 1 1004 12 view .LVU440
 1250 010c 0020     		movs	r0, #0
 1251              	.LVL60:
 1252              		.loc 1 1004 12 view .LVU441
 1253 010e 34E0     		b	.L41
 1254              	.LVL61:
 1255              	.L243:
 926:Core/Src/main.c ****             return 105;
 1256              		.loc 1 926 9 is_stmt 1 view .LVU442
 926:Core/Src/main.c ****             return 105;
 1257              		.loc 1 926 12 is_stmt 0 view .LVU443
 1258 0110 002B     		cmp	r3, #0
 1259 0112 63D0     		beq	.L69
 928:Core/Src/main.c ****             return 109;
 1260              		.loc 1 928 16 is_stmt 1 view .LVU444
 928:Core/Src/main.c ****             return 109;
 1261              		.loc 1 928 19 is_stmt 0 view .LVU445
 1262 0114 012B     		cmp	r3, #1
 1263 0116 63D0     		beq	.L70
 930:Core/Src/main.c ****             return 113;
 1264              		.loc 1 930 16 is_stmt 1 view .LVU446
 930:Core/Src/main.c ****             return 113;
 1265              		.loc 1 930 19 is_stmt 0 view .LVU447
 1266 0118 022B     		cmp	r3, #2
 1267 011a 63D0     		beq	.L71
 932:Core/Src/main.c ****             return 117;
ARM GAS  /tmp/ccMtz5r4.s 			page 45


 1268              		.loc 1 932 16 is_stmt 1 view .LVU448
 932:Core/Src/main.c ****             return 117;
 1269              		.loc 1 932 19 is_stmt 0 view .LVU449
 1270 011c 032B     		cmp	r3, #3
 1271 011e 63D0     		beq	.L72
 934:Core/Src/main.c ****             return 121;
 1272              		.loc 1 934 16 is_stmt 1 view .LVU450
 934:Core/Src/main.c ****             return 121;
 1273              		.loc 1 934 19 is_stmt 0 view .LVU451
 1274 0120 042B     		cmp	r3, #4
 1275 0122 63D0     		beq	.L73
 936:Core/Src/main.c ****             return 125;
 1276              		.loc 1 936 16 is_stmt 1 view .LVU452
 936:Core/Src/main.c ****             return 125;
 1277              		.loc 1 936 19 is_stmt 0 view .LVU453
 1278 0124 052B     		cmp	r3, #5
 1279 0126 63D0     		beq	.L74
 938:Core/Src/main.c ****             return 129;
 1280              		.loc 1 938 16 is_stmt 1 view .LVU454
 938:Core/Src/main.c ****             return 129;
 1281              		.loc 1 938 19 is_stmt 0 view .LVU455
 1282 0128 062B     		cmp	r3, #6
 1283 012a 63D0     		beq	.L75
 940:Core/Src/main.c ****             return 133;
 1284              		.loc 1 940 16 is_stmt 1 view .LVU456
 940:Core/Src/main.c ****             return 133;
 1285              		.loc 1 940 19 is_stmt 0 view .LVU457
 1286 012c 072B     		cmp	r3, #7
 1287 012e 63D0     		beq	.L76
 942:Core/Src/main.c ****             return 137;
 1288              		.loc 1 942 16 is_stmt 1 view .LVU458
 942:Core/Src/main.c ****             return 137;
 1289              		.loc 1 942 19 is_stmt 0 view .LVU459
 1290 0130 082B     		cmp	r3, #8
 1291 0132 63D0     		beq	.L77
 944:Core/Src/main.c ****             return 141;
 1292              		.loc 1 944 16 is_stmt 1 view .LVU460
 944:Core/Src/main.c ****             return 141;
 1293              		.loc 1 944 19 is_stmt 0 view .LVU461
 1294 0134 092B     		cmp	r3, #9
 1295 0136 63D0     		beq	.L78
 946:Core/Src/main.c ****             return 145;
 1296              		.loc 1 946 16 is_stmt 1 view .LVU462
 946:Core/Src/main.c ****             return 145;
 1297              		.loc 1 946 19 is_stmt 0 view .LVU463
 1298 0138 0A2B     		cmp	r3, #10
 1299 013a 63D0     		beq	.L79
 948:Core/Src/main.c ****             return 149;
 1300              		.loc 1 948 16 is_stmt 1 view .LVU464
 948:Core/Src/main.c ****             return 149;
 1301              		.loc 1 948 19 is_stmt 0 view .LVU465
 1302 013c 0B2B     		cmp	r3, #11
 1303 013e 63D0     		beq	.L80
 1304              		.loc 1 1004 12 view .LVU466
 1305 0140 0020     		movs	r0, #0
 1306              	.LVL62:
 1307              		.loc 1 1004 12 view .LVU467
ARM GAS  /tmp/ccMtz5r4.s 			page 46


 1308 0142 1AE0     		b	.L41
 1309              	.LVL63:
 1310              	.L244:
 952:Core/Src/main.c ****             return 156;
 1311              		.loc 1 952 9 is_stmt 1 view .LVU468
 952:Core/Src/main.c ****             return 156;
 1312              		.loc 1 952 12 is_stmt 0 view .LVU469
 1313 0144 002B     		cmp	r3, #0
 1314 0146 61D0     		beq	.L81
 954:Core/Src/main.c ****             return 160;
 1315              		.loc 1 954 16 is_stmt 1 view .LVU470
 954:Core/Src/main.c ****             return 160;
 1316              		.loc 1 954 19 is_stmt 0 view .LVU471
 1317 0148 012B     		cmp	r3, #1
 1318 014a 61D0     		beq	.L82
 956:Core/Src/main.c ****             return 164;
 1319              		.loc 1 956 16 is_stmt 1 view .LVU472
 956:Core/Src/main.c ****             return 164;
 1320              		.loc 1 956 19 is_stmt 0 view .LVU473
 1321 014c 022B     		cmp	r3, #2
 1322 014e 61D0     		beq	.L83
 958:Core/Src/main.c ****             return 168;
 1323              		.loc 1 958 16 is_stmt 1 view .LVU474
 958:Core/Src/main.c ****             return 168;
 1324              		.loc 1 958 19 is_stmt 0 view .LVU475
 1325 0150 032B     		cmp	r3, #3
 1326 0152 61D0     		beq	.L84
 960:Core/Src/main.c ****             return 172;
 1327              		.loc 1 960 16 is_stmt 1 view .LVU476
 960:Core/Src/main.c ****             return 172;
 1328              		.loc 1 960 19 is_stmt 0 view .LVU477
 1329 0154 042B     		cmp	r3, #4
 1330 0156 61D0     		beq	.L85
 962:Core/Src/main.c ****             return 176;
 1331              		.loc 1 962 16 is_stmt 1 view .LVU478
 962:Core/Src/main.c ****             return 176;
 1332              		.loc 1 962 19 is_stmt 0 view .LVU479
 1333 0158 052B     		cmp	r3, #5
 1334 015a 61D0     		beq	.L86
 964:Core/Src/main.c ****             return 180;
 1335              		.loc 1 964 16 is_stmt 1 view .LVU480
 964:Core/Src/main.c ****             return 180;
 1336              		.loc 1 964 19 is_stmt 0 view .LVU481
 1337 015c 062B     		cmp	r3, #6
 1338 015e 61D0     		beq	.L87
 966:Core/Src/main.c ****             return 184;
 1339              		.loc 1 966 16 is_stmt 1 view .LVU482
 966:Core/Src/main.c ****             return 184;
 1340              		.loc 1 966 19 is_stmt 0 view .LVU483
 1341 0160 072B     		cmp	r3, #7
 1342 0162 61D0     		beq	.L88
 968:Core/Src/main.c ****             return 188;
 1343              		.loc 1 968 16 is_stmt 1 view .LVU484
 968:Core/Src/main.c ****             return 188;
 1344              		.loc 1 968 19 is_stmt 0 view .LVU485
 1345 0164 082B     		cmp	r3, #8
 1346 0166 61D0     		beq	.L89
ARM GAS  /tmp/ccMtz5r4.s 			page 47


 970:Core/Src/main.c ****             return 192;
 1347              		.loc 1 970 16 is_stmt 1 view .LVU486
 970:Core/Src/main.c ****             return 192;
 1348              		.loc 1 970 19 is_stmt 0 view .LVU487
 1349 0168 092B     		cmp	r3, #9
 1350 016a 61D0     		beq	.L90
 972:Core/Src/main.c ****             return 196;
 1351              		.loc 1 972 16 is_stmt 1 view .LVU488
 972:Core/Src/main.c ****             return 196;
 1352              		.loc 1 972 19 is_stmt 0 view .LVU489
 1353 016c 0A2B     		cmp	r3, #10
 1354 016e 61D0     		beq	.L91
 974:Core/Src/main.c ****             return 200;
 1355              		.loc 1 974 16 is_stmt 1 view .LVU490
 974:Core/Src/main.c ****             return 200;
 1356              		.loc 1 974 19 is_stmt 0 view .LVU491
 1357 0170 0B2B     		cmp	r3, #11
 1358 0172 61D0     		beq	.L92
 1359              		.loc 1 1004 12 view .LVU492
 1360 0174 0020     		movs	r0, #0
 1361              	.LVL64:
 1362              		.loc 1 1004 12 view .LVU493
 1363 0176 00E0     		b	.L41
 1364              	.LVL65:
 1365              	.L45:
 875:Core/Src/main.c ****         } else if (channel_num == 1) {
 1366              		.loc 1 875 20 view .LVU494
 1367 0178 0320     		movs	r0, #3
 1368              	.LVL66:
 1369              	.L41:
1005:Core/Src/main.c **** }
 1370              		.loc 1 1005 1 view .LVU495
 1371 017a 5DF8044B 		ldr	r4, [sp], #4
 1372              	.LCFI12:
 1373              		.cfi_remember_state
 1374              		.cfi_restore 4
 1375              		.cfi_def_cfa_offset 0
 1376 017e 7047     		bx	lr
 1377              	.LVL67:
 1378              	.L46:
 1379              	.LCFI13:
 1380              		.cfi_restore_state
 877:Core/Src/main.c ****         } else if (channel_num == 2) {
 1381              		.loc 1 877 20 view .LVU496
 1382 0180 0720     		movs	r0, #7
 1383              	.LVL68:
 877:Core/Src/main.c ****         } else if (channel_num == 2) {
 1384              		.loc 1 877 20 view .LVU497
 1385 0182 FAE7     		b	.L41
 1386              	.LVL69:
 1387              	.L47:
 879:Core/Src/main.c ****         } else if (channel_num == 3) {
 1388              		.loc 1 879 20 view .LVU498
 1389 0184 0B20     		movs	r0, #11
 1390              	.LVL70:
 879:Core/Src/main.c ****         } else if (channel_num == 3) {
 1391              		.loc 1 879 20 view .LVU499
ARM GAS  /tmp/ccMtz5r4.s 			page 48


 1392 0186 F8E7     		b	.L41
 1393              	.LVL71:
 1394              	.L48:
 881:Core/Src/main.c ****         } else if (channel_num == 4) {
 1395              		.loc 1 881 20 view .LVU500
 1396 0188 0F20     		movs	r0, #15
 1397              	.LVL72:
 881:Core/Src/main.c ****         } else if (channel_num == 4) {
 1398              		.loc 1 881 20 view .LVU501
 1399 018a F6E7     		b	.L41
 1400              	.LVL73:
 1401              	.L49:
 883:Core/Src/main.c ****         } else if (channel_num == 5) {
 1402              		.loc 1 883 20 view .LVU502
 1403 018c 1320     		movs	r0, #19
 1404              	.LVL74:
 883:Core/Src/main.c ****         } else if (channel_num == 5) {
 1405              		.loc 1 883 20 view .LVU503
 1406 018e F4E7     		b	.L41
 1407              	.LVL75:
 1408              	.L50:
 885:Core/Src/main.c ****         } else if (channel_num == 6) {
 1409              		.loc 1 885 20 view .LVU504
 1410 0190 1720     		movs	r0, #23
 1411              	.LVL76:
 885:Core/Src/main.c ****         } else if (channel_num == 6) {
 1412              		.loc 1 885 20 view .LVU505
 1413 0192 F2E7     		b	.L41
 1414              	.LVL77:
 1415              	.L51:
 887:Core/Src/main.c ****         } else if (channel_num == 7) {
 1416              		.loc 1 887 20 view .LVU506
 1417 0194 1B20     		movs	r0, #27
 1418              	.LVL78:
 887:Core/Src/main.c ****         } else if (channel_num == 7) {
 1419              		.loc 1 887 20 view .LVU507
 1420 0196 F0E7     		b	.L41
 1421              	.LVL79:
 1422              	.L52:
 889:Core/Src/main.c ****         } else if (channel_num == 8) {
 1423              		.loc 1 889 20 view .LVU508
 1424 0198 1F20     		movs	r0, #31
 1425              	.LVL80:
 889:Core/Src/main.c ****         } else if (channel_num == 8) {
 1426              		.loc 1 889 20 view .LVU509
 1427 019a EEE7     		b	.L41
 1428              	.LVL81:
 1429              	.L53:
 891:Core/Src/main.c ****         } else if (channel_num == 9) {
 1430              		.loc 1 891 20 view .LVU510
 1431 019c 2320     		movs	r0, #35
 1432              	.LVL82:
 891:Core/Src/main.c ****         } else if (channel_num == 9) {
 1433              		.loc 1 891 20 view .LVU511
 1434 019e ECE7     		b	.L41
 1435              	.LVL83:
 1436              	.L54:
ARM GAS  /tmp/ccMtz5r4.s 			page 49


 893:Core/Src/main.c ****         } else if (channel_num == 10) {
 1437              		.loc 1 893 20 view .LVU512
 1438 01a0 2720     		movs	r0, #39
 1439              	.LVL84:
 893:Core/Src/main.c ****         } else if (channel_num == 10) {
 1440              		.loc 1 893 20 view .LVU513
 1441 01a2 EAE7     		b	.L41
 1442              	.LVL85:
 1443              	.L55:
 895:Core/Src/main.c ****         } else if (channel_num == 11) {
 1444              		.loc 1 895 20 view .LVU514
 1445 01a4 2B20     		movs	r0, #43
 1446              	.LVL86:
 895:Core/Src/main.c ****         } else if (channel_num == 11) {
 1447              		.loc 1 895 20 view .LVU515
 1448 01a6 E8E7     		b	.L41
 1449              	.LVL87:
 1450              	.L56:
 897:Core/Src/main.c ****         }
 1451              		.loc 1 897 20 view .LVU516
 1452 01a8 2F20     		movs	r0, #47
 1453              	.LVL88:
 897:Core/Src/main.c ****         }
 1454              		.loc 1 897 20 view .LVU517
 1455 01aa E6E7     		b	.L41
 1456              	.LVL89:
 1457              	.L57:
 901:Core/Src/main.c ****         } else if (channel_num == 1) {
 1458              		.loc 1 901 20 view .LVU518
 1459 01ac 3620     		movs	r0, #54
 1460              	.LVL90:
 901:Core/Src/main.c ****         } else if (channel_num == 1) {
 1461              		.loc 1 901 20 view .LVU519
 1462 01ae E4E7     		b	.L41
 1463              	.LVL91:
 1464              	.L58:
 903:Core/Src/main.c ****         } else if (channel_num == 2) {
 1465              		.loc 1 903 20 view .LVU520
 1466 01b0 3A20     		movs	r0, #58
 1467              	.LVL92:
 903:Core/Src/main.c ****         } else if (channel_num == 2) {
 1468              		.loc 1 903 20 view .LVU521
 1469 01b2 E2E7     		b	.L41
 1470              	.LVL93:
 1471              	.L59:
 905:Core/Src/main.c ****         } else if (channel_num == 3) {
 1472              		.loc 1 905 20 view .LVU522
 1473 01b4 3E20     		movs	r0, #62
 1474              	.LVL94:
 905:Core/Src/main.c ****         } else if (channel_num == 3) {
 1475              		.loc 1 905 20 view .LVU523
 1476 01b6 E0E7     		b	.L41
 1477              	.LVL95:
 1478              	.L60:
 907:Core/Src/main.c ****         } else if (channel_num == 4) {
 1479              		.loc 1 907 20 view .LVU524
 1480 01b8 4220     		movs	r0, #66
ARM GAS  /tmp/ccMtz5r4.s 			page 50


 1481              	.LVL96:
 907:Core/Src/main.c ****         } else if (channel_num == 4) {
 1482              		.loc 1 907 20 view .LVU525
 1483 01ba DEE7     		b	.L41
 1484              	.LVL97:
 1485              	.L61:
 909:Core/Src/main.c ****         } else if (channel_num == 5) {
 1486              		.loc 1 909 20 view .LVU526
 1487 01bc 4620     		movs	r0, #70
 1488              	.LVL98:
 909:Core/Src/main.c ****         } else if (channel_num == 5) {
 1489              		.loc 1 909 20 view .LVU527
 1490 01be DCE7     		b	.L41
 1491              	.LVL99:
 1492              	.L62:
 911:Core/Src/main.c ****         } else if (channel_num == 6) {
 1493              		.loc 1 911 20 view .LVU528
 1494 01c0 4A20     		movs	r0, #74
 1495              	.LVL100:
 911:Core/Src/main.c ****         } else if (channel_num == 6) {
 1496              		.loc 1 911 20 view .LVU529
 1497 01c2 DAE7     		b	.L41
 1498              	.LVL101:
 1499              	.L63:
 913:Core/Src/main.c ****         } else if (channel_num == 7) {
 1500              		.loc 1 913 20 view .LVU530
 1501 01c4 4E20     		movs	r0, #78
 1502              	.LVL102:
 913:Core/Src/main.c ****         } else if (channel_num == 7) {
 1503              		.loc 1 913 20 view .LVU531
 1504 01c6 D8E7     		b	.L41
 1505              	.LVL103:
 1506              	.L64:
 915:Core/Src/main.c ****         } else if (channel_num == 8) {
 1507              		.loc 1 915 20 view .LVU532
 1508 01c8 5220     		movs	r0, #82
 1509              	.LVL104:
 915:Core/Src/main.c ****         } else if (channel_num == 8) {
 1510              		.loc 1 915 20 view .LVU533
 1511 01ca D6E7     		b	.L41
 1512              	.LVL105:
 1513              	.L65:
 917:Core/Src/main.c ****         } else if (channel_num == 9) {
 1514              		.loc 1 917 20 view .LVU534
 1515 01cc 5620     		movs	r0, #86
 1516              	.LVL106:
 917:Core/Src/main.c ****         } else if (channel_num == 9) {
 1517              		.loc 1 917 20 view .LVU535
 1518 01ce D4E7     		b	.L41
 1519              	.LVL107:
 1520              	.L66:
 919:Core/Src/main.c ****         } else if (channel_num == 10) {
 1521              		.loc 1 919 20 view .LVU536
 1522 01d0 5A20     		movs	r0, #90
 1523              	.LVL108:
 919:Core/Src/main.c ****         } else if (channel_num == 10) {
 1524              		.loc 1 919 20 view .LVU537
ARM GAS  /tmp/ccMtz5r4.s 			page 51


 1525 01d2 D2E7     		b	.L41
 1526              	.LVL109:
 1527              	.L67:
 921:Core/Src/main.c ****         } else if (channel_num == 11) {
 1528              		.loc 1 921 20 view .LVU538
 1529 01d4 5E20     		movs	r0, #94
 1530              	.LVL110:
 921:Core/Src/main.c ****         } else if (channel_num == 11) {
 1531              		.loc 1 921 20 view .LVU539
 1532 01d6 D0E7     		b	.L41
 1533              	.LVL111:
 1534              	.L68:
 923:Core/Src/main.c ****         }
 1535              		.loc 1 923 20 view .LVU540
 1536 01d8 6220     		movs	r0, #98
 1537              	.LVL112:
 923:Core/Src/main.c ****         }
 1538              		.loc 1 923 20 view .LVU541
 1539 01da CEE7     		b	.L41
 1540              	.LVL113:
 1541              	.L69:
 927:Core/Src/main.c ****         } else if (channel_num == 1) {
 1542              		.loc 1 927 20 view .LVU542
 1543 01dc 6920     		movs	r0, #105
 1544              	.LVL114:
 927:Core/Src/main.c ****         } else if (channel_num == 1) {
 1545              		.loc 1 927 20 view .LVU543
 1546 01de CCE7     		b	.L41
 1547              	.LVL115:
 1548              	.L70:
 929:Core/Src/main.c ****         } else if (channel_num == 2) {
 1549              		.loc 1 929 20 view .LVU544
 1550 01e0 6D20     		movs	r0, #109
 1551              	.LVL116:
 929:Core/Src/main.c ****         } else if (channel_num == 2) {
 1552              		.loc 1 929 20 view .LVU545
 1553 01e2 CAE7     		b	.L41
 1554              	.LVL117:
 1555              	.L71:
 931:Core/Src/main.c ****         } else if (channel_num == 3) {
 1556              		.loc 1 931 20 view .LVU546
 1557 01e4 7120     		movs	r0, #113
 1558              	.LVL118:
 931:Core/Src/main.c ****         } else if (channel_num == 3) {
 1559              		.loc 1 931 20 view .LVU547
 1560 01e6 C8E7     		b	.L41
 1561              	.LVL119:
 1562              	.L72:
 933:Core/Src/main.c ****         } else if (channel_num == 4) {
 1563              		.loc 1 933 20 view .LVU548
 1564 01e8 7520     		movs	r0, #117
 1565              	.LVL120:
 933:Core/Src/main.c ****         } else if (channel_num == 4) {
 1566              		.loc 1 933 20 view .LVU549
 1567 01ea C6E7     		b	.L41
 1568              	.LVL121:
 1569              	.L73:
ARM GAS  /tmp/ccMtz5r4.s 			page 52


 935:Core/Src/main.c ****         } else if (channel_num == 5) {
 1570              		.loc 1 935 20 view .LVU550
 1571 01ec 7920     		movs	r0, #121
 1572              	.LVL122:
 935:Core/Src/main.c ****         } else if (channel_num == 5) {
 1573              		.loc 1 935 20 view .LVU551
 1574 01ee C4E7     		b	.L41
 1575              	.LVL123:
 1576              	.L74:
 937:Core/Src/main.c ****         } else if (channel_num == 6) {
 1577              		.loc 1 937 20 view .LVU552
 1578 01f0 7D20     		movs	r0, #125
 1579              	.LVL124:
 937:Core/Src/main.c ****         } else if (channel_num == 6) {
 1580              		.loc 1 937 20 view .LVU553
 1581 01f2 C2E7     		b	.L41
 1582              	.LVL125:
 1583              	.L75:
 939:Core/Src/main.c ****         } else if (channel_num == 7) {
 1584              		.loc 1 939 20 view .LVU554
 1585 01f4 8120     		movs	r0, #129
 1586              	.LVL126:
 939:Core/Src/main.c ****         } else if (channel_num == 7) {
 1587              		.loc 1 939 20 view .LVU555
 1588 01f6 C0E7     		b	.L41
 1589              	.LVL127:
 1590              	.L76:
 941:Core/Src/main.c ****         } else if (channel_num == 8) {
 1591              		.loc 1 941 20 view .LVU556
 1592 01f8 8520     		movs	r0, #133
 1593              	.LVL128:
 941:Core/Src/main.c ****         } else if (channel_num == 8) {
 1594              		.loc 1 941 20 view .LVU557
 1595 01fa BEE7     		b	.L41
 1596              	.LVL129:
 1597              	.L77:
 943:Core/Src/main.c ****         } else if (channel_num == 9) {
 1598              		.loc 1 943 20 view .LVU558
 1599 01fc 8920     		movs	r0, #137
 1600              	.LVL130:
 943:Core/Src/main.c ****         } else if (channel_num == 9) {
 1601              		.loc 1 943 20 view .LVU559
 1602 01fe BCE7     		b	.L41
 1603              	.LVL131:
 1604              	.L78:
 945:Core/Src/main.c ****         } else if (channel_num == 10) {
 1605              		.loc 1 945 20 view .LVU560
 1606 0200 8D20     		movs	r0, #141
 1607              	.LVL132:
 945:Core/Src/main.c ****         } else if (channel_num == 10) {
 1608              		.loc 1 945 20 view .LVU561
 1609 0202 BAE7     		b	.L41
 1610              	.LVL133:
 1611              	.L79:
 947:Core/Src/main.c ****         } else if (channel_num == 11) {
 1612              		.loc 1 947 20 view .LVU562
 1613 0204 9120     		movs	r0, #145
ARM GAS  /tmp/ccMtz5r4.s 			page 53


 1614              	.LVL134:
 947:Core/Src/main.c ****         } else if (channel_num == 11) {
 1615              		.loc 1 947 20 view .LVU563
 1616 0206 B8E7     		b	.L41
 1617              	.LVL135:
 1618              	.L80:
 949:Core/Src/main.c ****         }
 1619              		.loc 1 949 20 view .LVU564
 1620 0208 9520     		movs	r0, #149
 1621              	.LVL136:
 949:Core/Src/main.c ****         }
 1622              		.loc 1 949 20 view .LVU565
 1623 020a B6E7     		b	.L41
 1624              	.LVL137:
 1625              	.L81:
 953:Core/Src/main.c ****         } else if (channel_num == 1) {
 1626              		.loc 1 953 20 view .LVU566
 1627 020c 9C20     		movs	r0, #156
 1628              	.LVL138:
 953:Core/Src/main.c ****         } else if (channel_num == 1) {
 1629              		.loc 1 953 20 view .LVU567
 1630 020e B4E7     		b	.L41
 1631              	.LVL139:
 1632              	.L82:
 955:Core/Src/main.c ****         } else if (channel_num == 2) {
 1633              		.loc 1 955 20 view .LVU568
 1634 0210 A020     		movs	r0, #160
 1635              	.LVL140:
 955:Core/Src/main.c ****         } else if (channel_num == 2) {
 1636              		.loc 1 955 20 view .LVU569
 1637 0212 B2E7     		b	.L41
 1638              	.LVL141:
 1639              	.L83:
 957:Core/Src/main.c ****         } else if (channel_num == 3) {
 1640              		.loc 1 957 20 view .LVU570
 1641 0214 A420     		movs	r0, #164
 1642              	.LVL142:
 957:Core/Src/main.c ****         } else if (channel_num == 3) {
 1643              		.loc 1 957 20 view .LVU571
 1644 0216 B0E7     		b	.L41
 1645              	.LVL143:
 1646              	.L84:
 959:Core/Src/main.c ****         } else if (channel_num == 4) {
 1647              		.loc 1 959 20 view .LVU572
 1648 0218 A820     		movs	r0, #168
 1649              	.LVL144:
 959:Core/Src/main.c ****         } else if (channel_num == 4) {
 1650              		.loc 1 959 20 view .LVU573
 1651 021a AEE7     		b	.L41
 1652              	.LVL145:
 1653              	.L85:
 961:Core/Src/main.c ****         } else if (channel_num == 5) {
 1654              		.loc 1 961 20 view .LVU574
 1655 021c AC20     		movs	r0, #172
 1656              	.LVL146:
 961:Core/Src/main.c ****         } else if (channel_num == 5) {
 1657              		.loc 1 961 20 view .LVU575
ARM GAS  /tmp/ccMtz5r4.s 			page 54


 1658 021e ACE7     		b	.L41
 1659              	.LVL147:
 1660              	.L86:
 963:Core/Src/main.c ****         } else if (channel_num == 6) {
 1661              		.loc 1 963 20 view .LVU576
 1662 0220 B020     		movs	r0, #176
 1663              	.LVL148:
 963:Core/Src/main.c ****         } else if (channel_num == 6) {
 1664              		.loc 1 963 20 view .LVU577
 1665 0222 AAE7     		b	.L41
 1666              	.LVL149:
 1667              	.L87:
 965:Core/Src/main.c ****         } else if (channel_num == 7) {
 1668              		.loc 1 965 20 view .LVU578
 1669 0224 B420     		movs	r0, #180
 1670              	.LVL150:
 965:Core/Src/main.c ****         } else if (channel_num == 7) {
 1671              		.loc 1 965 20 view .LVU579
 1672 0226 A8E7     		b	.L41
 1673              	.LVL151:
 1674              	.L88:
 967:Core/Src/main.c ****         } else if (channel_num == 8) {
 1675              		.loc 1 967 20 view .LVU580
 1676 0228 B820     		movs	r0, #184
 1677              	.LVL152:
 967:Core/Src/main.c ****         } else if (channel_num == 8) {
 1678              		.loc 1 967 20 view .LVU581
 1679 022a A6E7     		b	.L41
 1680              	.LVL153:
 1681              	.L89:
 969:Core/Src/main.c ****         } else if (channel_num == 9) {
 1682              		.loc 1 969 20 view .LVU582
 1683 022c BC20     		movs	r0, #188
 1684              	.LVL154:
 969:Core/Src/main.c ****         } else if (channel_num == 9) {
 1685              		.loc 1 969 20 view .LVU583
 1686 022e A4E7     		b	.L41
 1687              	.LVL155:
 1688              	.L90:
 971:Core/Src/main.c ****         } else if (channel_num == 10) {
 1689              		.loc 1 971 20 view .LVU584
 1690 0230 C020     		movs	r0, #192
 1691              	.LVL156:
 971:Core/Src/main.c ****         } else if (channel_num == 10) {
 1692              		.loc 1 971 20 view .LVU585
 1693 0232 A2E7     		b	.L41
 1694              	.LVL157:
 1695              	.L91:
 973:Core/Src/main.c ****         } else if (channel_num == 11) {
 1696              		.loc 1 973 20 view .LVU586
 1697 0234 C420     		movs	r0, #196
 1698              	.LVL158:
 973:Core/Src/main.c ****         } else if (channel_num == 11) {
 1699              		.loc 1 973 20 view .LVU587
 1700 0236 A0E7     		b	.L41
 1701              	.LVL159:
 1702              	.L92:
ARM GAS  /tmp/ccMtz5r4.s 			page 55


 975:Core/Src/main.c ****         }
 1703              		.loc 1 975 20 view .LVU588
 1704 0238 C820     		movs	r0, #200
 1705              	.LVL160:
 975:Core/Src/main.c ****         }
 1706              		.loc 1 975 20 view .LVU589
 1707 023a 9EE7     		b	.L41
 1708              	.LVL161:
 1709              	.L93:
 979:Core/Src/main.c ****         } else if (channel_num == 1) {
 1710              		.loc 1 979 20 view .LVU590
 1711 023c CF20     		movs	r0, #207
 1712              	.LVL162:
 979:Core/Src/main.c ****         } else if (channel_num == 1) {
 1713              		.loc 1 979 20 view .LVU591
 1714 023e 9CE7     		b	.L41
 1715              	.LVL163:
 1716              	.L94:
 981:Core/Src/main.c ****         } else if (channel_num == 2) {
 1717              		.loc 1 981 20 view .LVU592
 1718 0240 D320     		movs	r0, #211
 1719              	.LVL164:
 981:Core/Src/main.c ****         } else if (channel_num == 2) {
 1720              		.loc 1 981 20 view .LVU593
 1721 0242 9AE7     		b	.L41
 1722              	.LVL165:
 1723              	.L95:
 983:Core/Src/main.c ****         } else if (channel_num == 3) {
 1724              		.loc 1 983 20 view .LVU594
 1725 0244 D720     		movs	r0, #215
 1726              	.LVL166:
 983:Core/Src/main.c ****         } else if (channel_num == 3) {
 1727              		.loc 1 983 20 view .LVU595
 1728 0246 98E7     		b	.L41
 1729              	.LVL167:
 1730              	.L96:
 985:Core/Src/main.c ****         } else if (channel_num == 4) {
 1731              		.loc 1 985 20 view .LVU596
 1732 0248 DB20     		movs	r0, #219
 1733              	.LVL168:
 985:Core/Src/main.c ****         } else if (channel_num == 4) {
 1734              		.loc 1 985 20 view .LVU597
 1735 024a 96E7     		b	.L41
 1736              	.LVL169:
 1737              	.L97:
 987:Core/Src/main.c ****         } else if (channel_num == 5) {
 1738              		.loc 1 987 20 view .LVU598
 1739 024c DF20     		movs	r0, #223
 1740              	.LVL170:
 987:Core/Src/main.c ****         } else if (channel_num == 5) {
 1741              		.loc 1 987 20 view .LVU599
 1742 024e 94E7     		b	.L41
 1743              	.LVL171:
 1744              	.L98:
 989:Core/Src/main.c ****         } else if (channel_num == 6) {
 1745              		.loc 1 989 20 view .LVU600
 1746 0250 E320     		movs	r0, #227
ARM GAS  /tmp/ccMtz5r4.s 			page 56


 1747              	.LVL172:
 989:Core/Src/main.c ****         } else if (channel_num == 6) {
 1748              		.loc 1 989 20 view .LVU601
 1749 0252 92E7     		b	.L41
 1750              	.LVL173:
 1751              	.L99:
 991:Core/Src/main.c ****         } else if (channel_num == 7) {
 1752              		.loc 1 991 20 view .LVU602
 1753 0254 E720     		movs	r0, #231
 1754              	.LVL174:
 991:Core/Src/main.c ****         } else if (channel_num == 7) {
 1755              		.loc 1 991 20 view .LVU603
 1756 0256 90E7     		b	.L41
 1757              	.LVL175:
 1758              	.L100:
 993:Core/Src/main.c ****         } else if (channel_num == 8) {
 1759              		.loc 1 993 20 view .LVU604
 1760 0258 EB20     		movs	r0, #235
 1761              	.LVL176:
 993:Core/Src/main.c ****         } else if (channel_num == 8) {
 1762              		.loc 1 993 20 view .LVU605
 1763 025a 8EE7     		b	.L41
 1764              	.LVL177:
 1765              	.L101:
 995:Core/Src/main.c ****         } else if (channel_num == 9) {
 1766              		.loc 1 995 20 view .LVU606
 1767 025c EF20     		movs	r0, #239
 1768              	.LVL178:
 995:Core/Src/main.c ****         } else if (channel_num == 9) {
 1769              		.loc 1 995 20 view .LVU607
 1770 025e 8CE7     		b	.L41
 1771              	.LVL179:
 1772              	.L102:
 997:Core/Src/main.c ****         } else if (channel_num == 10) {
 1773              		.loc 1 997 20 view .LVU608
 1774 0260 F320     		movs	r0, #243
 1775              	.LVL180:
 997:Core/Src/main.c ****         } else if (channel_num == 10) {
 1776              		.loc 1 997 20 view .LVU609
 1777 0262 8AE7     		b	.L41
 1778              	.LVL181:
 1779              	.L103:
 999:Core/Src/main.c ****         } else if (channel_num == 11) {
 1780              		.loc 1 999 20 view .LVU610
 1781 0264 F720     		movs	r0, #247
 1782              	.LVL182:
 999:Core/Src/main.c ****         } else if (channel_num == 11) {
 1783              		.loc 1 999 20 view .LVU611
 1784 0266 88E7     		b	.L41
 1785              	.LVL183:
 1786              	.L104:
1001:Core/Src/main.c ****         }
 1787              		.loc 1 1001 20 view .LVU612
 1788 0268 FB20     		movs	r0, #251
 1789              	.LVL184:
1001:Core/Src/main.c ****         }
 1790              		.loc 1 1001 20 view .LVU613
ARM GAS  /tmp/ccMtz5r4.s 			page 57


 1791 026a 86E7     		b	.L41
 1792              	.LVL185:
 1793              	.L240:
 1794              	.LCFI14:
 1795              		.cfi_def_cfa_offset 0
 1796              		.cfi_restore 4
 857:Core/Src/main.c ****     
 1797              		.loc 1 857 9 view .LVU614
 1798 026c 0C23     		movs	r3, #12
 1799              	.LVL186:
 873:Core/Src/main.c ****         if (channel_num == 0) {
 1800              		.loc 1 873 5 is_stmt 1 view .LVU615
 873:Core/Src/main.c ****         if (channel_num == 0) {
 1801              		.loc 1 873 8 is_stmt 0 view .LVU616
 1802 026e 2ABB     		cbnz	r2, .L110
 874:Core/Src/main.c ****             return 3;
 1803              		.loc 1 874 9 is_stmt 1 view .LVU617
 874:Core/Src/main.c ****             return 3;
 1804              		.loc 1 874 12 is_stmt 0 view .LVU618
 1805 0270 002B     		cmp	r3, #0
 1806 0272 00F09D80 		beq	.L111
 876:Core/Src/main.c ****             return 7;
 1807              		.loc 1 876 16 is_stmt 1 view .LVU619
 876:Core/Src/main.c ****             return 7;
 1808              		.loc 1 876 19 is_stmt 0 view .LVU620
 1809 0276 012B     		cmp	r3, #1
 1810 0278 00F09C80 		beq	.L113
 878:Core/Src/main.c ****             return 11;
 1811              		.loc 1 878 16 is_stmt 1 view .LVU621
 878:Core/Src/main.c ****             return 11;
 1812              		.loc 1 878 19 is_stmt 0 view .LVU622
 1813 027c 022B     		cmp	r3, #2
 1814 027e 00F09B80 		beq	.L115
 880:Core/Src/main.c ****             return 15;
 1815              		.loc 1 880 16 is_stmt 1 view .LVU623
 880:Core/Src/main.c ****             return 15;
 1816              		.loc 1 880 19 is_stmt 0 view .LVU624
 1817 0282 032B     		cmp	r3, #3
 1818 0284 00F09A80 		beq	.L117
 882:Core/Src/main.c ****             return 19;
 1819              		.loc 1 882 16 is_stmt 1 view .LVU625
 882:Core/Src/main.c ****             return 19;
 1820              		.loc 1 882 19 is_stmt 0 view .LVU626
 1821 0288 042B     		cmp	r3, #4
 1822 028a 00F09980 		beq	.L119
 884:Core/Src/main.c ****             return 23;
 1823              		.loc 1 884 16 is_stmt 1 view .LVU627
 884:Core/Src/main.c ****             return 23;
 1824              		.loc 1 884 19 is_stmt 0 view .LVU628
 1825 028e 052B     		cmp	r3, #5
 1826 0290 00F09880 		beq	.L121
 886:Core/Src/main.c ****             return 27;
 1827              		.loc 1 886 16 is_stmt 1 view .LVU629
 886:Core/Src/main.c ****             return 27;
 1828              		.loc 1 886 19 is_stmt 0 view .LVU630
 1829 0294 062B     		cmp	r3, #6
 1830 0296 00F09780 		beq	.L123
ARM GAS  /tmp/ccMtz5r4.s 			page 58


 888:Core/Src/main.c ****             return 31;
 1831              		.loc 1 888 16 is_stmt 1 view .LVU631
 888:Core/Src/main.c ****             return 31;
 1832              		.loc 1 888 19 is_stmt 0 view .LVU632
 1833 029a 072B     		cmp	r3, #7
 1834 029c 00F09680 		beq	.L125
 890:Core/Src/main.c ****             return 35;
 1835              		.loc 1 890 16 is_stmt 1 view .LVU633
 890:Core/Src/main.c ****             return 35;
 1836              		.loc 1 890 19 is_stmt 0 view .LVU634
 1837 02a0 082B     		cmp	r3, #8
 1838 02a2 00F09580 		beq	.L127
 892:Core/Src/main.c ****             return 39;
 1839              		.loc 1 892 16 is_stmt 1 view .LVU635
 892:Core/Src/main.c ****             return 39;
 1840              		.loc 1 892 19 is_stmt 0 view .LVU636
 1841 02a6 092B     		cmp	r3, #9
 1842 02a8 00F09480 		beq	.L129
 894:Core/Src/main.c ****             return 43;
 1843              		.loc 1 894 16 is_stmt 1 view .LVU637
 894:Core/Src/main.c ****             return 43;
 1844              		.loc 1 894 19 is_stmt 0 view .LVU638
 1845 02ac 0A2B     		cmp	r3, #10
 1846 02ae 00F09380 		beq	.L131
 896:Core/Src/main.c ****             return 47;
 1847              		.loc 1 896 16 is_stmt 1 view .LVU639
 896:Core/Src/main.c ****             return 47;
 1848              		.loc 1 896 19 is_stmt 0 view .LVU640
 1849 02b2 0B2B     		cmp	r3, #11
 1850 02b4 00F09280 		beq	.L133
1004:Core/Src/main.c **** }
 1851              		.loc 1 1004 12 view .LVU641
 1852 02b8 0020     		movs	r0, #0
 1853              	.LVL187:
1004:Core/Src/main.c **** }
 1854              		.loc 1 1004 12 view .LVU642
 1855 02ba 7047     		bx	lr
 1856              	.LVL188:
 1857              	.L110:
 899:Core/Src/main.c ****         if (channel_num == 0) {
 1858              		.loc 1 899 12 is_stmt 1 view .LVU643
 899:Core/Src/main.c ****         if (channel_num == 0) {
 1859              		.loc 1 899 15 is_stmt 0 view .LVU644
 1860 02bc 012A     		cmp	r2, #1
 1861 02be 29D0     		beq	.L245
 925:Core/Src/main.c ****         if (channel_num == 0) {
 1862              		.loc 1 925 12 is_stmt 1 view .LVU645
 925:Core/Src/main.c ****         if (channel_num == 0) {
 1863              		.loc 1 925 15 is_stmt 0 view .LVU646
 1864 02c0 022A     		cmp	r2, #2
 1865 02c2 41D0     		beq	.L246
 951:Core/Src/main.c ****         if (channel_num == 0) {
 1866              		.loc 1 951 12 is_stmt 1 view .LVU647
 951:Core/Src/main.c ****         if (channel_num == 0) {
 1867              		.loc 1 951 15 is_stmt 0 view .LVU648
 1868 02c4 032A     		cmp	r2, #3
 1869 02c6 59D0     		beq	.L247
ARM GAS  /tmp/ccMtz5r4.s 			page 59


 978:Core/Src/main.c ****             return 207;
 1870              		.loc 1 978 9 is_stmt 1 view .LVU649
 978:Core/Src/main.c ****             return 207;
 1871              		.loc 1 978 12 is_stmt 0 view .LVU650
 1872 02c8 002B     		cmp	r3, #0
 1873 02ca 00F0D180 		beq	.L214
 980:Core/Src/main.c ****             return 211;
 1874              		.loc 1 980 16 is_stmt 1 view .LVU651
 980:Core/Src/main.c ****             return 211;
 1875              		.loc 1 980 19 is_stmt 0 view .LVU652
 1876 02ce 012B     		cmp	r3, #1
 1877 02d0 00F0D080 		beq	.L216
 982:Core/Src/main.c ****             return 215;
 1878              		.loc 1 982 16 is_stmt 1 view .LVU653
 982:Core/Src/main.c ****             return 215;
 1879              		.loc 1 982 19 is_stmt 0 view .LVU654
 1880 02d4 022B     		cmp	r3, #2
 1881 02d6 00F0CF80 		beq	.L218
 984:Core/Src/main.c ****             return 219;
 1882              		.loc 1 984 16 is_stmt 1 view .LVU655
 984:Core/Src/main.c ****             return 219;
 1883              		.loc 1 984 19 is_stmt 0 view .LVU656
 1884 02da 032B     		cmp	r3, #3
 1885 02dc 00F0CE80 		beq	.L220
 986:Core/Src/main.c ****             return 223;
 1886              		.loc 1 986 16 is_stmt 1 view .LVU657
 986:Core/Src/main.c ****             return 223;
 1887              		.loc 1 986 19 is_stmt 0 view .LVU658
 1888 02e0 042B     		cmp	r3, #4
 1889 02e2 00F0CD80 		beq	.L222
 988:Core/Src/main.c ****             return 227;
 1890              		.loc 1 988 16 is_stmt 1 view .LVU659
 988:Core/Src/main.c ****             return 227;
 1891              		.loc 1 988 19 is_stmt 0 view .LVU660
 1892 02e6 052B     		cmp	r3, #5
 1893 02e8 00F0CC80 		beq	.L224
 990:Core/Src/main.c ****             return 231;
 1894              		.loc 1 990 16 is_stmt 1 view .LVU661
 990:Core/Src/main.c ****             return 231;
 1895              		.loc 1 990 19 is_stmt 0 view .LVU662
 1896 02ec 062B     		cmp	r3, #6
 1897 02ee 00F0CB80 		beq	.L226
 992:Core/Src/main.c ****             return 235;
 1898              		.loc 1 992 16 is_stmt 1 view .LVU663
 992:Core/Src/main.c ****             return 235;
 1899              		.loc 1 992 19 is_stmt 0 view .LVU664
 1900 02f2 072B     		cmp	r3, #7
 1901 02f4 00F0CA80 		beq	.L228
 994:Core/Src/main.c ****             return 239;
 1902              		.loc 1 994 16 is_stmt 1 view .LVU665
 994:Core/Src/main.c ****             return 239;
 1903              		.loc 1 994 19 is_stmt 0 view .LVU666
 1904 02f8 082B     		cmp	r3, #8
 1905 02fa 00F0C980 		beq	.L230
 996:Core/Src/main.c ****             return 243;
 1906              		.loc 1 996 16 is_stmt 1 view .LVU667
 996:Core/Src/main.c ****             return 243;
ARM GAS  /tmp/ccMtz5r4.s 			page 60


 1907              		.loc 1 996 19 is_stmt 0 view .LVU668
 1908 02fe 092B     		cmp	r3, #9
 1909 0300 00F0C880 		beq	.L232
 998:Core/Src/main.c ****             return 247;
 1910              		.loc 1 998 16 is_stmt 1 view .LVU669
 998:Core/Src/main.c ****             return 247;
 1911              		.loc 1 998 19 is_stmt 0 view .LVU670
 1912 0304 0A2B     		cmp	r3, #10
 1913 0306 00F0C780 		beq	.L234
1000:Core/Src/main.c ****             return 251;
 1914              		.loc 1 1000 16 is_stmt 1 view .LVU671
1000:Core/Src/main.c ****             return 251;
 1915              		.loc 1 1000 19 is_stmt 0 view .LVU672
 1916 030a 0B2B     		cmp	r3, #11
 1917 030c 00F0C680 		beq	.L236
1004:Core/Src/main.c **** }
 1918              		.loc 1 1004 12 view .LVU673
 1919 0310 0020     		movs	r0, #0
 1920              	.LVL189:
1004:Core/Src/main.c **** }
 1921              		.loc 1 1004 12 view .LVU674
 1922 0312 7047     		bx	lr
 1923              	.LVL190:
 1924              	.L245:
 900:Core/Src/main.c ****             return 54;
 1925              		.loc 1 900 9 is_stmt 1 view .LVU675
 900:Core/Src/main.c ****             return 54;
 1926              		.loc 1 900 12 is_stmt 0 view .LVU676
 1927 0314 002B     		cmp	r3, #0
 1928 0316 63D0     		beq	.L138
 902:Core/Src/main.c ****             return 58;
 1929              		.loc 1 902 16 is_stmt 1 view .LVU677
 902:Core/Src/main.c ****             return 58;
 1930              		.loc 1 902 19 is_stmt 0 view .LVU678
 1931 0318 012B     		cmp	r3, #1
 1932 031a 63D0     		beq	.L140
 904:Core/Src/main.c ****             return 62;
 1933              		.loc 1 904 16 is_stmt 1 view .LVU679
 904:Core/Src/main.c ****             return 62;
 1934              		.loc 1 904 19 is_stmt 0 view .LVU680
 1935 031c 022B     		cmp	r3, #2
 1936 031e 63D0     		beq	.L142
 906:Core/Src/main.c ****             return 66;
 1937              		.loc 1 906 16 is_stmt 1 view .LVU681
 906:Core/Src/main.c ****             return 66;
 1938              		.loc 1 906 19 is_stmt 0 view .LVU682
 1939 0320 032B     		cmp	r3, #3
 1940 0322 63D0     		beq	.L144
 908:Core/Src/main.c ****             return 70;
 1941              		.loc 1 908 16 is_stmt 1 view .LVU683
 908:Core/Src/main.c ****             return 70;
 1942              		.loc 1 908 19 is_stmt 0 view .LVU684
 1943 0324 042B     		cmp	r3, #4
 1944 0326 63D0     		beq	.L146
 910:Core/Src/main.c ****             return 74;
 1945              		.loc 1 910 16 is_stmt 1 view .LVU685
 910:Core/Src/main.c ****             return 74;
ARM GAS  /tmp/ccMtz5r4.s 			page 61


 1946              		.loc 1 910 19 is_stmt 0 view .LVU686
 1947 0328 052B     		cmp	r3, #5
 1948 032a 63D0     		beq	.L148
 912:Core/Src/main.c ****             return 78;
 1949              		.loc 1 912 16 is_stmt 1 view .LVU687
 912:Core/Src/main.c ****             return 78;
 1950              		.loc 1 912 19 is_stmt 0 view .LVU688
 1951 032c 062B     		cmp	r3, #6
 1952 032e 63D0     		beq	.L150
 914:Core/Src/main.c ****             return 82;
 1953              		.loc 1 914 16 is_stmt 1 view .LVU689
 914:Core/Src/main.c ****             return 82;
 1954              		.loc 1 914 19 is_stmt 0 view .LVU690
 1955 0330 072B     		cmp	r3, #7
 1956 0332 63D0     		beq	.L152
 916:Core/Src/main.c ****             return 86;
 1957              		.loc 1 916 16 is_stmt 1 view .LVU691
 916:Core/Src/main.c ****             return 86;
 1958              		.loc 1 916 19 is_stmt 0 view .LVU692
 1959 0334 082B     		cmp	r3, #8
 1960 0336 63D0     		beq	.L154
 918:Core/Src/main.c ****             return 90;
 1961              		.loc 1 918 16 is_stmt 1 view .LVU693
 918:Core/Src/main.c ****             return 90;
 1962              		.loc 1 918 19 is_stmt 0 view .LVU694
 1963 0338 092B     		cmp	r3, #9
 1964 033a 63D0     		beq	.L156
 920:Core/Src/main.c ****             return 94;
 1965              		.loc 1 920 16 is_stmt 1 view .LVU695
 920:Core/Src/main.c ****             return 94;
 1966              		.loc 1 920 19 is_stmt 0 view .LVU696
 1967 033c 0A2B     		cmp	r3, #10
 1968 033e 63D0     		beq	.L158
 922:Core/Src/main.c ****             return 98;
 1969              		.loc 1 922 16 is_stmt 1 view .LVU697
 922:Core/Src/main.c ****             return 98;
 1970              		.loc 1 922 19 is_stmt 0 view .LVU698
 1971 0340 0B2B     		cmp	r3, #11
 1972 0342 63D0     		beq	.L160
1004:Core/Src/main.c **** }
 1973              		.loc 1 1004 12 view .LVU699
 1974 0344 0020     		movs	r0, #0
 1975              	.LVL191:
1004:Core/Src/main.c **** }
 1976              		.loc 1 1004 12 view .LVU700
 1977 0346 7047     		bx	lr
 1978              	.LVL192:
 1979              	.L246:
 926:Core/Src/main.c ****             return 105;
 1980              		.loc 1 926 9 is_stmt 1 view .LVU701
 926:Core/Src/main.c ****             return 105;
 1981              		.loc 1 926 12 is_stmt 0 view .LVU702
 1982 0348 002B     		cmp	r3, #0
 1983 034a 61D0     		beq	.L164
 928:Core/Src/main.c ****             return 109;
 1984              		.loc 1 928 16 is_stmt 1 view .LVU703
 928:Core/Src/main.c ****             return 109;
ARM GAS  /tmp/ccMtz5r4.s 			page 62


 1985              		.loc 1 928 19 is_stmt 0 view .LVU704
 1986 034c 012B     		cmp	r3, #1
 1987 034e 61D0     		beq	.L166
 930:Core/Src/main.c ****             return 113;
 1988              		.loc 1 930 16 is_stmt 1 view .LVU705
 930:Core/Src/main.c ****             return 113;
 1989              		.loc 1 930 19 is_stmt 0 view .LVU706
 1990 0350 022B     		cmp	r3, #2
 1991 0352 61D0     		beq	.L168
 932:Core/Src/main.c ****             return 117;
 1992              		.loc 1 932 16 is_stmt 1 view .LVU707
 932:Core/Src/main.c ****             return 117;
 1993              		.loc 1 932 19 is_stmt 0 view .LVU708
 1994 0354 032B     		cmp	r3, #3
 1995 0356 61D0     		beq	.L170
 934:Core/Src/main.c ****             return 121;
 1996              		.loc 1 934 16 is_stmt 1 view .LVU709
 934:Core/Src/main.c ****             return 121;
 1997              		.loc 1 934 19 is_stmt 0 view .LVU710
 1998 0358 042B     		cmp	r3, #4
 1999 035a 61D0     		beq	.L172
 936:Core/Src/main.c ****             return 125;
 2000              		.loc 1 936 16 is_stmt 1 view .LVU711
 936:Core/Src/main.c ****             return 125;
 2001              		.loc 1 936 19 is_stmt 0 view .LVU712
 2002 035c 052B     		cmp	r3, #5
 2003 035e 61D0     		beq	.L174
 938:Core/Src/main.c ****             return 129;
 2004              		.loc 1 938 16 is_stmt 1 view .LVU713
 938:Core/Src/main.c ****             return 129;
 2005              		.loc 1 938 19 is_stmt 0 view .LVU714
 2006 0360 062B     		cmp	r3, #6
 2007 0362 61D0     		beq	.L176
 940:Core/Src/main.c ****             return 133;
 2008              		.loc 1 940 16 is_stmt 1 view .LVU715
 940:Core/Src/main.c ****             return 133;
 2009              		.loc 1 940 19 is_stmt 0 view .LVU716
 2010 0364 072B     		cmp	r3, #7
 2011 0366 61D0     		beq	.L178
 942:Core/Src/main.c ****             return 137;
 2012              		.loc 1 942 16 is_stmt 1 view .LVU717
 942:Core/Src/main.c ****             return 137;
 2013              		.loc 1 942 19 is_stmt 0 view .LVU718
 2014 0368 082B     		cmp	r3, #8
 2015 036a 61D0     		beq	.L180
 944:Core/Src/main.c ****             return 141;
 2016              		.loc 1 944 16 is_stmt 1 view .LVU719
 944:Core/Src/main.c ****             return 141;
 2017              		.loc 1 944 19 is_stmt 0 view .LVU720
 2018 036c 092B     		cmp	r3, #9
 2019 036e 61D0     		beq	.L182
 946:Core/Src/main.c ****             return 145;
 2020              		.loc 1 946 16 is_stmt 1 view .LVU721
 946:Core/Src/main.c ****             return 145;
 2021              		.loc 1 946 19 is_stmt 0 view .LVU722
 2022 0370 0A2B     		cmp	r3, #10
 2023 0372 61D0     		beq	.L184
ARM GAS  /tmp/ccMtz5r4.s 			page 63


 948:Core/Src/main.c ****             return 149;
 2024              		.loc 1 948 16 is_stmt 1 view .LVU723
 948:Core/Src/main.c ****             return 149;
 2025              		.loc 1 948 19 is_stmt 0 view .LVU724
 2026 0374 0B2B     		cmp	r3, #11
 2027 0376 61D0     		beq	.L186
1004:Core/Src/main.c **** }
 2028              		.loc 1 1004 12 view .LVU725
 2029 0378 0020     		movs	r0, #0
 2030              	.LVL193:
1004:Core/Src/main.c **** }
 2031              		.loc 1 1004 12 view .LVU726
 2032 037a 7047     		bx	lr
 2033              	.LVL194:
 2034              	.L247:
 952:Core/Src/main.c ****             return 156;
 2035              		.loc 1 952 9 is_stmt 1 view .LVU727
 952:Core/Src/main.c ****             return 156;
 2036              		.loc 1 952 12 is_stmt 0 view .LVU728
 2037 037c 002B     		cmp	r3, #0
 2038 037e 5FD0     		beq	.L190
 954:Core/Src/main.c ****             return 160;
 2039              		.loc 1 954 16 is_stmt 1 view .LVU729
 954:Core/Src/main.c ****             return 160;
 2040              		.loc 1 954 19 is_stmt 0 view .LVU730
 2041 0380 012B     		cmp	r3, #1
 2042 0382 5FD0     		beq	.L192
 956:Core/Src/main.c ****             return 164;
 2043              		.loc 1 956 16 is_stmt 1 view .LVU731
 956:Core/Src/main.c ****             return 164;
 2044              		.loc 1 956 19 is_stmt 0 view .LVU732
 2045 0384 022B     		cmp	r3, #2
 2046 0386 5FD0     		beq	.L194
 958:Core/Src/main.c ****             return 168;
 2047              		.loc 1 958 16 is_stmt 1 view .LVU733
 958:Core/Src/main.c ****             return 168;
 2048              		.loc 1 958 19 is_stmt 0 view .LVU734
 2049 0388 032B     		cmp	r3, #3
 2050 038a 5FD0     		beq	.L196
 960:Core/Src/main.c ****             return 172;
 2051              		.loc 1 960 16 is_stmt 1 view .LVU735
 960:Core/Src/main.c ****             return 172;
 2052              		.loc 1 960 19 is_stmt 0 view .LVU736
 2053 038c 042B     		cmp	r3, #4
 2054 038e 5FD0     		beq	.L198
 962:Core/Src/main.c ****             return 176;
 2055              		.loc 1 962 16 is_stmt 1 view .LVU737
 962:Core/Src/main.c ****             return 176;
 2056              		.loc 1 962 19 is_stmt 0 view .LVU738
 2057 0390 052B     		cmp	r3, #5
 2058 0392 5FD0     		beq	.L200
 964:Core/Src/main.c ****             return 180;
 2059              		.loc 1 964 16 is_stmt 1 view .LVU739
 964:Core/Src/main.c ****             return 180;
 2060              		.loc 1 964 19 is_stmt 0 view .LVU740
 2061 0394 062B     		cmp	r3, #6
 2062 0396 5FD0     		beq	.L202
ARM GAS  /tmp/ccMtz5r4.s 			page 64


 966:Core/Src/main.c ****             return 184;
 2063              		.loc 1 966 16 is_stmt 1 view .LVU741
 966:Core/Src/main.c ****             return 184;
 2064              		.loc 1 966 19 is_stmt 0 view .LVU742
 2065 0398 072B     		cmp	r3, #7
 2066 039a 5FD0     		beq	.L204
 968:Core/Src/main.c ****             return 188;
 2067              		.loc 1 968 16 is_stmt 1 view .LVU743
 968:Core/Src/main.c ****             return 188;
 2068              		.loc 1 968 19 is_stmt 0 view .LVU744
 2069 039c 082B     		cmp	r3, #8
 2070 039e 5FD0     		beq	.L206
 970:Core/Src/main.c ****             return 192;
 2071              		.loc 1 970 16 is_stmt 1 view .LVU745
 970:Core/Src/main.c ****             return 192;
 2072              		.loc 1 970 19 is_stmt 0 view .LVU746
 2073 03a0 092B     		cmp	r3, #9
 2074 03a2 5FD0     		beq	.L208
 972:Core/Src/main.c ****             return 196;
 2075              		.loc 1 972 16 is_stmt 1 view .LVU747
 972:Core/Src/main.c ****             return 196;
 2076              		.loc 1 972 19 is_stmt 0 view .LVU748
 2077 03a4 0A2B     		cmp	r3, #10
 2078 03a6 5FD0     		beq	.L210
 974:Core/Src/main.c ****             return 200;
 2079              		.loc 1 974 16 is_stmt 1 view .LVU749
 974:Core/Src/main.c ****             return 200;
 2080              		.loc 1 974 19 is_stmt 0 view .LVU750
 2081 03a8 0B2B     		cmp	r3, #11
 2082 03aa 5FD0     		beq	.L212
1004:Core/Src/main.c **** }
 2083              		.loc 1 1004 12 view .LVU751
 2084 03ac 0020     		movs	r0, #0
 2085              	.LVL195:
1004:Core/Src/main.c **** }
 2086              		.loc 1 1004 12 view .LVU752
 2087 03ae 7047     		bx	lr
 2088              	.LVL196:
 2089              	.L111:
 875:Core/Src/main.c ****         } else if (channel_num == 1) {
 2090              		.loc 1 875 20 view .LVU753
 2091 03b0 0320     		movs	r0, #3
 2092              	.LVL197:
 875:Core/Src/main.c ****         } else if (channel_num == 1) {
 2093              		.loc 1 875 20 view .LVU754
 2094 03b2 7047     		bx	lr
 2095              	.LVL198:
 2096              	.L113:
 877:Core/Src/main.c ****         } else if (channel_num == 2) {
 2097              		.loc 1 877 20 view .LVU755
 2098 03b4 0720     		movs	r0, #7
 2099              	.LVL199:
 877:Core/Src/main.c ****         } else if (channel_num == 2) {
 2100              		.loc 1 877 20 view .LVU756
 2101 03b6 7047     		bx	lr
 2102              	.LVL200:
 2103              	.L115:
ARM GAS  /tmp/ccMtz5r4.s 			page 65


 879:Core/Src/main.c ****         } else if (channel_num == 3) {
 2104              		.loc 1 879 20 view .LVU757
 2105 03b8 0B20     		movs	r0, #11
 2106              	.LVL201:
 879:Core/Src/main.c ****         } else if (channel_num == 3) {
 2107              		.loc 1 879 20 view .LVU758
 2108 03ba 7047     		bx	lr
 2109              	.LVL202:
 2110              	.L117:
 881:Core/Src/main.c ****         } else if (channel_num == 4) {
 2111              		.loc 1 881 20 view .LVU759
 2112 03bc 0F20     		movs	r0, #15
 2113              	.LVL203:
 881:Core/Src/main.c ****         } else if (channel_num == 4) {
 2114              		.loc 1 881 20 view .LVU760
 2115 03be 7047     		bx	lr
 2116              	.LVL204:
 2117              	.L119:
 883:Core/Src/main.c ****         } else if (channel_num == 5) {
 2118              		.loc 1 883 20 view .LVU761
 2119 03c0 1320     		movs	r0, #19
 2120              	.LVL205:
 883:Core/Src/main.c ****         } else if (channel_num == 5) {
 2121              		.loc 1 883 20 view .LVU762
 2122 03c2 7047     		bx	lr
 2123              	.LVL206:
 2124              	.L121:
 885:Core/Src/main.c ****         } else if (channel_num == 6) {
 2125              		.loc 1 885 20 view .LVU763
 2126 03c4 1720     		movs	r0, #23
 2127              	.LVL207:
 885:Core/Src/main.c ****         } else if (channel_num == 6) {
 2128              		.loc 1 885 20 view .LVU764
 2129 03c6 7047     		bx	lr
 2130              	.LVL208:
 2131              	.L123:
 887:Core/Src/main.c ****         } else if (channel_num == 7) {
 2132              		.loc 1 887 20 view .LVU765
 2133 03c8 1B20     		movs	r0, #27
 2134              	.LVL209:
 887:Core/Src/main.c ****         } else if (channel_num == 7) {
 2135              		.loc 1 887 20 view .LVU766
 2136 03ca 7047     		bx	lr
 2137              	.LVL210:
 2138              	.L125:
 889:Core/Src/main.c ****         } else if (channel_num == 8) {
 2139              		.loc 1 889 20 view .LVU767
 2140 03cc 1F20     		movs	r0, #31
 2141              	.LVL211:
 889:Core/Src/main.c ****         } else if (channel_num == 8) {
 2142              		.loc 1 889 20 view .LVU768
 2143 03ce 7047     		bx	lr
 2144              	.LVL212:
 2145              	.L127:
 891:Core/Src/main.c ****         } else if (channel_num == 9) {
 2146              		.loc 1 891 20 view .LVU769
 2147 03d0 2320     		movs	r0, #35
ARM GAS  /tmp/ccMtz5r4.s 			page 66


 2148              	.LVL213:
 891:Core/Src/main.c ****         } else if (channel_num == 9) {
 2149              		.loc 1 891 20 view .LVU770
 2150 03d2 7047     		bx	lr
 2151              	.LVL214:
 2152              	.L129:
 893:Core/Src/main.c ****         } else if (channel_num == 10) {
 2153              		.loc 1 893 20 view .LVU771
 2154 03d4 2720     		movs	r0, #39
 2155              	.LVL215:
 893:Core/Src/main.c ****         } else if (channel_num == 10) {
 2156              		.loc 1 893 20 view .LVU772
 2157 03d6 7047     		bx	lr
 2158              	.LVL216:
 2159              	.L131:
 895:Core/Src/main.c ****         } else if (channel_num == 11) {
 2160              		.loc 1 895 20 view .LVU773
 2161 03d8 2B20     		movs	r0, #43
 2162              	.LVL217:
 895:Core/Src/main.c ****         } else if (channel_num == 11) {
 2163              		.loc 1 895 20 view .LVU774
 2164 03da 7047     		bx	lr
 2165              	.LVL218:
 2166              	.L133:
 897:Core/Src/main.c ****         }
 2167              		.loc 1 897 20 view .LVU775
 2168 03dc 2F20     		movs	r0, #47
 2169              	.LVL219:
 897:Core/Src/main.c ****         }
 2170              		.loc 1 897 20 view .LVU776
 2171 03de 7047     		bx	lr
 2172              	.LVL220:
 2173              	.L138:
 901:Core/Src/main.c ****         } else if (channel_num == 1) {
 2174              		.loc 1 901 20 view .LVU777
 2175 03e0 3620     		movs	r0, #54
 2176              	.LVL221:
 901:Core/Src/main.c ****         } else if (channel_num == 1) {
 2177              		.loc 1 901 20 view .LVU778
 2178 03e2 7047     		bx	lr
 2179              	.LVL222:
 2180              	.L140:
 903:Core/Src/main.c ****         } else if (channel_num == 2) {
 2181              		.loc 1 903 20 view .LVU779
 2182 03e4 3A20     		movs	r0, #58
 2183              	.LVL223:
 903:Core/Src/main.c ****         } else if (channel_num == 2) {
 2184              		.loc 1 903 20 view .LVU780
 2185 03e6 7047     		bx	lr
 2186              	.LVL224:
 2187              	.L142:
 905:Core/Src/main.c ****         } else if (channel_num == 3) {
 2188              		.loc 1 905 20 view .LVU781
 2189 03e8 3E20     		movs	r0, #62
 2190              	.LVL225:
 905:Core/Src/main.c ****         } else if (channel_num == 3) {
 2191              		.loc 1 905 20 view .LVU782
ARM GAS  /tmp/ccMtz5r4.s 			page 67


 2192 03ea 7047     		bx	lr
 2193              	.LVL226:
 2194              	.L144:
 907:Core/Src/main.c ****         } else if (channel_num == 4) {
 2195              		.loc 1 907 20 view .LVU783
 2196 03ec 4220     		movs	r0, #66
 2197              	.LVL227:
 907:Core/Src/main.c ****         } else if (channel_num == 4) {
 2198              		.loc 1 907 20 view .LVU784
 2199 03ee 7047     		bx	lr
 2200              	.LVL228:
 2201              	.L146:
 909:Core/Src/main.c ****         } else if (channel_num == 5) {
 2202              		.loc 1 909 20 view .LVU785
 2203 03f0 4620     		movs	r0, #70
 2204              	.LVL229:
 909:Core/Src/main.c ****         } else if (channel_num == 5) {
 2205              		.loc 1 909 20 view .LVU786
 2206 03f2 7047     		bx	lr
 2207              	.LVL230:
 2208              	.L148:
 911:Core/Src/main.c ****         } else if (channel_num == 6) {
 2209              		.loc 1 911 20 view .LVU787
 2210 03f4 4A20     		movs	r0, #74
 2211              	.LVL231:
 911:Core/Src/main.c ****         } else if (channel_num == 6) {
 2212              		.loc 1 911 20 view .LVU788
 2213 03f6 7047     		bx	lr
 2214              	.LVL232:
 2215              	.L150:
 913:Core/Src/main.c ****         } else if (channel_num == 7) {
 2216              		.loc 1 913 20 view .LVU789
 2217 03f8 4E20     		movs	r0, #78
 2218              	.LVL233:
 913:Core/Src/main.c ****         } else if (channel_num == 7) {
 2219              		.loc 1 913 20 view .LVU790
 2220 03fa 7047     		bx	lr
 2221              	.LVL234:
 2222              	.L152:
 915:Core/Src/main.c ****         } else if (channel_num == 8) {
 2223              		.loc 1 915 20 view .LVU791
 2224 03fc 5220     		movs	r0, #82
 2225              	.LVL235:
 915:Core/Src/main.c ****         } else if (channel_num == 8) {
 2226              		.loc 1 915 20 view .LVU792
 2227 03fe 7047     		bx	lr
 2228              	.LVL236:
 2229              	.L154:
 917:Core/Src/main.c ****         } else if (channel_num == 9) {
 2230              		.loc 1 917 20 view .LVU793
 2231 0400 5620     		movs	r0, #86
 2232              	.LVL237:
 917:Core/Src/main.c ****         } else if (channel_num == 9) {
 2233              		.loc 1 917 20 view .LVU794
 2234 0402 7047     		bx	lr
 2235              	.LVL238:
 2236              	.L156:
ARM GAS  /tmp/ccMtz5r4.s 			page 68


 919:Core/Src/main.c ****         } else if (channel_num == 10) {
 2237              		.loc 1 919 20 view .LVU795
 2238 0404 5A20     		movs	r0, #90
 2239              	.LVL239:
 919:Core/Src/main.c ****         } else if (channel_num == 10) {
 2240              		.loc 1 919 20 view .LVU796
 2241 0406 7047     		bx	lr
 2242              	.LVL240:
 2243              	.L158:
 921:Core/Src/main.c ****         } else if (channel_num == 11) {
 2244              		.loc 1 921 20 view .LVU797
 2245 0408 5E20     		movs	r0, #94
 2246              	.LVL241:
 921:Core/Src/main.c ****         } else if (channel_num == 11) {
 2247              		.loc 1 921 20 view .LVU798
 2248 040a 7047     		bx	lr
 2249              	.LVL242:
 2250              	.L160:
 923:Core/Src/main.c ****         }
 2251              		.loc 1 923 20 view .LVU799
 2252 040c 6220     		movs	r0, #98
 2253              	.LVL243:
 923:Core/Src/main.c ****         }
 2254              		.loc 1 923 20 view .LVU800
 2255 040e 7047     		bx	lr
 2256              	.LVL244:
 2257              	.L164:
 927:Core/Src/main.c ****         } else if (channel_num == 1) {
 2258              		.loc 1 927 20 view .LVU801
 2259 0410 6920     		movs	r0, #105
 2260              	.LVL245:
 927:Core/Src/main.c ****         } else if (channel_num == 1) {
 2261              		.loc 1 927 20 view .LVU802
 2262 0412 7047     		bx	lr
 2263              	.LVL246:
 2264              	.L166:
 929:Core/Src/main.c ****         } else if (channel_num == 2) {
 2265              		.loc 1 929 20 view .LVU803
 2266 0414 6D20     		movs	r0, #109
 2267              	.LVL247:
 929:Core/Src/main.c ****         } else if (channel_num == 2) {
 2268              		.loc 1 929 20 view .LVU804
 2269 0416 7047     		bx	lr
 2270              	.LVL248:
 2271              	.L168:
 931:Core/Src/main.c ****         } else if (channel_num == 3) {
 2272              		.loc 1 931 20 view .LVU805
 2273 0418 7120     		movs	r0, #113
 2274              	.LVL249:
 931:Core/Src/main.c ****         } else if (channel_num == 3) {
 2275              		.loc 1 931 20 view .LVU806
 2276 041a 7047     		bx	lr
 2277              	.LVL250:
 2278              	.L170:
 933:Core/Src/main.c ****         } else if (channel_num == 4) {
 2279              		.loc 1 933 20 view .LVU807
 2280 041c 7520     		movs	r0, #117
ARM GAS  /tmp/ccMtz5r4.s 			page 69


 2281              	.LVL251:
 933:Core/Src/main.c ****         } else if (channel_num == 4) {
 2282              		.loc 1 933 20 view .LVU808
 2283 041e 7047     		bx	lr
 2284              	.LVL252:
 2285              	.L172:
 935:Core/Src/main.c ****         } else if (channel_num == 5) {
 2286              		.loc 1 935 20 view .LVU809
 2287 0420 7920     		movs	r0, #121
 2288              	.LVL253:
 935:Core/Src/main.c ****         } else if (channel_num == 5) {
 2289              		.loc 1 935 20 view .LVU810
 2290 0422 7047     		bx	lr
 2291              	.LVL254:
 2292              	.L174:
 937:Core/Src/main.c ****         } else if (channel_num == 6) {
 2293              		.loc 1 937 20 view .LVU811
 2294 0424 7D20     		movs	r0, #125
 2295              	.LVL255:
 937:Core/Src/main.c ****         } else if (channel_num == 6) {
 2296              		.loc 1 937 20 view .LVU812
 2297 0426 7047     		bx	lr
 2298              	.LVL256:
 2299              	.L176:
 939:Core/Src/main.c ****         } else if (channel_num == 7) {
 2300              		.loc 1 939 20 view .LVU813
 2301 0428 8120     		movs	r0, #129
 2302              	.LVL257:
 939:Core/Src/main.c ****         } else if (channel_num == 7) {
 2303              		.loc 1 939 20 view .LVU814
 2304 042a 7047     		bx	lr
 2305              	.LVL258:
 2306              	.L178:
 941:Core/Src/main.c ****         } else if (channel_num == 8) {
 2307              		.loc 1 941 20 view .LVU815
 2308 042c 8520     		movs	r0, #133
 2309              	.LVL259:
 941:Core/Src/main.c ****         } else if (channel_num == 8) {
 2310              		.loc 1 941 20 view .LVU816
 2311 042e 7047     		bx	lr
 2312              	.LVL260:
 2313              	.L180:
 943:Core/Src/main.c ****         } else if (channel_num == 9) {
 2314              		.loc 1 943 20 view .LVU817
 2315 0430 8920     		movs	r0, #137
 2316              	.LVL261:
 943:Core/Src/main.c ****         } else if (channel_num == 9) {
 2317              		.loc 1 943 20 view .LVU818
 2318 0432 7047     		bx	lr
 2319              	.LVL262:
 2320              	.L182:
 945:Core/Src/main.c ****         } else if (channel_num == 10) {
 2321              		.loc 1 945 20 view .LVU819
 2322 0434 8D20     		movs	r0, #141
 2323              	.LVL263:
 945:Core/Src/main.c ****         } else if (channel_num == 10) {
 2324              		.loc 1 945 20 view .LVU820
ARM GAS  /tmp/ccMtz5r4.s 			page 70


 2325 0436 7047     		bx	lr
 2326              	.LVL264:
 2327              	.L184:
 947:Core/Src/main.c ****         } else if (channel_num == 11) {
 2328              		.loc 1 947 20 view .LVU821
 2329 0438 9120     		movs	r0, #145
 2330              	.LVL265:
 947:Core/Src/main.c ****         } else if (channel_num == 11) {
 2331              		.loc 1 947 20 view .LVU822
 2332 043a 7047     		bx	lr
 2333              	.LVL266:
 2334              	.L186:
 949:Core/Src/main.c ****         }
 2335              		.loc 1 949 20 view .LVU823
 2336 043c 9520     		movs	r0, #149
 2337              	.LVL267:
 949:Core/Src/main.c ****         }
 2338              		.loc 1 949 20 view .LVU824
 2339 043e 7047     		bx	lr
 2340              	.LVL268:
 2341              	.L190:
 953:Core/Src/main.c ****         } else if (channel_num == 1) {
 2342              		.loc 1 953 20 view .LVU825
 2343 0440 9C20     		movs	r0, #156
 2344              	.LVL269:
 953:Core/Src/main.c ****         } else if (channel_num == 1) {
 2345              		.loc 1 953 20 view .LVU826
 2346 0442 7047     		bx	lr
 2347              	.LVL270:
 2348              	.L192:
 955:Core/Src/main.c ****         } else if (channel_num == 2) {
 2349              		.loc 1 955 20 view .LVU827
 2350 0444 A020     		movs	r0, #160
 2351              	.LVL271:
 955:Core/Src/main.c ****         } else if (channel_num == 2) {
 2352              		.loc 1 955 20 view .LVU828
 2353 0446 7047     		bx	lr
 2354              	.LVL272:
 2355              	.L194:
 957:Core/Src/main.c ****         } else if (channel_num == 3) {
 2356              		.loc 1 957 20 view .LVU829
 2357 0448 A420     		movs	r0, #164
 2358              	.LVL273:
 957:Core/Src/main.c ****         } else if (channel_num == 3) {
 2359              		.loc 1 957 20 view .LVU830
 2360 044a 7047     		bx	lr
 2361              	.LVL274:
 2362              	.L196:
 959:Core/Src/main.c ****         } else if (channel_num == 4) {
 2363              		.loc 1 959 20 view .LVU831
 2364 044c A820     		movs	r0, #168
 2365              	.LVL275:
 959:Core/Src/main.c ****         } else if (channel_num == 4) {
 2366              		.loc 1 959 20 view .LVU832
 2367 044e 7047     		bx	lr
 2368              	.LVL276:
 2369              	.L198:
ARM GAS  /tmp/ccMtz5r4.s 			page 71


 961:Core/Src/main.c ****         } else if (channel_num == 5) {
 2370              		.loc 1 961 20 view .LVU833
 2371 0450 AC20     		movs	r0, #172
 2372              	.LVL277:
 961:Core/Src/main.c ****         } else if (channel_num == 5) {
 2373              		.loc 1 961 20 view .LVU834
 2374 0452 7047     		bx	lr
 2375              	.LVL278:
 2376              	.L200:
 963:Core/Src/main.c ****         } else if (channel_num == 6) {
 2377              		.loc 1 963 20 view .LVU835
 2378 0454 B020     		movs	r0, #176
 2379              	.LVL279:
 963:Core/Src/main.c ****         } else if (channel_num == 6) {
 2380              		.loc 1 963 20 view .LVU836
 2381 0456 7047     		bx	lr
 2382              	.LVL280:
 2383              	.L202:
 965:Core/Src/main.c ****         } else if (channel_num == 7) {
 2384              		.loc 1 965 20 view .LVU837
 2385 0458 B420     		movs	r0, #180
 2386              	.LVL281:
 965:Core/Src/main.c ****         } else if (channel_num == 7) {
 2387              		.loc 1 965 20 view .LVU838
 2388 045a 7047     		bx	lr
 2389              	.LVL282:
 2390              	.L204:
 967:Core/Src/main.c ****         } else if (channel_num == 8) {
 2391              		.loc 1 967 20 view .LVU839
 2392 045c B820     		movs	r0, #184
 2393              	.LVL283:
 967:Core/Src/main.c ****         } else if (channel_num == 8) {
 2394              		.loc 1 967 20 view .LVU840
 2395 045e 7047     		bx	lr
 2396              	.LVL284:
 2397              	.L206:
 969:Core/Src/main.c ****         } else if (channel_num == 9) {
 2398              		.loc 1 969 20 view .LVU841
 2399 0460 BC20     		movs	r0, #188
 2400              	.LVL285:
 969:Core/Src/main.c ****         } else if (channel_num == 9) {
 2401              		.loc 1 969 20 view .LVU842
 2402 0462 7047     		bx	lr
 2403              	.LVL286:
 2404              	.L208:
 971:Core/Src/main.c ****         } else if (channel_num == 10) {
 2405              		.loc 1 971 20 view .LVU843
 2406 0464 C020     		movs	r0, #192
 2407              	.LVL287:
 971:Core/Src/main.c ****         } else if (channel_num == 10) {
 2408              		.loc 1 971 20 view .LVU844
 2409 0466 7047     		bx	lr
 2410              	.LVL288:
 2411              	.L210:
 973:Core/Src/main.c ****         } else if (channel_num == 11) {
 2412              		.loc 1 973 20 view .LVU845
 2413 0468 C420     		movs	r0, #196
ARM GAS  /tmp/ccMtz5r4.s 			page 72


 2414              	.LVL289:
 973:Core/Src/main.c ****         } else if (channel_num == 11) {
 2415              		.loc 1 973 20 view .LVU846
 2416 046a 7047     		bx	lr
 2417              	.LVL290:
 2418              	.L212:
 975:Core/Src/main.c ****         }
 2419              		.loc 1 975 20 view .LVU847
 2420 046c C820     		movs	r0, #200
 2421              	.LVL291:
 975:Core/Src/main.c ****         }
 2422              		.loc 1 975 20 view .LVU848
 2423 046e 7047     		bx	lr
 2424              	.LVL292:
 2425              	.L214:
 979:Core/Src/main.c ****         } else if (channel_num == 1) {
 2426              		.loc 1 979 20 view .LVU849
 2427 0470 CF20     		movs	r0, #207
 2428              	.LVL293:
 979:Core/Src/main.c ****         } else if (channel_num == 1) {
 2429              		.loc 1 979 20 view .LVU850
 2430 0472 7047     		bx	lr
 2431              	.LVL294:
 2432              	.L216:
 981:Core/Src/main.c ****         } else if (channel_num == 2) {
 2433              		.loc 1 981 20 view .LVU851
 2434 0474 D320     		movs	r0, #211
 2435              	.LVL295:
 981:Core/Src/main.c ****         } else if (channel_num == 2) {
 2436              		.loc 1 981 20 view .LVU852
 2437 0476 7047     		bx	lr
 2438              	.LVL296:
 2439              	.L218:
 983:Core/Src/main.c ****         } else if (channel_num == 3) {
 2440              		.loc 1 983 20 view .LVU853
 2441 0478 D720     		movs	r0, #215
 2442              	.LVL297:
 983:Core/Src/main.c ****         } else if (channel_num == 3) {
 2443              		.loc 1 983 20 view .LVU854
 2444 047a 7047     		bx	lr
 2445              	.LVL298:
 2446              	.L220:
 985:Core/Src/main.c ****         } else if (channel_num == 4) {
 2447              		.loc 1 985 20 view .LVU855
 2448 047c DB20     		movs	r0, #219
 2449              	.LVL299:
 985:Core/Src/main.c ****         } else if (channel_num == 4) {
 2450              		.loc 1 985 20 view .LVU856
 2451 047e 7047     		bx	lr
 2452              	.LVL300:
 2453              	.L222:
 987:Core/Src/main.c ****         } else if (channel_num == 5) {
 2454              		.loc 1 987 20 view .LVU857
 2455 0480 DF20     		movs	r0, #223
 2456              	.LVL301:
 987:Core/Src/main.c ****         } else if (channel_num == 5) {
 2457              		.loc 1 987 20 view .LVU858
ARM GAS  /tmp/ccMtz5r4.s 			page 73


 2458 0482 7047     		bx	lr
 2459              	.LVL302:
 2460              	.L224:
 989:Core/Src/main.c ****         } else if (channel_num == 6) {
 2461              		.loc 1 989 20 view .LVU859
 2462 0484 E320     		movs	r0, #227
 2463              	.LVL303:
 989:Core/Src/main.c ****         } else if (channel_num == 6) {
 2464              		.loc 1 989 20 view .LVU860
 2465 0486 7047     		bx	lr
 2466              	.LVL304:
 2467              	.L226:
 991:Core/Src/main.c ****         } else if (channel_num == 7) {
 2468              		.loc 1 991 20 view .LVU861
 2469 0488 E720     		movs	r0, #231
 2470              	.LVL305:
 991:Core/Src/main.c ****         } else if (channel_num == 7) {
 2471              		.loc 1 991 20 view .LVU862
 2472 048a 7047     		bx	lr
 2473              	.LVL306:
 2474              	.L228:
 993:Core/Src/main.c ****         } else if (channel_num == 8) {
 2475              		.loc 1 993 20 view .LVU863
 2476 048c EB20     		movs	r0, #235
 2477              	.LVL307:
 993:Core/Src/main.c ****         } else if (channel_num == 8) {
 2478              		.loc 1 993 20 view .LVU864
 2479 048e 7047     		bx	lr
 2480              	.LVL308:
 2481              	.L230:
 995:Core/Src/main.c ****         } else if (channel_num == 9) {
 2482              		.loc 1 995 20 view .LVU865
 2483 0490 EF20     		movs	r0, #239
 2484              	.LVL309:
 995:Core/Src/main.c ****         } else if (channel_num == 9) {
 2485              		.loc 1 995 20 view .LVU866
 2486 0492 7047     		bx	lr
 2487              	.LVL310:
 2488              	.L232:
 997:Core/Src/main.c ****         } else if (channel_num == 10) {
 2489              		.loc 1 997 20 view .LVU867
 2490 0494 F320     		movs	r0, #243
 2491              	.LVL311:
 997:Core/Src/main.c ****         } else if (channel_num == 10) {
 2492              		.loc 1 997 20 view .LVU868
 2493 0496 7047     		bx	lr
 2494              	.LVL312:
 2495              	.L234:
 999:Core/Src/main.c ****         } else if (channel_num == 11) {
 2496              		.loc 1 999 20 view .LVU869
 2497 0498 F720     		movs	r0, #247
 2498              	.LVL313:
 999:Core/Src/main.c ****         } else if (channel_num == 11) {
 2499              		.loc 1 999 20 view .LVU870
 2500 049a 7047     		bx	lr
 2501              	.LVL314:
 2502              	.L236:
ARM GAS  /tmp/ccMtz5r4.s 			page 74


1001:Core/Src/main.c ****         }
 2503              		.loc 1 1001 20 view .LVU871
 2504 049c FB20     		movs	r0, #251
 2505              	.LVL315:
 2506              		.loc 1 1005 1 view .LVU872
 2507 049e 7047     		bx	lr
 2508              		.cfi_endproc
 2509              	.LFE217:
 2511              		.section	.text.Error_Handler,"ax",%progbits
 2512              		.align	1
 2513              		.global	Error_Handler
 2514              		.syntax unified
 2515              		.thumb
 2516              		.thumb_func
 2517              		.fpu fpv4-sp-d16
 2519              	Error_Handler:
 2520              	.LFB218:
1006:Core/Src/main.c **** 
1007:Core/Src/main.c **** 
1008:Core/Src/main.c **** /* USER CODE END 4 */
1009:Core/Src/main.c **** 
1010:Core/Src/main.c **** /**
1011:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1012:Core/Src/main.c ****   * @retval None
1013:Core/Src/main.c ****   */
1014:Core/Src/main.c **** void Error_Handler(void)
1015:Core/Src/main.c **** {
 2521              		.loc 1 1015 1 is_stmt 1 view -0
 2522              		.cfi_startproc
 2523              		@ Volatile: function does not return.
 2524              		@ args = 0, pretend = 0, frame = 0
 2525              		@ frame_needed = 0, uses_anonymous_args = 0
 2526              		@ link register save eliminated.
1016:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1017:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1018:Core/Src/main.c ****   __disable_irq();
 2527              		.loc 1 1018 3 view .LVU874
 2528              	.LBB29:
 2529              	.LBI29:
 2530              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/ccMtz5r4.s 			page 75


  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
ARM GAS  /tmp/ccMtz5r4.s 			page 76


  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
ARM GAS  /tmp/ccMtz5r4.s 			page 77


 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
ARM GAS  /tmp/ccMtz5r4.s 			page 78


 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 2531              		.loc 3 207 27 view .LVU875
 2532              	.LBB30:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 2533              		.loc 3 209 3 view .LVU876
 2534              		.syntax unified
 2535              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2536 0000 72B6     		cpsid i
 2537              	@ 0 "" 2
 2538              		.thumb
 2539              		.syntax unified
 2540              	.L249:
 2541              	.LBE30:
 2542              	.LBE29:
1019:Core/Src/main.c ****   while (1)
 2543              		.loc 1 1019 3 discriminator 1 view .LVU877
1020:Core/Src/main.c ****   {
1021:Core/Src/main.c ****   }
 2544              		.loc 1 1021 3 discriminator 1 view .LVU878
1019:Core/Src/main.c ****   while (1)
 2545              		.loc 1 1019 9 discriminator 1 view .LVU879
 2546 0002 FEE7     		b	.L249
 2547              		.cfi_endproc
 2548              	.LFE218:
 2550              		.section	.text.MX_SPI1_Init,"ax",%progbits
 2551              		.align	1
 2552              		.syntax unified
 2553              		.thumb
 2554              		.thumb_func
 2555              		.fpu fpv4-sp-d16
 2557              	MX_SPI1_Init:
 2558              	.LFB206:
 417:Core/Src/main.c **** 
 2559              		.loc 1 417 1 view -0
 2560              		.cfi_startproc
 2561              		@ args = 0, pretend = 0, frame = 0
 2562              		@ frame_needed = 0, uses_anonymous_args = 0
 2563 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccMtz5r4.s 			page 79


 2564              	.LCFI15:
 2565              		.cfi_def_cfa_offset 8
 2566              		.cfi_offset 3, -8
 2567              		.cfi_offset 14, -4
 427:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 2568              		.loc 1 427 3 view .LVU881
 427:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 2569              		.loc 1 427 18 is_stmt 0 view .LVU882
 2570 0002 0F48     		ldr	r0, .L254
 2571 0004 0F4B     		ldr	r3, .L254+4
 2572 0006 0360     		str	r3, [r0]
 428:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 2573              		.loc 1 428 3 is_stmt 1 view .LVU883
 428:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 2574              		.loc 1 428 19 is_stmt 0 view .LVU884
 2575 0008 4FF48273 		mov	r3, #260
 2576 000c 4360     		str	r3, [r0, #4]
 429:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 2577              		.loc 1 429 3 is_stmt 1 view .LVU885
 429:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 2578              		.loc 1 429 24 is_stmt 0 view .LVU886
 2579 000e 0023     		movs	r3, #0
 2580 0010 8360     		str	r3, [r0, #8]
 430:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 2581              		.loc 1 430 3 is_stmt 1 view .LVU887
 430:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 2582              		.loc 1 430 23 is_stmt 0 view .LVU888
 2583 0012 4FF4E062 		mov	r2, #1792
 2584 0016 C260     		str	r2, [r0, #12]
 431:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 2585              		.loc 1 431 3 is_stmt 1 view .LVU889
 431:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 2586              		.loc 1 431 26 is_stmt 0 view .LVU890
 2587 0018 0361     		str	r3, [r0, #16]
 432:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 2588              		.loc 1 432 3 is_stmt 1 view .LVU891
 432:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 2589              		.loc 1 432 23 is_stmt 0 view .LVU892
 2590 001a 4361     		str	r3, [r0, #20]
 433:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 2591              		.loc 1 433 3 is_stmt 1 view .LVU893
 433:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 2592              		.loc 1 433 18 is_stmt 0 view .LVU894
 2593 001c 4FF40072 		mov	r2, #512
 2594 0020 8261     		str	r2, [r0, #24]
 434:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2595              		.loc 1 434 3 is_stmt 1 view .LVU895
 434:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2596              		.loc 1 434 32 is_stmt 0 view .LVU896
 2597 0022 2022     		movs	r2, #32
 2598 0024 C261     		str	r2, [r0, #28]
 435:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 2599              		.loc 1 435 3 is_stmt 1 view .LVU897
 435:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 2600              		.loc 1 435 23 is_stmt 0 view .LVU898
 2601 0026 0362     		str	r3, [r0, #32]
 436:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  /tmp/ccMtz5r4.s 			page 80


 2602              		.loc 1 436 3 is_stmt 1 view .LVU899
 436:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2603              		.loc 1 436 21 is_stmt 0 view .LVU900
 2604 0028 4362     		str	r3, [r0, #36]
 437:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 2605              		.loc 1 437 3 is_stmt 1 view .LVU901
 437:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 2606              		.loc 1 437 29 is_stmt 0 view .LVU902
 2607 002a 8362     		str	r3, [r0, #40]
 438:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2608              		.loc 1 438 3 is_stmt 1 view .LVU903
 438:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2609              		.loc 1 438 28 is_stmt 0 view .LVU904
 2610 002c 0722     		movs	r2, #7
 2611 002e C262     		str	r2, [r0, #44]
 439:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 2612              		.loc 1 439 3 is_stmt 1 view .LVU905
 439:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 2613              		.loc 1 439 24 is_stmt 0 view .LVU906
 2614 0030 0363     		str	r3, [r0, #48]
 440:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 2615              		.loc 1 440 3 is_stmt 1 view .LVU907
 440:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 2616              		.loc 1 440 23 is_stmt 0 view .LVU908
 2617 0032 4363     		str	r3, [r0, #52]
 441:Core/Src/main.c ****   {
 2618              		.loc 1 441 3 is_stmt 1 view .LVU909
 441:Core/Src/main.c ****   {
 2619              		.loc 1 441 7 is_stmt 0 view .LVU910
 2620 0034 FFF7FEFF 		bl	HAL_SPI_Init
 2621              	.LVL316:
 441:Core/Src/main.c ****   {
 2622              		.loc 1 441 6 view .LVU911
 2623 0038 00B9     		cbnz	r0, .L253
 449:Core/Src/main.c **** 
 2624              		.loc 1 449 1 view .LVU912
 2625 003a 08BD     		pop	{r3, pc}
 2626              	.L253:
 443:Core/Src/main.c ****   }
 2627              		.loc 1 443 5 is_stmt 1 view .LVU913
 2628 003c FFF7FEFF 		bl	Error_Handler
 2629              	.LVL317:
 2630              	.L255:
 2631              		.align	2
 2632              	.L254:
 2633 0040 00000000 		.word	.LANCHOR3
 2634 0044 00300140 		.word	1073819648
 2635              		.cfi_endproc
 2636              	.LFE206:
 2638              		.section	.text.MX_I2C1_Init,"ax",%progbits
 2639              		.align	1
 2640              		.syntax unified
 2641              		.thumb
 2642              		.thumb_func
 2643              		.fpu fpv4-sp-d16
 2645              	MX_I2C1_Init:
 2646              	.LFB205:
ARM GAS  /tmp/ccMtz5r4.s 			page 81


 369:Core/Src/main.c **** 
 2647              		.loc 1 369 1 view -0
 2648              		.cfi_startproc
 2649              		@ args = 0, pretend = 0, frame = 0
 2650              		@ frame_needed = 0, uses_anonymous_args = 0
 2651 0000 08B5     		push	{r3, lr}
 2652              	.LCFI16:
 2653              		.cfi_def_cfa_offset 8
 2654              		.cfi_offset 3, -8
 2655              		.cfi_offset 14, -4
 378:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 2656              		.loc 1 378 3 view .LVU915
 378:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 2657              		.loc 1 378 18 is_stmt 0 view .LVU916
 2658 0002 1148     		ldr	r0, .L264
 2659 0004 114B     		ldr	r3, .L264+4
 2660 0006 0360     		str	r3, [r0]
 379:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 2661              		.loc 1 379 3 is_stmt 1 view .LVU917
 379:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 2662              		.loc 1 379 21 is_stmt 0 view .LVU918
 2663 0008 114B     		ldr	r3, .L264+8
 2664 000a 4360     		str	r3, [r0, #4]
 380:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 2665              		.loc 1 380 3 is_stmt 1 view .LVU919
 380:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 2666              		.loc 1 380 26 is_stmt 0 view .LVU920
 2667 000c 0023     		movs	r3, #0
 2668 000e 8360     		str	r3, [r0, #8]
 381:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 2669              		.loc 1 381 3 is_stmt 1 view .LVU921
 381:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 2670              		.loc 1 381 29 is_stmt 0 view .LVU922
 2671 0010 0122     		movs	r2, #1
 2672 0012 C260     		str	r2, [r0, #12]
 382:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 2673              		.loc 1 382 3 is_stmt 1 view .LVU923
 382:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 2674              		.loc 1 382 30 is_stmt 0 view .LVU924
 2675 0014 0361     		str	r3, [r0, #16]
 383:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 2676              		.loc 1 383 3 is_stmt 1 view .LVU925
 383:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 2677              		.loc 1 383 26 is_stmt 0 view .LVU926
 2678 0016 4361     		str	r3, [r0, #20]
 384:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 2679              		.loc 1 384 3 is_stmt 1 view .LVU927
 384:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 2680              		.loc 1 384 31 is_stmt 0 view .LVU928
 2681 0018 8361     		str	r3, [r0, #24]
 385:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 2682              		.loc 1 385 3 is_stmt 1 view .LVU929
 385:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 2683              		.loc 1 385 30 is_stmt 0 view .LVU930
 2684 001a C361     		str	r3, [r0, #28]
 386:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 2685              		.loc 1 386 3 is_stmt 1 view .LVU931
ARM GAS  /tmp/ccMtz5r4.s 			page 82


 386:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 2686              		.loc 1 386 28 is_stmt 0 view .LVU932
 2687 001c 0362     		str	r3, [r0, #32]
 387:Core/Src/main.c ****   {
 2688              		.loc 1 387 3 is_stmt 1 view .LVU933
 387:Core/Src/main.c ****   {
 2689              		.loc 1 387 7 is_stmt 0 view .LVU934
 2690 001e FFF7FEFF 		bl	HAL_I2C_Init
 2691              	.LVL318:
 387:Core/Src/main.c ****   {
 2692              		.loc 1 387 6 view .LVU935
 2693 0022 50B9     		cbnz	r0, .L261
 394:Core/Src/main.c ****   {
 2694              		.loc 1 394 3 is_stmt 1 view .LVU936
 394:Core/Src/main.c ****   {
 2695              		.loc 1 394 7 is_stmt 0 view .LVU937
 2696 0024 0021     		movs	r1, #0
 2697 0026 0848     		ldr	r0, .L264
 2698 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 2699              	.LVL319:
 394:Core/Src/main.c ****   {
 2700              		.loc 1 394 6 view .LVU938
 2701 002c 38B9     		cbnz	r0, .L262
 401:Core/Src/main.c ****   {
 2702              		.loc 1 401 3 is_stmt 1 view .LVU939
 401:Core/Src/main.c ****   {
 2703              		.loc 1 401 7 is_stmt 0 view .LVU940
 2704 002e 0021     		movs	r1, #0
 2705 0030 0548     		ldr	r0, .L264
 2706 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 2707              	.LVL320:
 401:Core/Src/main.c ****   {
 2708              		.loc 1 401 6 view .LVU941
 2709 0036 20B9     		cbnz	r0, .L263
 409:Core/Src/main.c **** 
 2710              		.loc 1 409 1 view .LVU942
 2711 0038 08BD     		pop	{r3, pc}
 2712              	.L261:
 389:Core/Src/main.c ****   }
 2713              		.loc 1 389 5 is_stmt 1 view .LVU943
 2714 003a FFF7FEFF 		bl	Error_Handler
 2715              	.LVL321:
 2716              	.L262:
 396:Core/Src/main.c ****   }
 2717              		.loc 1 396 5 view .LVU944
 2718 003e FFF7FEFF 		bl	Error_Handler
 2719              	.LVL322:
 2720              	.L263:
 403:Core/Src/main.c ****   }
 2721              		.loc 1 403 5 view .LVU945
 2722 0042 FFF7FEFF 		bl	Error_Handler
 2723              	.LVL323:
 2724              	.L265:
 2725 0046 00BF     		.align	2
 2726              	.L264:
 2727 0048 00000000 		.word	.LANCHOR4
 2728 004c 00540040 		.word	1073763328
ARM GAS  /tmp/ccMtz5r4.s 			page 83


 2729 0050 EC9C9010 		.word	277912812
 2730              		.cfi_endproc
 2731              	.LFE205:
 2733              		.section	.text.MX_SPI2_Init,"ax",%progbits
 2734              		.align	1
 2735              		.syntax unified
 2736              		.thumb
 2737              		.thumb_func
 2738              		.fpu fpv4-sp-d16
 2740              	MX_SPI2_Init:
 2741              	.LFB207:
 457:Core/Src/main.c **** 
 2742              		.loc 1 457 1 view -0
 2743              		.cfi_startproc
 2744              		@ args = 0, pretend = 0, frame = 0
 2745              		@ frame_needed = 0, uses_anonymous_args = 0
 2746 0000 08B5     		push	{r3, lr}
 2747              	.LCFI17:
 2748              		.cfi_def_cfa_offset 8
 2749              		.cfi_offset 3, -8
 2750              		.cfi_offset 14, -4
 467:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 2751              		.loc 1 467 3 view .LVU947
 467:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 2752              		.loc 1 467 18 is_stmt 0 view .LVU948
 2753 0002 0F48     		ldr	r0, .L270
 2754 0004 0F4B     		ldr	r3, .L270+4
 2755 0006 0360     		str	r3, [r0]
 468:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 2756              		.loc 1 468 3 is_stmt 1 view .LVU949
 468:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 2757              		.loc 1 468 19 is_stmt 0 view .LVU950
 2758 0008 4FF48273 		mov	r3, #260
 2759 000c 4360     		str	r3, [r0, #4]
 469:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 2760              		.loc 1 469 3 is_stmt 1 view .LVU951
 469:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 2761              		.loc 1 469 24 is_stmt 0 view .LVU952
 2762 000e 0023     		movs	r3, #0
 2763 0010 8360     		str	r3, [r0, #8]
 470:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 2764              		.loc 1 470 3 is_stmt 1 view .LVU953
 470:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 2765              		.loc 1 470 23 is_stmt 0 view .LVU954
 2766 0012 4FF4E062 		mov	r2, #1792
 2767 0016 C260     		str	r2, [r0, #12]
 471:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 2768              		.loc 1 471 3 is_stmt 1 view .LVU955
 471:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 2769              		.loc 1 471 26 is_stmt 0 view .LVU956
 2770 0018 0361     		str	r3, [r0, #16]
 472:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 2771              		.loc 1 472 3 is_stmt 1 view .LVU957
 472:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 2772              		.loc 1 472 23 is_stmt 0 view .LVU958
 2773 001a 4361     		str	r3, [r0, #20]
 473:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
ARM GAS  /tmp/ccMtz5r4.s 			page 84


 2774              		.loc 1 473 3 is_stmt 1 view .LVU959
 473:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 2775              		.loc 1 473 18 is_stmt 0 view .LVU960
 2776 001c 4FF40072 		mov	r2, #512
 2777 0020 8261     		str	r2, [r0, #24]
 474:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 2778              		.loc 1 474 3 is_stmt 1 view .LVU961
 474:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 2779              		.loc 1 474 32 is_stmt 0 view .LVU962
 2780 0022 C361     		str	r3, [r0, #28]
 475:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 2781              		.loc 1 475 3 is_stmt 1 view .LVU963
 475:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 2782              		.loc 1 475 23 is_stmt 0 view .LVU964
 2783 0024 8022     		movs	r2, #128
 2784 0026 0262     		str	r2, [r0, #32]
 476:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2785              		.loc 1 476 3 is_stmt 1 view .LVU965
 476:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2786              		.loc 1 476 21 is_stmt 0 view .LVU966
 2787 0028 4362     		str	r3, [r0, #36]
 477:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 2788              		.loc 1 477 3 is_stmt 1 view .LVU967
 477:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 2789              		.loc 1 477 29 is_stmt 0 view .LVU968
 2790 002a 8362     		str	r3, [r0, #40]
 478:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2791              		.loc 1 478 3 is_stmt 1 view .LVU969
 478:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2792              		.loc 1 478 28 is_stmt 0 view .LVU970
 2793 002c 0722     		movs	r2, #7
 2794 002e C262     		str	r2, [r0, #44]
 479:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 2795              		.loc 1 479 3 is_stmt 1 view .LVU971
 479:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 2796              		.loc 1 479 24 is_stmt 0 view .LVU972
 2797 0030 0363     		str	r3, [r0, #48]
 480:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 2798              		.loc 1 480 3 is_stmt 1 view .LVU973
 480:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 2799              		.loc 1 480 23 is_stmt 0 view .LVU974
 2800 0032 4363     		str	r3, [r0, #52]
 481:Core/Src/main.c ****   {
 2801              		.loc 1 481 3 is_stmt 1 view .LVU975
 481:Core/Src/main.c ****   {
 2802              		.loc 1 481 7 is_stmt 0 view .LVU976
 2803 0034 FFF7FEFF 		bl	HAL_SPI_Init
 2804              	.LVL324:
 481:Core/Src/main.c ****   {
 2805              		.loc 1 481 6 view .LVU977
 2806 0038 00B9     		cbnz	r0, .L269
 489:Core/Src/main.c **** 
 2807              		.loc 1 489 1 view .LVU978
 2808 003a 08BD     		pop	{r3, pc}
 2809              	.L269:
 483:Core/Src/main.c ****   }
 2810              		.loc 1 483 5 is_stmt 1 view .LVU979
ARM GAS  /tmp/ccMtz5r4.s 			page 85


 2811 003c FFF7FEFF 		bl	Error_Handler
 2812              	.LVL325:
 2813              	.L271:
 2814              		.align	2
 2815              	.L270:
 2816 0040 00000000 		.word	.LANCHOR5
 2817 0044 00380040 		.word	1073756160
 2818              		.cfi_endproc
 2819              	.LFE207:
 2821              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 2822              		.align	1
 2823              		.syntax unified
 2824              		.thumb
 2825              		.thumb_func
 2826              		.fpu fpv4-sp-d16
 2828              	MX_USART2_UART_Init:
 2829              	.LFB208:
 497:Core/Src/main.c **** 
 2830              		.loc 1 497 1 view -0
 2831              		.cfi_startproc
 2832              		@ args = 0, pretend = 0, frame = 0
 2833              		@ frame_needed = 0, uses_anonymous_args = 0
 2834 0000 08B5     		push	{r3, lr}
 2835              	.LCFI18:
 2836              		.cfi_def_cfa_offset 8
 2837              		.cfi_offset 3, -8
 2838              		.cfi_offset 14, -4
 506:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 2839              		.loc 1 506 3 view .LVU981
 506:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 2840              		.loc 1 506 19 is_stmt 0 view .LVU982
 2841 0002 0B48     		ldr	r0, .L276
 2842 0004 0B4B     		ldr	r3, .L276+4
 2843 0006 0360     		str	r3, [r0]
 507:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 2844              		.loc 1 507 3 is_stmt 1 view .LVU983
 507:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 2845              		.loc 1 507 24 is_stmt 0 view .LVU984
 2846 0008 4FF4E133 		mov	r3, #115200
 2847 000c 4360     		str	r3, [r0, #4]
 508:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 2848              		.loc 1 508 3 is_stmt 1 view .LVU985
 508:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 2849              		.loc 1 508 26 is_stmt 0 view .LVU986
 2850 000e 0023     		movs	r3, #0
 2851 0010 8360     		str	r3, [r0, #8]
 509:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 2852              		.loc 1 509 3 is_stmt 1 view .LVU987
 509:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 2853              		.loc 1 509 24 is_stmt 0 view .LVU988
 2854 0012 C360     		str	r3, [r0, #12]
 510:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 2855              		.loc 1 510 3 is_stmt 1 view .LVU989
 510:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 2856              		.loc 1 510 22 is_stmt 0 view .LVU990
 2857 0014 0361     		str	r3, [r0, #16]
 511:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /tmp/ccMtz5r4.s 			page 86


 2858              		.loc 1 511 3 is_stmt 1 view .LVU991
 511:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2859              		.loc 1 511 20 is_stmt 0 view .LVU992
 2860 0016 0C22     		movs	r2, #12
 2861 0018 4261     		str	r2, [r0, #20]
 512:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 2862              		.loc 1 512 3 is_stmt 1 view .LVU993
 512:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 2863              		.loc 1 512 25 is_stmt 0 view .LVU994
 2864 001a 8361     		str	r3, [r0, #24]
 513:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 2865              		.loc 1 513 3 is_stmt 1 view .LVU995
 513:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 2866              		.loc 1 513 28 is_stmt 0 view .LVU996
 2867 001c C361     		str	r3, [r0, #28]
 514:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 2868              		.loc 1 514 3 is_stmt 1 view .LVU997
 514:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 2869              		.loc 1 514 30 is_stmt 0 view .LVU998
 2870 001e 0362     		str	r3, [r0, #32]
 515:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 2871              		.loc 1 515 3 is_stmt 1 view .LVU999
 515:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 2872              		.loc 1 515 38 is_stmt 0 view .LVU1000
 2873 0020 4362     		str	r3, [r0, #36]
 516:Core/Src/main.c ****   {
 2874              		.loc 1 516 3 is_stmt 1 view .LVU1001
 516:Core/Src/main.c ****   {
 2875              		.loc 1 516 7 is_stmt 0 view .LVU1002
 2876 0022 FFF7FEFF 		bl	HAL_UART_Init
 2877              	.LVL326:
 516:Core/Src/main.c ****   {
 2878              		.loc 1 516 6 view .LVU1003
 2879 0026 00B9     		cbnz	r0, .L275
 524:Core/Src/main.c **** 
 2880              		.loc 1 524 1 view .LVU1004
 2881 0028 08BD     		pop	{r3, pc}
 2882              	.L275:
 518:Core/Src/main.c ****   }
 2883              		.loc 1 518 5 is_stmt 1 view .LVU1005
 2884 002a FFF7FEFF 		bl	Error_Handler
 2885              	.LVL327:
 2886              	.L277:
 2887 002e 00BF     		.align	2
 2888              	.L276:
 2889 0030 00000000 		.word	.LANCHOR6
 2890 0034 00440040 		.word	1073759232
 2891              		.cfi_endproc
 2892              	.LFE208:
 2894              		.section	.text.SystemClock_Config,"ax",%progbits
 2895              		.align	1
 2896              		.global	SystemClock_Config
 2897              		.syntax unified
 2898              		.thumb
 2899              		.thumb_func
 2900              		.fpu fpv4-sp-d16
 2902              	SystemClock_Config:
ARM GAS  /tmp/ccMtz5r4.s 			page 87


 2903              	.LFB203:
 293:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2904              		.loc 1 293 1 view -0
 2905              		.cfi_startproc
 2906              		@ args = 0, pretend = 0, frame = 88
 2907              		@ frame_needed = 0, uses_anonymous_args = 0
 2908 0000 00B5     		push	{lr}
 2909              	.LCFI19:
 2910              		.cfi_def_cfa_offset 4
 2911              		.cfi_offset 14, -4
 2912 0002 97B0     		sub	sp, sp, #92
 2913              	.LCFI20:
 2914              		.cfi_def_cfa_offset 96
 294:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2915              		.loc 1 294 3 view .LVU1007
 294:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2916              		.loc 1 294 22 is_stmt 0 view .LVU1008
 2917 0004 4422     		movs	r2, #68
 2918 0006 0021     		movs	r1, #0
 2919 0008 05A8     		add	r0, sp, #20
 2920 000a FFF7FEFF 		bl	memset
 2921              	.LVL328:
 295:Core/Src/main.c **** 
 2922              		.loc 1 295 3 is_stmt 1 view .LVU1009
 295:Core/Src/main.c **** 
 2923              		.loc 1 295 22 is_stmt 0 view .LVU1010
 2924 000e 0023     		movs	r3, #0
 2925 0010 0093     		str	r3, [sp]
 2926 0012 0193     		str	r3, [sp, #4]
 2927 0014 0293     		str	r3, [sp, #8]
 2928 0016 0393     		str	r3, [sp, #12]
 2929 0018 0493     		str	r3, [sp, #16]
 299:Core/Src/main.c ****   {
 2930              		.loc 1 299 3 is_stmt 1 view .LVU1011
 299:Core/Src/main.c ****   {
 2931              		.loc 1 299 7 is_stmt 0 view .LVU1012
 2932 001a 4FF40070 		mov	r0, #512
 2933 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 2934              	.LVL329:
 299:Core/Src/main.c ****   {
 2935              		.loc 1 299 6 view .LVU1013
 2936 0022 28BB     		cbnz	r0, .L283
 307:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 2937              		.loc 1 307 3 is_stmt 1 view .LVU1014
 307:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 2938              		.loc 1 307 36 is_stmt 0 view .LVU1015
 2939 0024 1023     		movs	r3, #16
 2940 0026 0593     		str	r3, [sp, #20]
 308:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 2941              		.loc 1 308 3 is_stmt 1 view .LVU1016
 308:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 2942              		.loc 1 308 30 is_stmt 0 view .LVU1017
 2943 0028 0122     		movs	r2, #1
 2944 002a 0B92     		str	r2, [sp, #44]
 309:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 2945              		.loc 1 309 3 is_stmt 1 view .LVU1018
 309:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
ARM GAS  /tmp/ccMtz5r4.s 			page 88


 2946              		.loc 1 309 41 is_stmt 0 view .LVU1019
 2947 002c 0023     		movs	r3, #0
 2948 002e 0C93     		str	r3, [sp, #48]
 310:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2949              		.loc 1 310 3 is_stmt 1 view .LVU1020
 310:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2950              		.loc 1 310 35 is_stmt 0 view .LVU1021
 2951 0030 6023     		movs	r3, #96
 2952 0032 0D93     		str	r3, [sp, #52]
 311:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 2953              		.loc 1 311 3 is_stmt 1 view .LVU1022
 311:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 2954              		.loc 1 311 34 is_stmt 0 view .LVU1023
 2955 0034 0223     		movs	r3, #2
 2956 0036 0F93     		str	r3, [sp, #60]
 312:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 2957              		.loc 1 312 3 is_stmt 1 view .LVU1024
 312:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 2958              		.loc 1 312 35 is_stmt 0 view .LVU1025
 2959 0038 1092     		str	r2, [sp, #64]
 313:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 2960              		.loc 1 313 3 is_stmt 1 view .LVU1026
 313:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 2961              		.loc 1 313 30 is_stmt 0 view .LVU1027
 2962 003a 1192     		str	r2, [sp, #68]
 314:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 2963              		.loc 1 314 3 is_stmt 1 view .LVU1028
 314:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 2964              		.loc 1 314 30 is_stmt 0 view .LVU1029
 2965 003c 2822     		movs	r2, #40
 2966 003e 1292     		str	r2, [sp, #72]
 315:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 2967              		.loc 1 315 3 is_stmt 1 view .LVU1030
 315:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 2968              		.loc 1 315 30 is_stmt 0 view .LVU1031
 2969 0040 0722     		movs	r2, #7
 2970 0042 1392     		str	r2, [sp, #76]
 316:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 2971              		.loc 1 316 3 is_stmt 1 view .LVU1032
 316:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 2972              		.loc 1 316 30 is_stmt 0 view .LVU1033
 2973 0044 1493     		str	r3, [sp, #80]
 317:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2974              		.loc 1 317 3 is_stmt 1 view .LVU1034
 317:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2975              		.loc 1 317 30 is_stmt 0 view .LVU1035
 2976 0046 1593     		str	r3, [sp, #84]
 318:Core/Src/main.c ****   {
 2977              		.loc 1 318 3 is_stmt 1 view .LVU1036
 318:Core/Src/main.c ****   {
 2978              		.loc 1 318 7 is_stmt 0 view .LVU1037
 2979 0048 05A8     		add	r0, sp, #20
 2980 004a FFF7FEFF 		bl	HAL_RCC_OscConfig
 2981              	.LVL330:
 318:Core/Src/main.c ****   {
 2982              		.loc 1 318 6 view .LVU1038
 2983 004e 88B9     		cbnz	r0, .L284
ARM GAS  /tmp/ccMtz5r4.s 			page 89


 325:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2984              		.loc 1 325 3 is_stmt 1 view .LVU1039
 325:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2985              		.loc 1 325 31 is_stmt 0 view .LVU1040
 2986 0050 0F23     		movs	r3, #15
 2987 0052 0093     		str	r3, [sp]
 327:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2988              		.loc 1 327 3 is_stmt 1 view .LVU1041
 327:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2989              		.loc 1 327 34 is_stmt 0 view .LVU1042
 2990 0054 0323     		movs	r3, #3
 2991 0056 0193     		str	r3, [sp, #4]
 328:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2992              		.loc 1 328 3 is_stmt 1 view .LVU1043
 328:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2993              		.loc 1 328 35 is_stmt 0 view .LVU1044
 2994 0058 0023     		movs	r3, #0
 2995 005a 0293     		str	r3, [sp, #8]
 329:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2996              		.loc 1 329 3 is_stmt 1 view .LVU1045
 329:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2997              		.loc 1 329 36 is_stmt 0 view .LVU1046
 2998 005c 0393     		str	r3, [sp, #12]
 330:Core/Src/main.c **** 
 2999              		.loc 1 330 3 is_stmt 1 view .LVU1047
 330:Core/Src/main.c **** 
 3000              		.loc 1 330 36 is_stmt 0 view .LVU1048
 3001 005e 0493     		str	r3, [sp, #16]
 332:Core/Src/main.c ****   {
 3002              		.loc 1 332 3 is_stmt 1 view .LVU1049
 332:Core/Src/main.c ****   {
 3003              		.loc 1 332 7 is_stmt 0 view .LVU1050
 3004 0060 0421     		movs	r1, #4
 3005 0062 6846     		mov	r0, sp
 3006 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 3007              	.LVL331:
 332:Core/Src/main.c ****   {
 3008              		.loc 1 332 6 view .LVU1051
 3009 0068 30B9     		cbnz	r0, .L285
 336:Core/Src/main.c **** 
 3010              		.loc 1 336 1 view .LVU1052
 3011 006a 17B0     		add	sp, sp, #92
 3012              	.LCFI21:
 3013              		.cfi_remember_state
 3014              		.cfi_def_cfa_offset 4
 3015              		@ sp needed
 3016 006c 5DF804FB 		ldr	pc, [sp], #4
 3017              	.L283:
 3018              	.LCFI22:
 3019              		.cfi_restore_state
 301:Core/Src/main.c ****   }
 3020              		.loc 1 301 5 is_stmt 1 view .LVU1053
 3021 0070 FFF7FEFF 		bl	Error_Handler
 3022              	.LVL332:
 3023              	.L284:
 320:Core/Src/main.c ****   }
 3024              		.loc 1 320 5 view .LVU1054
ARM GAS  /tmp/ccMtz5r4.s 			page 90


 3025 0074 FFF7FEFF 		bl	Error_Handler
 3026              	.LVL333:
 3027              	.L285:
 334:Core/Src/main.c ****   }
 3028              		.loc 1 334 5 view .LVU1055
 3029 0078 FFF7FEFF 		bl	Error_Handler
 3030              	.LVL334:
 3031              		.cfi_endproc
 3032              	.LFE203:
 3034              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 3035              		.align	1
 3036              		.global	PeriphCommonClock_Config
 3037              		.syntax unified
 3038              		.thumb
 3039              		.thumb_func
 3040              		.fpu fpv4-sp-d16
 3042              	PeriphCommonClock_Config:
 3043              	.LFB204:
 343:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 3044              		.loc 1 343 1 view -0
 3045              		.cfi_startproc
 3046              		@ args = 0, pretend = 0, frame = 136
 3047              		@ frame_needed = 0, uses_anonymous_args = 0
 3048 0000 00B5     		push	{lr}
 3049              	.LCFI23:
 3050              		.cfi_def_cfa_offset 4
 3051              		.cfi_offset 14, -4
 3052 0002 A3B0     		sub	sp, sp, #140
 3053              	.LCFI24:
 3054              		.cfi_def_cfa_offset 144
 344:Core/Src/main.c **** 
 3055              		.loc 1 344 3 view .LVU1057
 344:Core/Src/main.c **** 
 3056              		.loc 1 344 28 is_stmt 0 view .LVU1058
 3057 0004 8822     		movs	r2, #136
 3058 0006 0021     		movs	r1, #0
 3059 0008 6846     		mov	r0, sp
 3060 000a FFF7FEFF 		bl	memset
 3061              	.LVL335:
 348:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 3062              		.loc 1 348 3 is_stmt 1 view .LVU1059
 348:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 3063              		.loc 1 348 38 is_stmt 0 view .LVU1060
 3064 000e 4FF40053 		mov	r3, #8192
 3065 0012 0093     		str	r3, [sp]
 349:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 3066              		.loc 1 349 3 is_stmt 1 view .LVU1061
 349:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 3067              		.loc 1 349 35 is_stmt 0 view .LVU1062
 3068 0014 4FF08063 		mov	r3, #67108864
 3069 0018 1B93     		str	r3, [sp, #108]
 350:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 3070              		.loc 1 350 3 is_stmt 1 view .LVU1063
 350:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 3071              		.loc 1 350 39 is_stmt 0 view .LVU1064
 3072 001a 0123     		movs	r3, #1
 3073 001c 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccMtz5r4.s 			page 91


 351:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 3074              		.loc 1 351 3 is_stmt 1 view .LVU1065
 351:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 3075              		.loc 1 351 34 is_stmt 0 view .LVU1066
 3076 001e 0293     		str	r3, [sp, #8]
 352:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 3077              		.loc 1 352 3 is_stmt 1 view .LVU1067
 352:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 3078              		.loc 1 352 34 is_stmt 0 view .LVU1068
 3079 0020 1823     		movs	r3, #24
 3080 0022 0393     		str	r3, [sp, #12]
 353:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 3081              		.loc 1 353 3 is_stmt 1 view .LVU1069
 353:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 3082              		.loc 1 353 34 is_stmt 0 view .LVU1070
 3083 0024 0723     		movs	r3, #7
 3084 0026 0493     		str	r3, [sp, #16]
 354:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 3085              		.loc 1 354 3 is_stmt 1 view .LVU1071
 354:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 3086              		.loc 1 354 34 is_stmt 0 view .LVU1072
 3087 0028 0223     		movs	r3, #2
 3088 002a 0593     		str	r3, [sp, #20]
 355:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 3089              		.loc 1 355 3 is_stmt 1 view .LVU1073
 355:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 3090              		.loc 1 355 34 is_stmt 0 view .LVU1074
 3091 002c 0693     		str	r3, [sp, #24]
 356:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 3092              		.loc 1 356 3 is_stmt 1 view .LVU1075
 356:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 3093              		.loc 1 356 41 is_stmt 0 view .LVU1076
 3094 002e 4FF48013 		mov	r3, #1048576
 3095 0032 0793     		str	r3, [sp, #28]
 357:Core/Src/main.c ****   {
 3096              		.loc 1 357 3 is_stmt 1 view .LVU1077
 357:Core/Src/main.c ****   {
 3097              		.loc 1 357 7 is_stmt 0 view .LVU1078
 3098 0034 6846     		mov	r0, sp
 3099 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 3100              	.LVL336:
 357:Core/Src/main.c ****   {
 3101              		.loc 1 357 6 view .LVU1079
 3102 003a 10B9     		cbnz	r0, .L289
 361:Core/Src/main.c **** 
 3103              		.loc 1 361 1 view .LVU1080
 3104 003c 23B0     		add	sp, sp, #140
 3105              	.LCFI25:
 3106              		.cfi_remember_state
 3107              		.cfi_def_cfa_offset 4
 3108              		@ sp needed
 3109 003e 5DF804FB 		ldr	pc, [sp], #4
 3110              	.L289:
 3111              	.LCFI26:
 3112              		.cfi_restore_state
 359:Core/Src/main.c ****   }
 3113              		.loc 1 359 5 is_stmt 1 view .LVU1081
ARM GAS  /tmp/ccMtz5r4.s 			page 92


 3114 0042 FFF7FEFF 		bl	Error_Handler
 3115              	.LVL337:
 3116              		.cfi_endproc
 3117              	.LFE204:
 3119              		.section	.text.main,"ax",%progbits
 3120              		.align	1
 3121              		.global	main
 3122              		.syntax unified
 3123              		.thumb
 3124              		.thumb_func
 3125              		.fpu fpv4-sp-d16
 3127              	main:
 3128              	.LFB202:
 118:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 3129              		.loc 1 118 1 view -0
 3130              		.cfi_startproc
 3131              		@ args = 0, pretend = 0, frame = 0
 3132              		@ frame_needed = 0, uses_anonymous_args = 0
 3133 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 3134              	.LCFI27:
 3135              		.cfi_def_cfa_offset 32
 3136              		.cfi_offset 4, -32
 3137              		.cfi_offset 5, -28
 3138              		.cfi_offset 6, -24
 3139              		.cfi_offset 7, -20
 3140              		.cfi_offset 8, -16
 3141              		.cfi_offset 9, -12
 3142              		.cfi_offset 10, -8
 3143              		.cfi_offset 14, -4
 3144 0004 82B0     		sub	sp, sp, #8
 3145              	.LCFI28:
 3146              		.cfi_def_cfa_offset 40
 126:Core/Src/main.c **** 
 3147              		.loc 1 126 3 view .LVU1083
 3148 0006 FFF7FEFF 		bl	HAL_Init
 3149              	.LVL338:
 133:Core/Src/main.c **** 
 3150              		.loc 1 133 3 view .LVU1084
 3151 000a FFF7FEFF 		bl	SystemClock_Config
 3152              	.LVL339:
 136:Core/Src/main.c **** 
 3153              		.loc 1 136 3 view .LVU1085
 3154 000e FFF7FEFF 		bl	PeriphCommonClock_Config
 3155              	.LVL340:
 143:Core/Src/main.c ****   MX_DMA_Init();
 3156              		.loc 1 143 3 view .LVU1086
 3157 0012 FFF7FEFF 		bl	MX_GPIO_Init
 3158              	.LVL341:
 144:Core/Src/main.c ****   MX_SPI1_Init();
 3159              		.loc 1 144 3 view .LVU1087
 3160 0016 FFF7FEFF 		bl	MX_DMA_Init
 3161              	.LVL342:
 145:Core/Src/main.c ****   MX_I2C1_Init();
 3162              		.loc 1 145 3 view .LVU1088
 3163 001a FFF7FEFF 		bl	MX_SPI1_Init
 3164              	.LVL343:
 146:Core/Src/main.c ****   MX_USB_OTG_FS_USB_Init();
ARM GAS  /tmp/ccMtz5r4.s 			page 93


 3165              		.loc 1 146 3 view .LVU1089
 3166 001e FFF7FEFF 		bl	MX_I2C1_Init
 3167              	.LVL344:
 147:Core/Src/main.c ****   MX_SPI2_Init();
 3168              		.loc 1 147 3 view .LVU1090
 148:Core/Src/main.c ****   MX_USART2_UART_Init();
 3169              		.loc 1 148 3 view .LVU1091
 3170 0022 FFF7FEFF 		bl	MX_SPI2_Init
 3171              	.LVL345:
 149:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 3172              		.loc 1 149 3 view .LVU1092
 3173 0026 FFF7FEFF 		bl	MX_USART2_UART_Init
 3174              	.LVL346:
 158:Core/Src/main.c ****   // CHANNEL SELECT (JUST CHECK CH0 FOR NOW)
 3175              		.loc 1 158 3 view .LVU1093
 158:Core/Src/main.c ****   // CHANNEL SELECT (JUST CHECK CH0 FOR NOW)
 3176              		.loc 1 158 20 is_stmt 0 view .LVU1094
 3177 002a 6B4B     		ldr	r3, .L307
 3178 002c 0124     		movs	r4, #1
 3179 002e 1C70     		strb	r4, [r3]
 160:Core/Src/main.c ****   // NEED TO SEND THIRD BYTE (FULL DUPLEX), DONT CARE
 3180              		.loc 1 160 3 is_stmt 1 view .LVU1095
 160:Core/Src/main.c ****   // NEED TO SEND THIRD BYTE (FULL DUPLEX), DONT CARE
 3181              		.loc 1 160 20 is_stmt 0 view .LVU1096
 3182 0030 8022     		movs	r2, #128
 3183 0032 5A70     		strb	r2, [r3, #1]
 162:Core/Src/main.c **** 
 3184              		.loc 1 162 3 is_stmt 1 view .LVU1097
 162:Core/Src/main.c **** 
 3185              		.loc 1 162 20 is_stmt 0 view .LVU1098
 3186 0034 0027     		movs	r7, #0
 3187 0036 9F70     		strb	r7, [r3, #2]
 165:Core/Src/main.c **** 
 3188              		.loc 1 165 3 is_stmt 1 view .LVU1099
 3189              	.LVL347:
 168:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 3190              		.loc 1 168 3 view .LVU1100
 168:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 3191              		.loc 1 168 20 is_stmt 0 view .LVU1101
 3192 0038 684A     		ldr	r2, .L307+4
 3193 003a 1023     		movs	r3, #16
 3194 003c 1370     		strb	r3, [r2]
 169:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 3195              		.loc 1 169 3 is_stmt 1 view .LVU1102
 3196 003e 4FF47A73 		mov	r3, #1000
 3197 0042 0093     		str	r3, [sp]
 3198 0044 2346     		mov	r3, r4
 3199 0046 5821     		movs	r1, #88
 3200 0048 6548     		ldr	r0, .L307+8
 3201 004a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 3202              	.LVL348:
 170:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 3203              		.loc 1 170 3 view .LVU1103
 3204 004e 654D     		ldr	r5, .L307+12
 3205 0050 2246     		mov	r2, r4
 3206 0052 4FF48051 		mov	r1, #4096
 3207 0056 2846     		mov	r0, r5
ARM GAS  /tmp/ccMtz5r4.s 			page 94


 3208 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 3209              	.LVL349:
 171:Core/Src/main.c **** 
 3210              		.loc 1 171 3 view .LVU1104
 3211 005c 2246     		mov	r2, r4
 3212 005e 4FF40061 		mov	r1, #2048
 3213 0062 2846     		mov	r0, r5
 3214 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 3215              	.LVL350:
 173:Core/Src/main.c ****   bool flag1 = false;
 3216              		.loc 1 173 3 view .LVU1105
 174:Core/Src/main.c ****   bool flag2 = false;
 3217              		.loc 1 174 3 view .LVU1106
 175:Core/Src/main.c **** 
 3218              		.loc 1 175 3 view .LVU1107
 178:Core/Src/main.c ****   //volatile int PA_1_VAL = 0;
 3219              		.loc 1 178 3 view .LVU1108
 175:Core/Src/main.c **** 
 3220              		.loc 1 175 8 is_stmt 0 view .LVU1109
 3221 0068 B846     		mov	r8, r7
 174:Core/Src/main.c ****   bool flag2 = false;
 3222              		.loc 1 174 8 view .LVU1110
 3223 006a B946     		mov	r9, r7
 173:Core/Src/main.c ****   bool flag1 = false;
 3224              		.loc 1 173 7 view .LVU1111
 3225 006c 0226     		movs	r6, #2
 3226 006e 76E0     		b	.L291
 3227              	.LVL351:
 3228              	.L302:
 207:Core/Src/main.c ****     }
 3229              		.loc 1 207 13 view .LVU1112
 3230 0070 4FF00109 		mov	r9, #1
 3231              	.LVL352:
 206:Core/Src/main.c ****       flag1 = true;
 3232              		.loc 1 206 37 view .LVU1113
 3233 0074 0426     		movs	r6, #4
 3234              	.LVL353:
 206:Core/Src/main.c ****       flag1 = true;
 3235              		.loc 1 206 37 view .LVU1114
 3236 0076 81E0     		b	.L292
 3237              	.LVL354:
 3238              	.L304:
 215:Core/Src/main.c ****     }
 3239              		.loc 1 215 13 view .LVU1115
 3240 0078 4FF00108 		mov	r8, #1
 3241              	.LVL355:
 214:Core/Src/main.c ****       flag2 = true;
 3242              		.loc 1 214 37 view .LVU1116
 3243 007c 0026     		movs	r6, #0
 3244              	.LVL356:
 214:Core/Src/main.c ****       flag2 = true;
 3245              		.loc 1 214 37 view .LVU1117
 3246 007e 93E0     		b	.L294
 3247              	.LVL357:
 3248              	.L297:
 3249              	.LBB31:
 222:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
ARM GAS  /tmp/ccMtz5r4.s 			page 95


 3250              		.loc 1 222 5 is_stmt 1 discriminator 3 view .LVU1118
 222:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 3251              		.loc 1 222 39 is_stmt 0 discriminator 3 view .LVU1119
 3252 0080 2301     		lsls	r3, r4, #4
 222:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 3253              		.loc 1 222 35 discriminator 3 view .LVU1120
 3254 0082 63F07F03 		orn	r3, r3, #127
 222:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 3255              		.loc 1 222 22 discriminator 3 view .LVU1121
 3256 0086 DFF850A1 		ldr	r10, .L307
 3257 008a 8AF80130 		strb	r3, [r10, #1]
 224:Core/Src/main.c ****     // one full duplex interaction
 3258              		.loc 1 224 5 is_stmt 1 discriminator 3 view .LVU1122
 3259 008e 554D     		ldr	r5, .L307+12
 3260 0090 0022     		movs	r2, #0
 3261 0092 4FF48051 		mov	r1, #4096
 3262 0096 2846     		mov	r0, r5
 3263 0098 FFF7FEFF 		bl	HAL_GPIO_WritePin
 3264              	.LVL358:
 226:Core/Src/main.c ****     // now need to parse data
 3265              		.loc 1 226 5 discriminator 3 view .LVU1123
 3266 009c 524F     		ldr	r7, .L307+16
 3267 009e 4FF47A73 		mov	r3, #1000
 3268 00a2 0093     		str	r3, [sp]
 3269 00a4 0323     		movs	r3, #3
 3270 00a6 3A46     		mov	r2, r7
 3271 00a8 5146     		mov	r1, r10
 3272 00aa 5048     		ldr	r0, .L307+20
 3273 00ac FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 3274              	.LVL359:
 228:Core/Src/main.c ****     // default CS to be high
 3275              		.loc 1 228 5 discriminator 3 view .LVU1124
 228:Core/Src/main.c ****     // default CS to be high
 3276              		.loc 1 228 35 is_stmt 0 discriminator 3 view .LVU1125
 3277 00b0 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 228:Core/Src/main.c ****     // default CS to be high
 3278              		.loc 1 228 44 discriminator 3 view .LVU1126
 3279 00b2 1B02     		lsls	r3, r3, #8
 3280 00b4 03F44073 		and	r3, r3, #768
 228:Core/Src/main.c ****     // default CS to be high
 3281              		.loc 1 228 62 discriminator 3 view .LVU1127
 3282 00b8 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 228:Core/Src/main.c ****     // default CS to be high
 3283              		.loc 1 228 48 discriminator 3 view .LVU1128
 3284 00ba 1343     		orrs	r3, r3, r2
 228:Core/Src/main.c ****     // default CS to be high
 3285              		.loc 1 228 17 discriminator 3 view .LVU1129
 3286 00bc 4C4A     		ldr	r2, .L307+24
 3287 00be 42F82430 		str	r3, [r2, r4, lsl #2]
 230:Core/Src/main.c ****     //if(i == 7) i = 0;
 3288              		.loc 1 230 5 is_stmt 1 discriminator 3 view .LVU1130
 3289 00c2 0122     		movs	r2, #1
 3290 00c4 4FF48051 		mov	r1, #4096
 3291 00c8 2846     		mov	r0, r5
 3292 00ca FFF7FEFF 		bl	HAL_GPIO_WritePin
 3293              	.LVL360:
 221:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
ARM GAS  /tmp/ccMtz5r4.s 			page 96


 3294              		.loc 1 221 28 discriminator 3 view .LVU1131
 221:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3295              		.loc 1 221 29 is_stmt 0 discriminator 3 view .LVU1132
 3296 00ce 0134     		adds	r4, r4, #1
 3297              	.LVL361:
 3298              	.L296:
 221:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3299              		.loc 1 221 21 is_stmt 1 discriminator 1 view .LVU1133
 221:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3300              		.loc 1 221 5 is_stmt 0 discriminator 1 view .LVU1134
 3301 00d0 072C     		cmp	r4, #7
 3302 00d2 D5DD     		ble	.L297
 3303              	.LBE31:
 3304              	.LBB32:
 235:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3305              		.loc 1 235 14 view .LVU1135
 3306 00d4 0024     		movs	r4, #0
 3307              	.LVL362:
 235:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3308              		.loc 1 235 14 view .LVU1136
 3309 00d6 27E0     		b	.L298
 3310              	.LVL363:
 3311              	.L299:
 236:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 3312              		.loc 1 236 5 is_stmt 1 discriminator 3 view .LVU1137
 236:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 3313              		.loc 1 236 39 is_stmt 0 discriminator 3 view .LVU1138
 3314 00d8 2301     		lsls	r3, r4, #4
 236:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 3315              		.loc 1 236 35 discriminator 3 view .LVU1139
 3316 00da 63F07F03 		orn	r3, r3, #127
 236:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 3317              		.loc 1 236 22 discriminator 3 view .LVU1140
 3318 00de DFF8F8A0 		ldr	r10, .L307
 3319 00e2 8AF80130 		strb	r3, [r10, #1]
 238:Core/Src/main.c ****     // one full duplex interaction
 3320              		.loc 1 238 5 is_stmt 1 discriminator 3 view .LVU1141
 3321 00e6 3F4D     		ldr	r5, .L307+12
 3322 00e8 0022     		movs	r2, #0
 3323 00ea 4FF40061 		mov	r1, #2048
 3324 00ee 2846     		mov	r0, r5
 3325 00f0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 3326              	.LVL364:
 240:Core/Src/main.c ****     // now need to parse data
 3327              		.loc 1 240 5 discriminator 3 view .LVU1142
 3328 00f4 3C4F     		ldr	r7, .L307+16
 3329 00f6 4FF47A73 		mov	r3, #1000
 3330 00fa 0093     		str	r3, [sp]
 3331 00fc 0323     		movs	r3, #3
 3332 00fe 3A46     		mov	r2, r7
 3333 0100 5146     		mov	r1, r10
 3334 0102 3A48     		ldr	r0, .L307+20
 3335 0104 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 3336              	.LVL365:
 242:Core/Src/main.c ****     // default CS to be high
 3337              		.loc 1 242 5 discriminator 3 view .LVU1143
 242:Core/Src/main.c ****     // default CS to be high
ARM GAS  /tmp/ccMtz5r4.s 			page 97


 3338              		.loc 1 242 35 is_stmt 0 discriminator 3 view .LVU1144
 3339 0108 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 242:Core/Src/main.c ****     // default CS to be high
 3340              		.loc 1 242 44 discriminator 3 view .LVU1145
 3341 010a 1B02     		lsls	r3, r3, #8
 3342 010c 03F44073 		and	r3, r3, #768
 242:Core/Src/main.c ****     // default CS to be high
 3343              		.loc 1 242 62 discriminator 3 view .LVU1146
 3344 0110 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 242:Core/Src/main.c ****     // default CS to be high
 3345              		.loc 1 242 48 discriminator 3 view .LVU1147
 3346 0112 1343     		orrs	r3, r3, r2
 242:Core/Src/main.c ****     // default CS to be high
 3347              		.loc 1 242 17 discriminator 3 view .LVU1148
 3348 0114 374A     		ldr	r2, .L307+28
 3349 0116 42F82430 		str	r3, [r2, r4, lsl #2]
 244:Core/Src/main.c ****     }
 3350              		.loc 1 244 5 is_stmt 1 discriminator 3 view .LVU1149
 3351 011a 0122     		movs	r2, #1
 3352 011c 4FF40061 		mov	r1, #2048
 3353 0120 2846     		mov	r0, r5
 3354 0122 FFF7FEFF 		bl	HAL_GPIO_WritePin
 3355              	.LVL366:
 235:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3356              		.loc 1 235 28 discriminator 3 view .LVU1150
 235:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3357              		.loc 1 235 29 is_stmt 0 discriminator 3 view .LVU1151
 3358 0126 0134     		adds	r4, r4, #1
 3359              	.LVL367:
 3360              	.L298:
 235:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3361              		.loc 1 235 21 is_stmt 1 discriminator 1 view .LVU1152
 235:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3362              		.loc 1 235 5 is_stmt 0 discriminator 1 view .LVU1153
 3363 0128 072C     		cmp	r4, #7
 3364 012a D5DD     		ble	.L299
 3365              	.LBE32:
 248:Core/Src/main.c ****     /* Read through all DAC channels in output buffer, set output on ADC accordingly */
 3366              		.loc 1 248 5 is_stmt 1 view .LVU1154
 248:Core/Src/main.c ****     /* Read through all DAC channels in output buffer, set output on ADC accordingly */
 3367              		.loc 1 248 10 is_stmt 0 view .LVU1155
 3368 012c 4FF48071 		mov	r1, #256
 3369 0130 2C48     		ldr	r0, .L307+12
 3370 0132 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 3371              	.LVL368:
 248:Core/Src/main.c ****     /* Read through all DAC channels in output buffer, set output on ADC accordingly */
 3372              		.loc 1 248 8 view .LVU1156
 3373 0136 0028     		cmp	r0, #0
 3374 0138 40D1     		bne	.L300
 250:Core/Src/main.c ****       I2C_TX_Buffer[1] = HALL_TO_DAC(ADC1_VAL,ADC2_VAL,octave_num); // data byte, corresponds to ea
 3375              		.loc 1 250 7 is_stmt 1 view .LVU1157
 250:Core/Src/main.c ****       I2C_TX_Buffer[1] = HALL_TO_DAC(ADC1_VAL,ADC2_VAL,octave_num); // data byte, corresponds to ea
 3376              		.loc 1 250 24 is_stmt 0 view .LVU1158
 3377 013a 284C     		ldr	r4, .L307+4
 3378              	.LVL369:
 250:Core/Src/main.c ****       I2C_TX_Buffer[1] = HALL_TO_DAC(ADC1_VAL,ADC2_VAL,octave_num); // data byte, corresponds to ea
 3379              		.loc 1 250 24 view .LVU1159
ARM GAS  /tmp/ccMtz5r4.s 			page 98


 3380 013c 0023     		movs	r3, #0
 3381 013e 2370     		strb	r3, [r4]
 251:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 3382              		.loc 1 251 7 is_stmt 1 view .LVU1160
 251:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 3383              		.loc 1 251 26 is_stmt 0 view .LVU1161
 3384 0140 3246     		mov	r2, r6
 3385 0142 2C49     		ldr	r1, .L307+28
 3386 0144 2A48     		ldr	r0, .L307+24
 3387 0146 FFF7FEFF 		bl	HALL_TO_DAC
 3388              	.LVL370:
 251:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 3389              		.loc 1 251 24 view .LVU1162
 3390 014a 6070     		strb	r0, [r4, #1]
 252:Core/Src/main.c ****     }
 3391              		.loc 1 252 7 is_stmt 1 view .LVU1163
 3392 014c 4FF47A73 		mov	r3, #1000
 3393 0150 0093     		str	r3, [sp]
 3394 0152 0223     		movs	r3, #2
 3395 0154 2246     		mov	r2, r4
 3396 0156 5821     		movs	r1, #88
 3397 0158 2148     		ldr	r0, .L307+8
 3398 015a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 3399              	.LVL371:
 3400              	.L291:
 198:Core/Src/main.c ****   {
 3401              		.loc 1 198 3 view .LVU1164
 204:Core/Src/main.c ****       octave_num = octave_num + 1;
 3402              		.loc 1 204 5 view .LVU1165
 204:Core/Src/main.c ****       octave_num = octave_num + 1;
 3403              		.loc 1 204 10 is_stmt 0 view .LVU1166
 3404 015e 0221     		movs	r1, #2
 3405 0160 4FF09040 		mov	r0, #1207959552
 3406 0164 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 3407              	.LVL372:
 204:Core/Src/main.c ****       octave_num = octave_num + 1;
 3408              		.loc 1 204 8 view .LVU1167
 3409 0168 40B9     		cbnz	r0, .L292
 204:Core/Src/main.c ****       octave_num = octave_num + 1;
 3410              		.loc 1 204 46 discriminator 1 view .LVU1168
 3411 016a B9F1000F 		cmp	r9, #0
 3412 016e 05D1     		bne	.L292
 205:Core/Src/main.c ****       if(octave_num > 4) octave_num = 4;
 3413              		.loc 1 205 7 is_stmt 1 view .LVU1169
 205:Core/Src/main.c ****       if(octave_num > 4) octave_num = 4;
 3414              		.loc 1 205 18 is_stmt 0 view .LVU1170
 3415 0170 0136     		adds	r6, r6, #1
 3416              	.LVL373:
 206:Core/Src/main.c ****       flag1 = true;
 3417              		.loc 1 206 7 is_stmt 1 view .LVU1171
 206:Core/Src/main.c ****       flag1 = true;
 3418              		.loc 1 206 9 is_stmt 0 view .LVU1172
 3419 0172 042E     		cmp	r6, #4
 3420 0174 3FF77CAF 		bgt	.L302
 207:Core/Src/main.c ****     }
 3421              		.loc 1 207 13 view .LVU1173
 3422 0178 4FF00109 		mov	r9, #1
ARM GAS  /tmp/ccMtz5r4.s 			page 99


 3423              	.LVL374:
 3424              	.L292:
 210:Core/Src/main.c **** 
 3425              		.loc 1 210 5 is_stmt 1 view .LVU1174
 210:Core/Src/main.c **** 
 3426              		.loc 1 210 9 is_stmt 0 view .LVU1175
 3427 017c 0221     		movs	r1, #2
 3428 017e 4FF09040 		mov	r0, #1207959552
 3429 0182 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 3430              	.LVL375:
 210:Core/Src/main.c **** 
 3431              		.loc 1 210 8 view .LVU1176
 3432 0186 08B1     		cbz	r0, .L293
 210:Core/Src/main.c **** 
 3433              		.loc 1 210 52 view .LVU1177
 3434 0188 4FF00009 		mov	r9, #0
 3435              	.LVL376:
 3436              	.L293:
 212:Core/Src/main.c ****       octave_num = octave_num - 1;
 3437              		.loc 1 212 5 is_stmt 1 view .LVU1178
 212:Core/Src/main.c ****       octave_num = octave_num - 1;
 3438              		.loc 1 212 10 is_stmt 0 view .LVU1179
 3439 018c 0421     		movs	r1, #4
 3440 018e 4FF09040 		mov	r0, #1207959552
 3441 0192 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 3442              	.LVL377:
 212:Core/Src/main.c ****       octave_num = octave_num - 1;
 3443              		.loc 1 212 8 view .LVU1180
 3444 0196 38B9     		cbnz	r0, .L294
 212:Core/Src/main.c ****       octave_num = octave_num - 1;
 3445              		.loc 1 212 46 discriminator 1 view .LVU1181
 3446 0198 B8F1000F 		cmp	r8, #0
 3447 019c 04D1     		bne	.L294
 213:Core/Src/main.c ****       if(octave_num < 0) octave_num = 0;
 3448              		.loc 1 213 7 is_stmt 1 view .LVU1182
 3449              	.LVL378:
 214:Core/Src/main.c ****       flag2 = true;
 3450              		.loc 1 214 7 view .LVU1183
 214:Core/Src/main.c ****       flag2 = true;
 3451              		.loc 1 214 9 is_stmt 0 view .LVU1184
 3452 019e 013E     		subs	r6, r6, #1
 3453              	.LVL379:
 214:Core/Src/main.c ****       flag2 = true;
 3454              		.loc 1 214 9 view .LVU1185
 3455 01a0 3FF56AAF 		bmi	.L304
 215:Core/Src/main.c ****     }
 3456              		.loc 1 215 13 view .LVU1186
 3457 01a4 4FF00108 		mov	r8, #1
 3458              	.LVL380:
 3459              	.L294:
 218:Core/Src/main.c **** 
 3460              		.loc 1 218 5 is_stmt 1 view .LVU1187
 218:Core/Src/main.c **** 
 3461              		.loc 1 218 9 is_stmt 0 view .LVU1188
 3462 01a8 0421     		movs	r1, #4
 3463 01aa 4FF09040 		mov	r0, #1207959552
 3464 01ae FFF7FEFF 		bl	HAL_GPIO_ReadPin
ARM GAS  /tmp/ccMtz5r4.s 			page 100


 3465              	.LVL381:
 218:Core/Src/main.c **** 
 3466              		.loc 1 218 8 view .LVU1189
 3467 01b2 08B1     		cbz	r0, .L295
 218:Core/Src/main.c **** 
 3468              		.loc 1 218 52 view .LVU1190
 3469 01b4 4FF00008 		mov	r8, #0
 3470              	.LVL382:
 3471              	.L295:
 221:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3472              		.loc 1 221 5 is_stmt 1 view .LVU1191
 3473              	.LBB33:
 221:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3474              		.loc 1 221 10 view .LVU1192
 221:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3475              		.loc 1 221 14 is_stmt 0 view .LVU1193
 3476 01b8 0024     		movs	r4, #0
 221:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3477              		.loc 1 221 5 view .LVU1194
 3478 01ba 89E7     		b	.L296
 3479              	.LVL383:
 3480              	.L300:
 221:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 3481              		.loc 1 221 5 view .LVU1195
 3482              	.LBE33:
 256:Core/Src/main.c ****       I2C_TX_Buffer[1] = 0x0; // data byte, corresponds to each channel of one 8 channel DAC (event
 3483              		.loc 1 256 7 is_stmt 1 view .LVU1196
 256:Core/Src/main.c ****       I2C_TX_Buffer[1] = 0x0; // data byte, corresponds to each channel of one 8 channel DAC (event
 3484              		.loc 1 256 24 is_stmt 0 view .LVU1197
 3485 01bc 074A     		ldr	r2, .L307+4
 3486 01be 0023     		movs	r3, #0
 3487 01c0 1370     		strb	r3, [r2]
 257:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 3488              		.loc 1 257 7 is_stmt 1 view .LVU1198
 257:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 3489              		.loc 1 257 24 is_stmt 0 view .LVU1199
 3490 01c2 5370     		strb	r3, [r2, #1]
 258:Core/Src/main.c ****     }
 3491              		.loc 1 258 7 is_stmt 1 view .LVU1200
 3492 01c4 4FF47A73 		mov	r3, #1000
 3493 01c8 0093     		str	r3, [sp]
 3494 01ca 0223     		movs	r3, #2
 3495 01cc 5821     		movs	r1, #88
 3496 01ce 0448     		ldr	r0, .L307+8
 3497 01d0 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 3498              	.LVL384:
 3499 01d4 C3E7     		b	.L291
 3500              	.L308:
 3501 01d6 00BF     		.align	2
 3502              	.L307:
 3503 01d8 00000000 		.word	.LANCHOR7
 3504 01dc 00000000 		.word	.LANCHOR8
 3505 01e0 00000000 		.word	.LANCHOR4
 3506 01e4 00100048 		.word	1207963648
 3507 01e8 00000000 		.word	.LANCHOR9
 3508 01ec 00000000 		.word	.LANCHOR3
 3509 01f0 00000000 		.word	.LANCHOR10
ARM GAS  /tmp/ccMtz5r4.s 			page 101


 3510 01f4 00000000 		.word	.LANCHOR11
 3511              		.cfi_endproc
 3512              	.LFE202:
 3514              		.global	SPI_RX_Buffer
 3515              		.global	SPI_TX_Buffer
 3516              		.global	ADC2_VAL
 3517              		.global	ADC1_VAL
 3518              		.global	I2C_TX_Buffer
 3519              		.global	huart2
 3520              		.global	hdma_spi2_rx
 3521              		.global	hdma_spi1_rx
 3522              		.global	hdma_spi1_tx
 3523              		.global	hspi2
 3524              		.global	hspi1
 3525              		.global	hi2c1
 3526              		.global	note_sequence
 3527              		.global	note_pos
 3528              		.section	.bss.ADC1_VAL,"aw",%nobits
 3529              		.align	2
 3530              		.set	.LANCHOR10,. + 0
 3533              	ADC1_VAL:
 3534 0000 00000000 		.space	32
 3534      00000000 
 3534      00000000 
 3534      00000000 
 3534      00000000 
 3535              		.section	.bss.ADC2_VAL,"aw",%nobits
 3536              		.align	2
 3537              		.set	.LANCHOR11,. + 0
 3540              	ADC2_VAL:
 3541 0000 00000000 		.space	32
 3541      00000000 
 3541      00000000 
 3541      00000000 
 3541      00000000 
 3542              		.section	.bss.I2C_TX_Buffer,"aw",%nobits
 3543              		.align	2
 3544              		.set	.LANCHOR8,. + 0
 3547              	I2C_TX_Buffer:
 3548 0000 0000     		.space	2
 3549              		.section	.bss.SPI_RX_Buffer,"aw",%nobits
 3550              		.align	2
 3551              		.set	.LANCHOR9,. + 0
 3554              	SPI_RX_Buffer:
 3555 0000 000000   		.space	3
 3556              		.section	.bss.SPI_TX_Buffer,"aw",%nobits
 3557              		.align	2
 3558              		.set	.LANCHOR7,. + 0
 3561              	SPI_TX_Buffer:
 3562 0000 000000   		.space	3
 3563              		.section	.bss.blink_interval_ms,"aw",%nobits
 3564              		.align	2
 3565              		.set	.LANCHOR0,. + 0
 3568              	blink_interval_ms:
 3569 0000 00000000 		.space	4
 3570              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 3571              		.align	2
ARM GAS  /tmp/ccMtz5r4.s 			page 102


 3574              	hdma_spi1_rx:
 3575 0000 00000000 		.space	72
 3575      00000000 
 3575      00000000 
 3575      00000000 
 3575      00000000 
 3576              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 3577              		.align	2
 3580              	hdma_spi1_tx:
 3581 0000 00000000 		.space	72
 3581      00000000 
 3581      00000000 
 3581      00000000 
 3581      00000000 
 3582              		.section	.bss.hdma_spi2_rx,"aw",%nobits
 3583              		.align	2
 3586              	hdma_spi2_rx:
 3587 0000 00000000 		.space	72
 3587      00000000 
 3587      00000000 
 3587      00000000 
 3587      00000000 
 3588              		.section	.bss.hi2c1,"aw",%nobits
 3589              		.align	2
 3590              		.set	.LANCHOR4,. + 0
 3593              	hi2c1:
 3594 0000 00000000 		.space	84
 3594      00000000 
 3594      00000000 
 3594      00000000 
 3594      00000000 
 3595              		.section	.bss.hspi1,"aw",%nobits
 3596              		.align	2
 3597              		.set	.LANCHOR3,. + 0
 3600              	hspi1:
 3601 0000 00000000 		.space	100
 3601      00000000 
 3601      00000000 
 3601      00000000 
 3601      00000000 
 3602              		.section	.bss.hspi2,"aw",%nobits
 3603              		.align	2
 3604              		.set	.LANCHOR5,. + 0
 3607              	hspi2:
 3608 0000 00000000 		.space	100
 3608      00000000 
 3608      00000000 
 3608      00000000 
 3608      00000000 
 3609              		.section	.bss.huart2,"aw",%nobits
 3610              		.align	2
 3611              		.set	.LANCHOR6,. + 0
 3614              	huart2:
 3615 0000 00000000 		.space	132
 3615      00000000 
 3615      00000000 
 3615      00000000 
ARM GAS  /tmp/ccMtz5r4.s 			page 103


 3615      00000000 
 3616              		.section	.bss.note_pos,"aw",%nobits
 3617              		.align	2
 3618              		.set	.LANCHOR1,. + 0
 3621              	note_pos:
 3622 0000 00000000 		.space	4
 3623              		.section	.data.note_sequence,"aw"
 3624              		.align	2
 3625              		.set	.LANCHOR2,. + 0
 3628              	note_sequence:
 3629 0000 4A4E5156 		.ascii	"JNQVZ]bf9=BEINQUX\\ada\\XUQNJEB>9>BEJNQVZ]afa]ZUQNI"
 3629      5A5D6266 
 3629      393D4245 
 3629      494E5155 
 3629      585C6164 
 3630 0031 44403D38 		.ascii	"D@=8=@DJNQVZ]bf"
 3630      3D40444A 
 3630      4E51565A 
 3630      5D6266
 3631              		.text
 3632              	.Letext0:
 3633              		.file 4 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 3634              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 3635              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 3636              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 3637              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 3638              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 3639              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 3640              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 3641              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 3642              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 3643              		.file 14 "tinyusb/src/device/usbd.h"
 3644              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 3645              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 3646              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 3647              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 3648              		.file 19 "<built-in>"
ARM GAS  /tmp/ccMtz5r4.s 			page 104


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccMtz5r4.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccMtz5r4.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccMtz5r4.s:607    .text.MX_GPIO_Init:00000000000002b4 $d
     /tmp/ccMtz5r4.s:616    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccMtz5r4.s:622    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccMtz5r4.s:690    .text.MX_DMA_Init:0000000000000050 $d
     /tmp/ccMtz5r4.s:695    .text.tud_mount_cb:0000000000000000 $t
     /tmp/ccMtz5r4.s:702    .text.tud_mount_cb:0000000000000000 tud_mount_cb
     /tmp/ccMtz5r4.s:719    .text.tud_mount_cb:000000000000000c $d
     /tmp/ccMtz5r4.s:724    .text.tud_umount_cb:0000000000000000 $t
     /tmp/ccMtz5r4.s:731    .text.tud_umount_cb:0000000000000000 tud_umount_cb
     /tmp/ccMtz5r4.s:748    .text.tud_umount_cb:0000000000000008 $d
     /tmp/ccMtz5r4.s:753    .text.tud_suspend_cb:0000000000000000 $t
     /tmp/ccMtz5r4.s:760    .text.tud_suspend_cb:0000000000000000 tud_suspend_cb
     /tmp/ccMtz5r4.s:779    .text.tud_suspend_cb:000000000000000c $d
     /tmp/ccMtz5r4.s:784    .text.tud_resume_cb:0000000000000000 $t
     /tmp/ccMtz5r4.s:791    .text.tud_resume_cb:0000000000000000 tud_resume_cb
     /tmp/ccMtz5r4.s:822    .text.tud_resume_cb:0000000000000018 $d
     /tmp/ccMtz5r4.s:827    .text.midi_task:0000000000000000 $t
     /tmp/ccMtz5r4.s:834    .text.midi_task:0000000000000000 midi_task
     /tmp/ccMtz5r4.s:999    .text.midi_task:0000000000000078 $d
     /tmp/ccMtz5r4.s:1005   .text.HALL_TO_DAC:0000000000000000 $t
     /tmp/ccMtz5r4.s:1012   .text.HALL_TO_DAC:0000000000000000 HALL_TO_DAC
     /tmp/ccMtz5r4.s:2512   .text.Error_Handler:0000000000000000 $t
     /tmp/ccMtz5r4.s:2519   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccMtz5r4.s:2551   .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccMtz5r4.s:2557   .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccMtz5r4.s:2633   .text.MX_SPI1_Init:0000000000000040 $d
     /tmp/ccMtz5r4.s:2639   .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/ccMtz5r4.s:2645   .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/ccMtz5r4.s:2727   .text.MX_I2C1_Init:0000000000000048 $d
     /tmp/ccMtz5r4.s:2734   .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccMtz5r4.s:2740   .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccMtz5r4.s:2816   .text.MX_SPI2_Init:0000000000000040 $d
     /tmp/ccMtz5r4.s:2822   .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccMtz5r4.s:2828   .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccMtz5r4.s:2889   .text.MX_USART2_UART_Init:0000000000000030 $d
     /tmp/ccMtz5r4.s:2895   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccMtz5r4.s:2902   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccMtz5r4.s:3035   .text.PeriphCommonClock_Config:0000000000000000 $t
     /tmp/ccMtz5r4.s:3042   .text.PeriphCommonClock_Config:0000000000000000 PeriphCommonClock_Config
     /tmp/ccMtz5r4.s:3120   .text.main:0000000000000000 $t
     /tmp/ccMtz5r4.s:3127   .text.main:0000000000000000 main
     /tmp/ccMtz5r4.s:3503   .text.main:00000000000001d8 $d
     /tmp/ccMtz5r4.s:3554   .bss.SPI_RX_Buffer:0000000000000000 SPI_RX_Buffer
     /tmp/ccMtz5r4.s:3561   .bss.SPI_TX_Buffer:0000000000000000 SPI_TX_Buffer
     /tmp/ccMtz5r4.s:3540   .bss.ADC2_VAL:0000000000000000 ADC2_VAL
     /tmp/ccMtz5r4.s:3533   .bss.ADC1_VAL:0000000000000000 ADC1_VAL
     /tmp/ccMtz5r4.s:3547   .bss.I2C_TX_Buffer:0000000000000000 I2C_TX_Buffer
     /tmp/ccMtz5r4.s:3614   .bss.huart2:0000000000000000 huart2
     /tmp/ccMtz5r4.s:3586   .bss.hdma_spi2_rx:0000000000000000 hdma_spi2_rx
     /tmp/ccMtz5r4.s:3574   .bss.hdma_spi1_rx:0000000000000000 hdma_spi1_rx
     /tmp/ccMtz5r4.s:3580   .bss.hdma_spi1_tx:0000000000000000 hdma_spi1_tx
     /tmp/ccMtz5r4.s:3607   .bss.hspi2:0000000000000000 hspi2
     /tmp/ccMtz5r4.s:3600   .bss.hspi1:0000000000000000 hspi1
ARM GAS  /tmp/ccMtz5r4.s 			page 105


     /tmp/ccMtz5r4.s:3593   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccMtz5r4.s:3628   .data.note_sequence:0000000000000000 note_sequence
     /tmp/ccMtz5r4.s:3621   .bss.note_pos:0000000000000000 note_pos
     /tmp/ccMtz5r4.s:3529   .bss.ADC1_VAL:0000000000000000 $d
     /tmp/ccMtz5r4.s:3536   .bss.ADC2_VAL:0000000000000000 $d
     /tmp/ccMtz5r4.s:3543   .bss.I2C_TX_Buffer:0000000000000000 $d
     /tmp/ccMtz5r4.s:3550   .bss.SPI_RX_Buffer:0000000000000000 $d
     /tmp/ccMtz5r4.s:3557   .bss.SPI_TX_Buffer:0000000000000000 $d
     /tmp/ccMtz5r4.s:3564   .bss.blink_interval_ms:0000000000000000 $d
     /tmp/ccMtz5r4.s:3568   .bss.blink_interval_ms:0000000000000000 blink_interval_ms
     /tmp/ccMtz5r4.s:3571   .bss.hdma_spi1_rx:0000000000000000 $d
     /tmp/ccMtz5r4.s:3577   .bss.hdma_spi1_tx:0000000000000000 $d
     /tmp/ccMtz5r4.s:3583   .bss.hdma_spi2_rx:0000000000000000 $d
     /tmp/ccMtz5r4.s:3589   .bss.hi2c1:0000000000000000 $d
     /tmp/ccMtz5r4.s:3596   .bss.hspi1:0000000000000000 $d
     /tmp/ccMtz5r4.s:3603   .bss.hspi2:0000000000000000 $d
     /tmp/ccMtz5r4.s:3610   .bss.huart2:0000000000000000 $d
     /tmp/ccMtz5r4.s:3617   .bss.note_pos:0000000000000000 $d
     /tmp/ccMtz5r4.s:3624   .data.note_sequence:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
tud_mounted
tud_midi_n_packet_read
tud_midi_n_available
tud_midi_n_stream_write
HAL_SPI_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_UART_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_I2C_Master_Transmit
HAL_SPI_TransmitReceive
HAL_GPIO_ReadPin
