// Seed: 4058323593
`define pp_11 0
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    output id_8,
    input id_9,
    input id_10
);
  reg id_11 = (id_9) == 1;
  type_21(
      1, id_8, 1
  );
  assign id_11 = 1'h0;
  always @(1'b0 or 1) id_11 <= (1);
  assign id_11 = 1 - 1;
  logic id_12, id_13;
  assign id_0 = 1 === id_6;
endmodule
