
//Signals crossing clock domain from A to B might encounter "start-time,hold-time violations"

open loop must be x1.5 clk to avoid

closed looop solution