
---------- Begin Simulation Statistics ----------
final_tick                                23326504375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    364                       # Simulator instruction rate (inst/s)
host_mem_usage                                9662196                       # Number of bytes of host memory used
host_op_rate                                      374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39143.90                       # Real time elapsed on the host
host_tick_rate                                 312584                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14265313                       # Number of instructions simulated
sim_ops                                      14624168                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012236                       # Number of seconds simulated
sim_ticks                                 12235744375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.233909                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   67558                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                85264                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                729                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6453                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87684                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9152                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10780                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1628                       # Number of indirect misses.
system.cpu.branchPred.lookups                  151086                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   24559                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1175                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      913008                       # Number of instructions committed
system.cpu.committedOps                        974740                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.470071                       # CPI: cycles per instruction
system.cpu.discardedOps                         17051                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             648338                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            145943                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            68352                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1146951                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.404847                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      629                       # number of quiesce instructions executed
system.cpu.numCycles                          2255195                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       629                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  716846     73.54%     73.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2528      0.26%     73.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                 155867     15.99%     89.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 99499     10.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   974740                       # Class of committed instruction
system.cpu.quiesceCycles                     17321996                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1108244                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254868                       # Transaction distribution
system.membus.trans_dist::ReadResp             255904                       # Transaction distribution
system.membus.trans_dist::WriteReq              98385                       # Transaction distribution
system.membus.trans_dist::WriteResp             98385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          586                       # Transaction distribution
system.membus.trans_dist::CleanEvict              501                       # Transaction distribution
system.membus.trans_dist::ReadExReq               333                       # Transaction distribution
system.membus.trans_dist::ReadExResp              333                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            386                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           650                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       693284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       693284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 710331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        24704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        98752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14129                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119681                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22184828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22184828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22329213                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            354877                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000183                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013533                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  354812     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      65      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              354877                       # Request fanout histogram
system.membus.reqLayer6.occupancy           818971560                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13470500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              907390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2555875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12876170                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1511274785                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1963750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5356111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1339028                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6695138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1339028                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5356111                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6695138                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6695138                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6695138                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13390276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       212992                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       212992                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       541937                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       541937                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4774                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10654                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1392642                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1421314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1509858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7502                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14129                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22282244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22740996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     24001197                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2571177000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          1628186                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          736                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2123946703                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1181681000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10712221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4017083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5356111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20085415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5356111                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4017083                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9373194                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10712221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9373194                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9373194                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29458608                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4017083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9373194                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13390276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4017083                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1381199                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5398282                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4017083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13390276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1381199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18788559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       254226                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       254226                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92416                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92416                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       681986                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       693284                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21823492                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22184828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       406197                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       406197    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       406197                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    873320810                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1363535000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    979239810                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21424442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     37492774                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1038157027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26780553                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26810956                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     53591509                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1006020363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     48235398                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     37492774                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1091748535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37224452                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16711684                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34668548                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8030209                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       522241                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5011457                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     16068332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2565577299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    455269400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5356111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3042271141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1467574301                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1365808527                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2833382828                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     16068332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4033151600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1821077927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5356111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5875653969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        24704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        26368                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        24704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        24704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          386                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          412                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2019003                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       135995                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2154998                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2019003                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2019003                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2019003                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       135995                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2154998                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16252932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16331452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5952128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       253953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          586                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93002                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        30403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1328315753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1381199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5005662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1334733017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3065118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21424442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    455269400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5356111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1339028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            486454099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3065118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21454845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1783585153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5356111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1339028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1381199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5005662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1821187115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    340773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003332901500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          264                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          264                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              460094                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98874                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      255183                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93002                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255183                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93002                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5811                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8277905950                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1274805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14970632200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32467.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58717.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       248                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237725                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86306                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255181                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93002                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    655                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.272537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   842.675940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.852493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          732      3.06%      3.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          668      2.79%      5.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          383      1.60%      7.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          369      1.54%      8.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          506      2.11%     11.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          307      1.28%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          337      1.41%     13.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          367      1.53%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20269     84.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23938                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     965.803030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1697.387912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           183     69.32%     69.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.38%     69.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17      6.44%     76.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.38%     76.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.38%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.76%     77.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.76%     78.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.14%     79.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           31     11.74%     91.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.38%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.76%     92.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.65%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.65%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           264                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     352.299242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     78.650220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    468.791608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            161     60.98%     60.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      3.41%     64.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.76%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.38%     65.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.38%     65.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.38%     66.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.76%     67.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.38%     67.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.38%     67.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           85     32.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           264                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16317504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5952448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16331452                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5952128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1333.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       486.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1334.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    486.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12235509375                       # Total gap between requests
system.mem_ctrls.avgGap                      35140.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16238852                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38912                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5570560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30402.727337134322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1327165025.871178388596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1381199.172036478529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4995200.792595832609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3180190.661673577502                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21424442.352327257395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 455269399.986954212189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5356110.588081814349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1250107.842335501686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       253953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          957                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          586                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       381090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14912938125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18856155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     38456830                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19283668270                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30454950700                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 175245003875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3353604330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     48474000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     47636.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58723.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71155.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40184.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32907283.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7435290.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2013384.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3275004.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    189351.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11820489.300000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8248035.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        463792162.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       129278714.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     117139982.400006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     133945914.862495                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     138101440.499999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1002326739.412511                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         81.917921                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7187231855                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    661920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4390132520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1258                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           629                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17212236.685215                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    102813699.080413                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          629    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       445250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545293625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             629                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12500007500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10826496875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       303935                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           303935                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       303935                       # number of overall hits
system.cpu.icache.overall_hits::total          303935                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          386                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            386                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          386                       # number of overall misses
system.cpu.icache.overall_misses::total           386                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16811875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16811875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16811875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16811875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       304321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       304321                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       304321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       304321                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001268                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001268                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001268                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001268                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43554.080311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43554.080311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43554.080311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43554.080311                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          386                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16207875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16207875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16207875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16207875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001268                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001268                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001268                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001268                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41989.313472                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41989.313472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41989.313472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41989.313472                       # average overall mshr miss latency
system.cpu.icache.replacements                    187                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       303935                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          303935                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          386                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           386                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16811875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16811875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       304321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       304321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43554.080311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43554.080311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16207875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16207875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41989.313472                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41989.313472                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           474.856262                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1151222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               187                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6156.267380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   474.856262                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.927454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.927454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            609028                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           609028                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       248680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           248680                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       248680                       # number of overall hits
system.cpu.dcache.overall_hits::total          248680                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1293                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1293                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1293                       # number of overall misses
system.cpu.dcache.overall_misses::total          1293                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     94094750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     94094750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     94094750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     94094750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       249973                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       249973                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       249973                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       249973                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005173                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005173                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005173                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005173                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72772.428461                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72772.428461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72772.428461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72772.428461                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          586                       # number of writebacks
system.cpu.dcache.writebacks::total               586                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          310                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          310                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6611                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6611                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     70787375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     70787375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     70787375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     70787375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13975625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13975625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003932                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003932                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72011.571719                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72011.571719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72011.571719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72011.571719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2113.995613                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2113.995613                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    900                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       156555                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          156555                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48709000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48709000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       157206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       157206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74821.812596                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74821.812596                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          642                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          642                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47670500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47670500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13975625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13975625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73339.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73339.230769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21768.886293                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21768.886293                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        92125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          92125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45385750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45385750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        92767                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92767                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70694.314642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70694.314642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5969                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5969                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23116875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23116875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69420.045045                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69420.045045                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.627564                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              301097                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            334.552222                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.627564                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.977788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.977788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1000875                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1000875                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23326504375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23326590000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    364                       # Simulator instruction rate (inst/s)
host_mem_usage                                9662196                       # Number of bytes of host memory used
host_op_rate                                      374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39143.99                       # Real time elapsed on the host
host_tick_rate                                 312585                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14265322                       # Number of instructions simulated
sim_ops                                      14624183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012236                       # Number of seconds simulated
sim_ticks                                 12235830000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.232537                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   67560                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                85268                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                730                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6455                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87684                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9152                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10780                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1628                       # Number of indirect misses.
system.cpu.branchPred.lookups                  151092                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   24561                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1175                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      913017                       # Number of instructions committed
system.cpu.committedOps                        974755                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.470197                       # CPI: cycles per instruction
system.cpu.discardedOps                         17058                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             648355                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            145943                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            68355                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1147044                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.404826                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      629                       # number of quiesce instructions executed
system.cpu.numCycles                          2255332                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       629                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  716854     73.54%     73.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2528      0.26%     73.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                 155873     15.99%     89.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 99499     10.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   974755                       # Class of committed instruction
system.cpu.quiesceCycles                     17321996                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1108288                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2465                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254868                       # Transaction distribution
system.membus.trans_dist::ReadResp             255905                       # Transaction distribution
system.membus.trans_dist::WriteReq              98385                       # Transaction distribution
system.membus.trans_dist::WriteResp             98385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          586                       # Transaction distribution
system.membus.trans_dist::CleanEvict              502                       # Transaction distribution
system.membus.trans_dist::ReadExReq               333                       # Transaction distribution
system.membus.trans_dist::ReadExResp              333                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            386                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           651                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       693284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       693284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 710334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        24704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        98816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14129                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119745                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22184828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22184828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22329277                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            354878                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000183                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013532                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  354813     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      65      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              354878                       # Request fanout histogram
system.membus.reqLayer6.occupancy           818974810                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13470500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              907390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2555875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12881920                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1511274785                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1963750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5356073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1339018                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6695091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1339018                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5356073                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6695091                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6695091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6695091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13390183                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       212992                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       212992                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       541937                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       541937                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4774                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10654                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1392642                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1421314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1509858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7502                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14129                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22282244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22740996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     24001197                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2571177000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          1628186                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          736                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2123946703                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1181681000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10712146                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4017055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5356073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20085274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5356073                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4017055                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9373128                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10712146                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9373128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9373128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29458402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4017055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9373128                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13390183                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4017055                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1381190                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5398244                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4017055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13390183                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1381190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18788427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       254226                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       254226                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92416                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92416                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       681986                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       693284                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21823492                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22184828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       406197                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       406197    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       406197                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    873320810                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1363535000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    979232958                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21424292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     37492512                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1038149762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26780366                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     26810768                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     53591134                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1006013323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     48235060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     37492512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1091740895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37224452                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16711684                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34668548                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8030209                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       522241                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5011457                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     16068219                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2565559345                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    455266214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5356073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3042249851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1467564031                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1365798969                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2833363000                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     16068219                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4033123376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1821065183                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5356073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5875612852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        24704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        26368                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        24704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        24704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          386                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          412                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2018988                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       135994                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2154983                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2018988                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2018988                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2018988                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       135994                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2154983                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16252932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16331516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5952128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       253953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          586                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93002                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        30403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1328306457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1381190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5010857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1334728907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3065097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21424292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    455266214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5356073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1339018                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            486450694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3065097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21454695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1783572671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5356073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1339018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1381190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5010857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1821179601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    340773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003332901500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          264                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          264                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              460096                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98874                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      255184                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93002                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93002                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5811                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8277905950                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1274810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14970658450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32467.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58717.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       248                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237726                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86306                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255182                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93002                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    655                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.272537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   842.675940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.852493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          732      3.06%      3.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          668      2.79%      5.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          383      1.60%      7.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          369      1.54%      8.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          506      2.11%     11.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          307      1.28%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          337      1.41%     13.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          367      1.53%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20269     84.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23938                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     965.803030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1697.387912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           183     69.32%     69.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.38%     69.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17      6.44%     76.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.38%     76.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.38%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.76%     77.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.76%     78.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.14%     79.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           31     11.74%     91.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.38%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.76%     92.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.65%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.65%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           264                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     352.299242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     78.650220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    468.791608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            161     60.98%     60.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      3.41%     64.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.76%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.38%     65.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.38%     65.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.38%     66.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.76%     67.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.38%     67.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.38%     67.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           85     32.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           264                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16317568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5952448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16331516                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5952128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1333.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       486.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1334.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    486.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12235806875                       # Total gap between requests
system.mem_ctrls.avgGap                      35141.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16238852                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38912                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5570560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30402.514582173830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1327155738.515491008759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1381189.506555746542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5000396.376870225184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3180168.407047172077                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21424292.426423054188                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 455266214.061489939690                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5356073.106605763547                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1250099.094217556296                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       253953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          586                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       381090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14912938125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18856155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     38483080                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19283668270                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30454950700                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 175245003875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3353604330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     48474000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     47636.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58723.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71155.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40170.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32907283.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7435290.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2013384.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3275004.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    189351.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11820489.300000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8248035.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        463793981.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       129278714.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     117139982.400006                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     133948212.412495                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     138101440.499999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1002330855.712511                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         81.917684                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7187231855                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    661920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4390218145                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1258                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           629                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17212236.685215                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    102813699.080413                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          629    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       445250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545293625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             629                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12500093125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10826496875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       303947                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           303947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       303947                       # number of overall hits
system.cpu.icache.overall_hits::total          303947                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          386                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            386                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          386                       # number of overall misses
system.cpu.icache.overall_misses::total           386                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16811875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16811875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16811875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16811875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       304333                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       304333                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       304333                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       304333                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001268                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001268                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001268                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001268                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43554.080311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43554.080311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43554.080311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43554.080311                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          386                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16207875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16207875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16207875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16207875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001268                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001268                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001268                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001268                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41989.313472                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41989.313472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41989.313472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41989.313472                       # average overall mshr miss latency
system.cpu.icache.replacements                    187                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       303947                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          303947                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          386                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           386                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16811875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16811875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       304333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       304333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43554.080311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43554.080311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16207875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16207875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41989.313472                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41989.313472                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           474.856291                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4314666                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               666                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6478.477477                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   474.856291                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.927454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.927454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            609052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           609052                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       248684                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           248684                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       248684                       # number of overall hits
system.cpu.dcache.overall_hits::total          248684                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1294                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1294                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1294                       # number of overall misses
system.cpu.dcache.overall_misses::total          1294                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     94154750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     94154750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     94154750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     94154750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       249978                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       249978                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       249978                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       249978                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005176                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005176                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005176                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72762.557960                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72762.557960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72762.557960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72762.557960                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          586                       # number of writebacks
system.cpu.dcache.writebacks::total               586                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          310                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          310                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6611                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6611                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     70846125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     70846125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     70846125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     70846125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13975625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13975625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003936                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003936                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71998.094512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71998.094512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71998.094512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71998.094512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2113.995613                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2113.995613                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    901                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       156559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          156559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48769000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48769000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       157211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       157211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74799.079755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74799.079755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          651                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          651                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          642                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          642                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47729250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47729250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13975625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13975625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73316.820276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73316.820276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21768.886293                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21768.886293                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        92125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          92125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45385750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45385750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        92767                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92767                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70694.314642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70694.314642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5969                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5969                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23116875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23116875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69420.045045                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69420.045045                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.627630                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531628                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1411                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            376.773919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.627630                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.977788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.977788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1000896                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1000896                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23326590000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
