{
  "module_name": "nau8825.h",
  "hash_id": "b17f307be387fab525f80aa3afcec254b5e678aa3b2b7ba0d277f61bbe9cd7cb",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/nau8825.h",
  "human_readable_source": " \n \n\n#ifndef __NAU8825_H__\n#define __NAU8825_H__\n\n#define NAU8825_REG_RESET\t\t0x00\n#define NAU8825_REG_ENA_CTRL\t\t0x01\n#define NAU8825_REG_IIC_ADDR_SET\t\t0x02\n#define NAU8825_REG_CLK_DIVIDER\t\t0x03\n#define NAU8825_REG_FLL1\t\t0x04\n#define NAU8825_REG_FLL2\t\t0x05\n#define NAU8825_REG_FLL3\t\t0x06\n#define NAU8825_REG_FLL4\t\t0x07\n#define NAU8825_REG_FLL5\t\t0x08\n#define NAU8825_REG_FLL6\t\t0x09\n#define NAU8825_REG_FLL_VCO_RSV\t\t0x0a\n#define NAU8825_REG_HSD_CTRL\t\t0x0c\n#define NAU8825_REG_JACK_DET_CTRL\t\t0x0d\n#define NAU8825_REG_INTERRUPT_MASK\t\t0x0f\n#define NAU8825_REG_IRQ_STATUS\t\t0x10\n#define NAU8825_REG_INT_CLR_KEY_STATUS\t\t0x11\n#define NAU8825_REG_INTERRUPT_DIS_CTRL\t\t0x12\n#define NAU8825_REG_SAR_CTRL\t\t0x13\n#define NAU8825_REG_KEYDET_CTRL\t\t0x14\n#define NAU8825_REG_VDET_THRESHOLD_1\t\t0x15\n#define NAU8825_REG_VDET_THRESHOLD_2\t\t0x16\n#define NAU8825_REG_VDET_THRESHOLD_3\t\t0x17\n#define NAU8825_REG_VDET_THRESHOLD_4\t\t0x18\n#define NAU8825_REG_GPIO34_CTRL\t\t0x19\n#define NAU8825_REG_GPIO12_CTRL\t\t0x1a\n#define NAU8825_REG_TDM_CTRL\t\t0x1b\n#define NAU8825_REG_I2S_PCM_CTRL1\t\t0x1c\n#define NAU8825_REG_I2S_PCM_CTRL2\t\t0x1d\n#define NAU8825_REG_LEFT_TIME_SLOT\t\t0x1e\n#define NAU8825_REG_RIGHT_TIME_SLOT\t\t0x1f\n#define NAU8825_REG_BIQ_CTRL\t\t0x20\n#define NAU8825_REG_BIQ_COF1\t\t0x21\n#define NAU8825_REG_BIQ_COF2\t\t0x22\n#define NAU8825_REG_BIQ_COF3\t\t0x23\n#define NAU8825_REG_BIQ_COF4\t\t0x24\n#define NAU8825_REG_BIQ_COF5\t\t0x25\n#define NAU8825_REG_BIQ_COF6\t\t0x26\n#define NAU8825_REG_BIQ_COF7\t\t0x27\n#define NAU8825_REG_BIQ_COF8\t\t0x28\n#define NAU8825_REG_BIQ_COF9\t\t0x29\n#define NAU8825_REG_BIQ_COF10\t\t0x2a\n#define NAU8825_REG_ADC_RATE\t\t0x2b\n#define NAU8825_REG_DAC_CTRL1\t\t0x2c\n#define NAU8825_REG_DAC_CTRL2\t\t0x2d\n#define NAU8825_REG_DAC_DGAIN_CTRL\t\t0x2f\n#define NAU8825_REG_ADC_DGAIN_CTRL\t\t0x30\n#define NAU8825_REG_MUTE_CTRL\t\t0x31\n#define NAU8825_REG_HSVOL_CTRL\t\t0x32\n#define NAU8825_REG_DACL_CTRL\t\t0x33\n#define NAU8825_REG_DACR_CTRL\t\t0x34\n#define NAU8825_REG_ADC_DRC_KNEE_IP12\t\t0x38\n#define NAU8825_REG_ADC_DRC_KNEE_IP34\t\t0x39\n#define NAU8825_REG_ADC_DRC_SLOPES\t\t0x3a\n#define NAU8825_REG_ADC_DRC_ATKDCY\t\t0x3b\n#define NAU8825_REG_DAC_DRC_KNEE_IP12\t\t0x45\n#define NAU8825_REG_DAC_DRC_KNEE_IP34\t\t0x46\n#define NAU8825_REG_DAC_DRC_SLOPES\t\t0x47\n#define NAU8825_REG_DAC_DRC_ATKDCY\t\t0x48\n#define NAU8825_REG_IMM_MODE_CTRL\t\t0x4c\n#define NAU8825_REG_IMM_RMS_L\t\t0x4d\n#define NAU8825_REG_IMM_RMS_R\t\t0x4e\n#define NAU8825_REG_CLASSG_CTRL\t\t0x50\n#define NAU8825_REG_OPT_EFUSE_CTRL\t\t0x51\n#define NAU8825_REG_MISC_CTRL\t\t0x55\n#define NAU8825_REG_I2C_DEVICE_ID\t\t0x58\n#define NAU8825_REG_SARDOUT_RAM_STATUS\t\t0x59\n#define NAU8825_REG_FLL2_LOWER\t\t0x5a\n#define NAU8825_REG_FLL2_UPPER\t\t0x5b\n#define NAU8825_REG_BIAS_ADJ\t\t0x66\n#define NAU8825_REG_TRIM_SETTINGS\t\t0x68\n#define NAU8825_REG_ANALOG_CONTROL_1\t\t0x69\n#define NAU8825_REG_ANALOG_CONTROL_2\t\t0x6a\n#define NAU8825_REG_ANALOG_ADC_1\t\t0x71\n#define NAU8825_REG_ANALOG_ADC_2\t\t0x72\n#define NAU8825_REG_RDAC\t\t0x73\n#define NAU8825_REG_MIC_BIAS\t\t0x74\n#define NAU8825_REG_BOOST\t\t0x76\n#define NAU8825_REG_FEPGA\t\t0x77\n#define NAU8825_REG_POWER_UP_CONTROL\t\t0x7f\n#define NAU8825_REG_CHARGE_PUMP\t\t0x80\n#define NAU8825_REG_CHARGE_PUMP_INPUT_READ\t\t0x81\n#define NAU8825_REG_GENERAL_STATUS\t\t0x82\n#define NAU8825_REG_MAX\t\tNAU8825_REG_GENERAL_STATUS\n \n#define NAU8825_REG_ADDR_LEN\t\t16\n#define NAU8825_REG_DATA_LEN\t\t16\n\n \n#define NAU8825_ENABLE_DACR_SFT\t10\n#define NAU8825_ENABLE_DACR\t(1 << NAU8825_ENABLE_DACR_SFT)\n#define NAU8825_ENABLE_DACL_SFT\t9\n#define NAU8825_ENABLE_DACL\t\t(1 << NAU8825_ENABLE_DACL_SFT)\n#define NAU8825_ENABLE_ADC_SFT\t8\n#define NAU8825_ENABLE_ADC\t\t(1 << NAU8825_ENABLE_ADC_SFT)\n#define NAU8825_ENABLE_ADC_CLK_SFT\t7\n#define NAU8825_ENABLE_ADC_CLK\t(1 << NAU8825_ENABLE_ADC_CLK_SFT)\n#define NAU8825_ENABLE_DAC_CLK_SFT\t6\n#define NAU8825_ENABLE_DAC_CLK\t(1 << NAU8825_ENABLE_DAC_CLK_SFT)\n#define NAU8825_ENABLE_SAR_SFT\t1\n\n \n#define NAU8825_CLK_SRC_SFT\t\t\t15\n#define NAU8825_CLK_SRC_MASK\t\t\t(1 << NAU8825_CLK_SRC_SFT)\n#define NAU8825_CLK_SRC_VCO\t\t\t(1 << NAU8825_CLK_SRC_SFT)\n#define NAU8825_CLK_SRC_MCLK\t\t\t(0 << NAU8825_CLK_SRC_SFT)\n#define NAU8825_CLK_ADC_SRC_SFT\t\t6\n#define NAU8825_CLK_ADC_SRC_MASK\t\t(0x3 << NAU8825_CLK_ADC_SRC_SFT)\n#define NAU8825_CLK_DAC_SRC_SFT\t\t4\n#define NAU8825_CLK_DAC_SRC_MASK\t\t(0x3 << NAU8825_CLK_DAC_SRC_SFT)\n#define NAU8825_CLK_MCLK_SRC_MASK\t\t(0xf << 0)\n\n \n#define NAU8825_ICTRL_LATCH_SFT\t10\n#define NAU8825_ICTRL_LATCH_MASK\t(0x7 << NAU8825_ICTRL_LATCH_SFT)\n#define NAU8825_FLL_RATIO_MASK\t\t\t(0x7f << 0)\n\n \n#define NAU8825_GAIN_ERR_SFT\t\t\t12\n#define NAU8825_GAIN_ERR_MASK\t\t\t(0xf << NAU8825_GAIN_ERR_SFT)\n#define NAU8825_FLL_INTEGER_MASK\t\t(0x3ff << 0)\n#define NAU8825_FLL_CLK_SRC_SFT\t\t10\n#define NAU8825_FLL_CLK_SRC_MASK\t\t(0x3 << NAU8825_FLL_CLK_SRC_SFT)\n#define NAU8825_FLL_CLK_SRC_MCLK\t\t(0 << NAU8825_FLL_CLK_SRC_SFT)\n#define NAU8825_FLL_CLK_SRC_BLK\t\t(0x2 << NAU8825_FLL_CLK_SRC_SFT)\n#define NAU8825_FLL_CLK_SRC_FS\t\t\t(0x3 << NAU8825_FLL_CLK_SRC_SFT)\n\n \n#define NAU8825_FLL_REF_DIV_SFT\t10\n#define NAU8825_FLL_REF_DIV_MASK\t(0x3 << NAU8825_FLL_REF_DIV_SFT)\n\n \n#define NAU8825_FLL_PDB_DAC_EN\t\t(0x1 << 15)\n#define NAU8825_FLL_LOOP_FTR_EN\t\t(0x1 << 14)\n#define NAU8825_FLL_CLK_SW_MASK\t\t(0x1 << 13)\n#define NAU8825_FLL_CLK_SW_N2\t\t\t(0x1 << 13)\n#define NAU8825_FLL_CLK_SW_REF\t\t(0x0 << 13)\n#define NAU8825_FLL_FTR_SW_MASK\t\t(0x1 << 12)\n#define NAU8825_FLL_FTR_SW_ACCU\t\t(0x1 << 12)\n#define NAU8825_FLL_FTR_SW_FILTER\t\t(0x0 << 12)\n\n \n#define NAU8825_DCO_EN\t\t\t\t(0x1 << 15)\n#define NAU8825_SDM_EN\t\t\t\t(0x1 << 14)\n#define NAU8825_CUTOFF500\t\t\t(0x1 << 13)\n\n \n#define NAU8825_HSD_AUTO_MODE\t(1 << 6)\n \n#define NAU8825_SPKR_ENGND1\t(1 << 3)\n#define NAU8825_SPKR_ENGND2\t(1 << 2)\n#define NAU8825_SPKR_DWN1R\t(1 << 1)\n#define NAU8825_SPKR_DWN1L\t(1 << 0)\n\n \n#define NAU8825_JACK_DET_RESTART\t(1 << 9)\n#define NAU8825_JACK_DET_DB_BYPASS\t(1 << 8)\n#define NAU8825_JACK_INSERT_DEBOUNCE_SFT\t5\n#define NAU8825_JACK_INSERT_DEBOUNCE_MASK\t(0x7 << NAU8825_JACK_INSERT_DEBOUNCE_SFT)\n#define NAU8825_JACK_EJECT_DEBOUNCE_SFT\t\t2\n#define NAU8825_JACK_EJECT_DEBOUNCE_MASK\t(0x7 << NAU8825_JACK_EJECT_DEBOUNCE_SFT)\n#define NAU8825_JACK_POLARITY\t(1 << 1)  \n\n \n#define NAU8825_IRQ_PIN_PULLUP (1 << 14)\n#define NAU8825_IRQ_PIN_PULL_EN (1 << 13)\n#define NAU8825_IRQ_OUTPUT_EN (1 << 11)\n#define NAU8825_IRQ_HEADSET_COMPLETE_EN (1 << 10)\n#define NAU8825_IRQ_RMS_EN (1 << 8)\n#define NAU8825_IRQ_KEY_RELEASE_EN (1 << 7)\n#define NAU8825_IRQ_KEY_SHORT_PRESS_EN (1 << 5)\n#define NAU8825_IRQ_EJECT_EN (1 << 2)\n#define NAU8825_IRQ_INSERT_EN (1 << 0)\n\n \n#define NAU8825_HEADSET_COMPLETION_IRQ\t(1 << 10)\n#define NAU8825_SHORT_CIRCUIT_IRQ\t(1 << 9)\n#define NAU8825_IMPEDANCE_MEAS_IRQ\t(1 << 8)\n#define NAU8825_KEY_IRQ_MASK\t(0x7 << 5)\n#define NAU8825_KEY_RELEASE_IRQ\t(1 << 7)\n#define NAU8825_KEY_LONG_PRESS_IRQ\t(1 << 6)\n#define NAU8825_KEY_SHORT_PRESS_IRQ\t(1 << 5)\n#define NAU8825_MIC_DETECTION_IRQ\t(1 << 4)\n#define NAU8825_JACK_EJECTION_IRQ_MASK\t(3 << 2)\n#define NAU8825_JACK_EJECTION_DETECTED\t(1 << 2)\n#define NAU8825_JACK_INSERTION_IRQ_MASK\t(3 << 0)\n#define NAU8825_JACK_INSERTION_DETECTED\t(1 << 0)\n\n \n#define NAU8825_IRQ_HEADSET_COMPLETE_DIS (1 << 10)\n#define NAU8825_IRQ_KEY_RELEASE_DIS (1 << 7)\n#define NAU8825_IRQ_KEY_SHORT_PRESS_DIS (1 << 5)\n#define NAU8825_IRQ_EJECT_DIS (1 << 2)\n#define NAU8825_IRQ_INSERT_DIS (1 << 0)\n\n \n#define NAU8825_SAR_ADC_EN_SFT\t12\n#define NAU8825_SAR_ADC_EN\t(1 << NAU8825_SAR_ADC_EN_SFT)\n#define NAU8825_SAR_INPUT_MASK\t(1 << 11)\n#define NAU8825_SAR_INPUT_JKSLV\t(1 << 11)\n#define NAU8825_SAR_INPUT_JKR2\t(0 << 11)\n#define NAU8825_SAR_TRACKING_GAIN_SFT\t8\n#define NAU8825_SAR_TRACKING_GAIN_MASK\t(0x7 << NAU8825_SAR_TRACKING_GAIN_SFT)\n#define NAU8825_SAR_HV_SEL_SFT\t\t7\n#define NAU8825_SAR_HV_SEL_MASK\t\t(1 << NAU8825_SAR_HV_SEL_SFT)\n#define NAU8825_SAR_HV_SEL_MICBIAS\t(0 << NAU8825_SAR_HV_SEL_SFT)\n#define NAU8825_SAR_HV_SEL_VDDMIC\t(1 << NAU8825_SAR_HV_SEL_SFT)\n#define NAU8825_SAR_RES_SEL_SFT\t\t4\n#define NAU8825_SAR_RES_SEL_MASK\t(0x7 << NAU8825_SAR_RES_SEL_SFT)\n#define NAU8825_SAR_RES_SEL_35K\t\t(0 << NAU8825_SAR_RES_SEL_SFT)\n#define NAU8825_SAR_RES_SEL_70K\t\t(1 << NAU8825_SAR_RES_SEL_SFT)\n#define NAU8825_SAR_RES_SEL_170K\t(2 << NAU8825_SAR_RES_SEL_SFT)\n#define NAU8825_SAR_RES_SEL_360K\t(3 << NAU8825_SAR_RES_SEL_SFT)\n#define NAU8825_SAR_RES_SEL_SHORTED\t(4 << NAU8825_SAR_RES_SEL_SFT)\n#define NAU8825_SAR_COMPARE_TIME_SFT\t2\n#define NAU8825_SAR_COMPARE_TIME_MASK\t(3 << 2)\n#define NAU8825_SAR_SAMPLING_TIME_SFT\t0\n#define NAU8825_SAR_SAMPLING_TIME_MASK\t(3 << 0)\n\n \n#define NAU8825_KEYDET_SHORTKEY_DEBOUNCE_SFT\t12\n#define NAU8825_KEYDET_SHORTKEY_DEBOUNCE_MASK\t(0x3 << NAU8825_KEYDET_SHORTKEY_DEBOUNCE_SFT)\n#define NAU8825_KEYDET_LEVELS_NR_SFT\t8\n#define NAU8825_KEYDET_LEVELS_NR_MASK\t(0x7 << 8)\n#define NAU8825_KEYDET_HYSTERESIS_SFT\t0\n#define NAU8825_KEYDET_HYSTERESIS_MASK\t0xf\n\n \n#define NAU8825_JKDET_PULL_UP\t(1 << 11)  \n#define NAU8825_JKDET_PULL_EN\t(1 << 9)  \n#define NAU8825_JKDET_OUTPUT_EN\t(1 << 8)  \n\n \n#define NAU8825_TDM_MODE\t\t(0x1 << 15)\n#define NAU8825_TDM_OFFSET_EN\t\t(0x1 << 14)\n#define NAU8825_TDM_DACL_RX_SFT\t\t6\n#define NAU8825_TDM_DACL_RX_MASK\t(0x3 << NAU8825_TDM_DACL_RX_SFT)\n#define NAU8825_TDM_DACR_RX_SFT\t\t4\n#define NAU8825_TDM_DACR_RX_MASK\t(0x3 << NAU8825_TDM_DACR_RX_SFT)\n#define NAU8825_TDM_TX_MASK\t\t0x3\n\n \n#define NAU8825_I2S_BP_SFT\t7\n#define NAU8825_I2S_BP_MASK\t(1 << NAU8825_I2S_BP_SFT)\n#define NAU8825_I2S_BP_INV\t(1 << NAU8825_I2S_BP_SFT)\n#define NAU8825_I2S_PCMB_SFT\t6\n#define NAU8825_I2S_PCMB_MASK\t(1 << NAU8825_I2S_PCMB_SFT)\n#define NAU8825_I2S_PCMB_EN\t(1 << NAU8825_I2S_PCMB_SFT)\n#define NAU8825_I2S_DL_SFT\t2\n#define NAU8825_I2S_DL_MASK\t(0x3 << NAU8825_I2S_DL_SFT)\n#define NAU8825_I2S_DL_16\t(0 << NAU8825_I2S_DL_SFT)\n#define NAU8825_I2S_DL_20\t(1 << NAU8825_I2S_DL_SFT)\n#define NAU8825_I2S_DL_24\t(2 << NAU8825_I2S_DL_SFT)\n#define NAU8825_I2S_DL_32\t(3 << NAU8825_I2S_DL_SFT)\n#define NAU8825_I2S_DF_SFT\t0\n#define NAU8825_I2S_DF_MASK\t(0x3 << NAU8825_I2S_DF_SFT)\n#define NAU8825_I2S_DF_RIGTH\t(0 << NAU8825_I2S_DF_SFT)\n#define NAU8825_I2S_DF_LEFT\t(1 << NAU8825_I2S_DF_SFT)\n#define NAU8825_I2S_DF_I2S\t(2 << NAU8825_I2S_DF_SFT)\n#define NAU8825_I2S_DF_PCM_AB\t(3 << NAU8825_I2S_DF_SFT)\n\n \n#define NAU8825_I2S_TRISTATE\t(1 << 15)  \n#define NAU8825_I2S_LRC_DIV_SFT\t12\n#define NAU8825_I2S_LRC_DIV_MASK\t(0x3 << NAU8825_I2S_LRC_DIV_SFT)\n#define NAU8825_I2S_PCM_TS_EN_SFT\t10\n#define NAU8825_I2S_PCM_TS_EN_MASK\t(1 << NAU8825_I2S_PCM_TS_EN_SFT)\n#define NAU8825_I2S_PCM_TS_EN\t\t(1 << NAU8825_I2S_PCM_TS_EN_SFT)\n#define NAU8825_I2S_MS_SFT\t3\n#define NAU8825_I2S_MS_MASK\t(1 << NAU8825_I2S_MS_SFT)\n#define NAU8825_I2S_MS_MASTER\t(1 << NAU8825_I2S_MS_SFT)\n#define NAU8825_I2S_MS_SLAVE\t(0 << NAU8825_I2S_MS_SFT)\n#define NAU8825_I2S_BLK_DIV_MASK\t0x7\n\n \n#define NAU8825_FS_ERR_CMP_SEL_SFT\t14\n#define NAU8825_FS_ERR_CMP_SEL_MASK\t(0x3 << NAU8825_FS_ERR_CMP_SEL_SFT)\n#define NAU8825_DIS_FS_SHORT_DET\t(1 << 13)\n#define NAU8825_TSLOT_L0_MASK\t\t0x3ff\n#define NAU8825_TSLOT_R0_MASK\t\t0x3ff\n\n \n#define NAU8825_BIQ_WRT_SFT   4\n#define NAU8825_BIQ_WRT_EN     (1 << NAU8825_BIQ_WRT_SFT)\n#define NAU8825_BIQ_PATH_SFT   0\n#define NAU8825_BIQ_PATH_MASK  (1 << NAU8825_BIQ_PATH_SFT)\n#define NAU8825_BIQ_PATH_ADC   (0 << NAU8825_BIQ_PATH_SFT)\n#define NAU8825_BIQ_PATH_DAC   (1 << NAU8825_BIQ_PATH_SFT)\n\n \n#define NAU8825_ADC_SINC4_SFT\t\t4\n#define NAU8825_ADC_SINC4_EN\t\t(1 << NAU8825_ADC_SINC4_SFT)\n#define NAU8825_ADC_SYNC_DOWN_SFT\t0\n#define NAU8825_ADC_SYNC_DOWN_MASK\t0x3\n#define NAU8825_ADC_SYNC_DOWN_32\t0\n#define NAU8825_ADC_SYNC_DOWN_64\t1\n#define NAU8825_ADC_SYNC_DOWN_128\t2\n#define NAU8825_ADC_SYNC_DOWN_256\t3\n\n \n#define NAU8825_DAC_CLIP_OFF\t(1 << 7)\n#define NAU8825_DAC_OVERSAMPLE_SFT\t0\n#define NAU8825_DAC_OVERSAMPLE_MASK\t0x7\n#define NAU8825_DAC_OVERSAMPLE_64\t0\n#define NAU8825_DAC_OVERSAMPLE_256\t1\n#define NAU8825_DAC_OVERSAMPLE_128\t2\n#define NAU8825_DAC_OVERSAMPLE_32\t4\n\n \n#define NAU8825_ADC_DIG_VOL_MASK\t0xff\n\n \n#define NAU8825_DAC_ZERO_CROSSING_EN\t(1 << 9)\n#define NAU8825_DAC_SOFT_MUTE\t(1 << 9)\n\n \n#define NAU8825_HP_MUTE\t(1 << 15)\n#define NAU8825_HP_MUTE_AUTO\t(1 << 14)\n#define NAU8825_HPL_MUTE\t(1 << 13)\n#define NAU8825_HPR_MUTE\t(1 << 12)\n#define NAU8825_HPL_VOL_SFT\t6\n#define NAU8825_HPL_VOL_MASK\t(0x3f << NAU8825_HPL_VOL_SFT)\n#define NAU8825_HPR_VOL_SFT\t0\n#define NAU8825_HPR_VOL_MASK\t(0x3f << NAU8825_HPR_VOL_SFT)\n#define NAU8825_HP_VOL_MIN\t0x36\n\n \n#define NAU8825_DACL_CH_SEL_SFT\t9\n#define NAU8825_DACL_CH_SEL_MASK (0x1 << NAU8825_DACL_CH_SEL_SFT)\n#define NAU8825_DACL_CH_SEL_L    (0x0 << NAU8825_DACL_CH_SEL_SFT)\n#define NAU8825_DACL_CH_SEL_R    (0x1 << NAU8825_DACL_CH_SEL_SFT)\n#define NAU8825_DACL_CH_VOL_MASK\t0xff\n\n \n#define NAU8825_DACR_CH_SEL_SFT\t9\n#define NAU8825_DACR_CH_SEL_MASK (0x1 << NAU8825_DACR_CH_SEL_SFT)\n#define NAU8825_DACR_CH_SEL_L    (0x0 << NAU8825_DACR_CH_SEL_SFT)\n#define NAU8825_DACR_CH_SEL_R    (0x1 << NAU8825_DACR_CH_SEL_SFT)\n#define NAU8825_DACR_CH_VOL_MASK\t0xff\n\n \n#define NAU8825_IMM_THD_SFT\t\t8\n#define NAU8825_IMM_THD_MASK\t\t(0x3f << NAU8825_IMM_THD_SFT)\n#define NAU8825_IMM_GEN_VOL_SFT\t6\n#define NAU8825_IMM_GEN_VOL_MASK\t(0x3 << NAU8825_IMM_GEN_VOL_SFT)\n#define NAU8825_IMM_GEN_VOL_1_2nd\t(0x0 << NAU8825_IMM_GEN_VOL_SFT)\n#define NAU8825_IMM_GEN_VOL_1_4th\t(0x1 << NAU8825_IMM_GEN_VOL_SFT)\n#define NAU8825_IMM_GEN_VOL_1_8th\t(0x2 << NAU8825_IMM_GEN_VOL_SFT)\n#define NAU8825_IMM_GEN_VOL_1_16th\t(0x3 << NAU8825_IMM_GEN_VOL_SFT)\n\n#define NAU8825_IMM_CYC_SFT\t\t4\n#define NAU8825_IMM_CYC_MASK\t\t(0x3 << NAU8825_IMM_CYC_SFT)\n#define NAU8825_IMM_CYC_1024\t\t(0x0 << NAU8825_IMM_CYC_SFT)\n#define NAU8825_IMM_CYC_2048\t\t(0x1 << NAU8825_IMM_CYC_SFT)\n#define NAU8825_IMM_CYC_4096\t\t(0x2 << NAU8825_IMM_CYC_SFT)\n#define NAU8825_IMM_CYC_8192\t\t(0x3 << NAU8825_IMM_CYC_SFT)\n#define NAU8825_IMM_EN\t\t\t(1 << 3)\n#define NAU8825_IMM_DAC_SRC_MASK\t0x7\n#define NAU8825_IMM_DAC_SRC_BIQ\t0x0\n#define NAU8825_IMM_DAC_SRC_DRC\t0x1\n#define NAU8825_IMM_DAC_SRC_MIX\t0x2\n#define NAU8825_IMM_DAC_SRC_SIN\t0x3\n\n \n#define NAU8825_CLASSG_TIMER_SFT\t8\n#define NAU8825_CLASSG_TIMER_MASK\t(0x3f << NAU8825_CLASSG_TIMER_SFT)\n#define NAU8825_CLASSG_TIMER_1ms\t(0x1 << NAU8825_CLASSG_TIMER_SFT)\n#define NAU8825_CLASSG_TIMER_2ms\t(0x2 << NAU8825_CLASSG_TIMER_SFT)\n#define NAU8825_CLASSG_TIMER_8ms\t(0x4 << NAU8825_CLASSG_TIMER_SFT)\n#define NAU8825_CLASSG_TIMER_16ms\t(0x8 << NAU8825_CLASSG_TIMER_SFT)\n#define NAU8825_CLASSG_TIMER_32ms\t(0x10 << NAU8825_CLASSG_TIMER_SFT)\n#define NAU8825_CLASSG_TIMER_64ms\t(0x20 << NAU8825_CLASSG_TIMER_SFT)\n#define NAU8825_CLASSG_LDAC_EN\t\t(0x1 << 2)\n#define NAU8825_CLASSG_RDAC_EN\t\t(0x1 << 1)\n#define NAU8825_CLASSG_EN\t\t(1 << 0)\n\n \n#define NAU8825_GPIO2JD1\t(1 << 7)\n#define NAU8825_SOFTWARE_ID_MASK\t0x3\n#define NAU8825_SOFTWARE_ID_NAU8825\t0x0\n#define NAU8825_SOFTWARE_ID_NAU8825C\t0x1\n\n \n#define NAU8825_BIAS_HPR_IMP\t\t(1 << 15)\n#define NAU8825_BIAS_HPL_IMP\t\t(1 << 14)\n#define NAU8825_BIAS_TESTDAC_SFT\t8\n#define NAU8825_BIAS_TESTDAC_EN\t(0x3 << NAU8825_BIAS_TESTDAC_SFT)\n#define NAU8825_BIAS_TESTDACR_EN\t(0x2 << NAU8825_BIAS_TESTDAC_SFT)\n#define NAU8825_BIAS_TESTDACL_EN\t(0x1 << NAU8825_BIAS_TESTDAC_SFT)\n#define NAU8825_BIAS_VMID\t(1 << 6)\n#define NAU8825_BIAS_VMID_SEL_SFT\t4\n#define NAU8825_BIAS_VMID_SEL_MASK\t(3 << NAU8825_BIAS_VMID_SEL_SFT)\n\n \n#define NAU8825_TESTDACIN_SFT\t\t14\n#define NAU8825_TESTDACIN_MASK\t\t(0x3 << NAU8825_TESTDACIN_SFT)\n#define NAU8825_TESTDACIN_HIGH\t\t(1 << NAU8825_TESTDACIN_SFT)\n#define NAU8825_TESTDACIN_LOW\t\t(2 << NAU8825_TESTDACIN_SFT)\n#define NAU8825_TESTDACIN_GND\t\t(3 << NAU8825_TESTDACIN_SFT)\n\n \n#define NAU8825_HP_NON_CLASSG_CURRENT_2xADJ (1 << 12)\n#define NAU8825_DAC_CAPACITOR_MSB (1 << 1)\n#define NAU8825_DAC_CAPACITOR_LSB (1 << 0)\n\n \n#define NAU8825_ADC_VREFSEL_MASK\t(0x3 << 8)\n#define NAU8825_ADC_VREFSEL_ANALOG\t(0 << 8)\n#define NAU8825_ADC_VREFSEL_VMID\t(1 << 8)\n#define NAU8825_ADC_VREFSEL_VMID_PLUS_0_5DB\t(2 << 8)\n#define NAU8825_ADC_VREFSEL_VMID_PLUS_1DB\t(3 << 8)\n#define NAU8825_POWERUP_ADCL\t(1 << 6)\n\n \n#define NAU8825_RDAC_FS_BCLK_ENB\t(1 << 15)\n#define NAU8825_RDAC_EN_SFT\t\t12\n#define NAU8825_RDAC_EN\t\t(0x3 << NAU8825_RDAC_EN_SFT)\n#define NAU8825_RDAC_CLK_EN_SFT\t8\n#define NAU8825_RDAC_CLK_EN\t\t(0x3 << NAU8825_RDAC_CLK_EN_SFT)\n#define NAU8825_RDAC_CLK_DELAY_SFT\t4\n#define NAU8825_RDAC_CLK_DELAY_MASK\t(0x7 << NAU8825_RDAC_CLK_DELAY_SFT)\n#define NAU8825_RDAC_VREF_SFT\t2\n#define NAU8825_RDAC_VREF_MASK\t(0x3 << NAU8825_RDAC_VREF_SFT)\n\n \n#define NAU8825_MICBIAS_JKSLV\t(1 << 14)\n#define NAU8825_MICBIAS_JKR2\t(1 << 12)\n#define NAU8825_MICBIAS_LOWNOISE_SFT\t10\n#define NAU8825_MICBIAS_LOWNOISE_MASK\t(0x1 << NAU8825_MICBIAS_LOWNOISE_SFT)\n#define NAU8825_MICBIAS_LOWNOISE_EN\t(0x1 << NAU8825_MICBIAS_LOWNOISE_SFT)\n#define NAU8825_MICBIAS_POWERUP_SFT\t8\n#define NAU8825_MICBIAS_VOLTAGE_SFT\t0\n#define NAU8825_MICBIAS_VOLTAGE_MASK\t0x7\n\n \n#define NAU8825_PRECHARGE_DIS\t(1 << 13)\n#define NAU8825_GLOBAL_BIAS_EN\t(1 << 12)\n#define NAU8825_DISCHRG_EN\t(1 << 11)\n#define NAU8825_HP_BOOST_DIS\t\t(1 << 9)\n#define NAU8825_HP_BOOST_G_DIS\t(1 << 8)\n#define NAU8825_SHORT_SHUTDOWN_EN\t(1 << 6)\n\n \n#define NAU8825_ACDC_CTRL_SFT\t\t14\n#define NAU8825_ACDC_CTRL_MASK\t\t(0x3 << NAU8825_ACDC_CTRL_SFT)\n#define NAU8825_ACDC_VREF_MICP\t\t(0x1 << NAU8825_ACDC_CTRL_SFT)\n#define NAU8825_ACDC_VREF_MICN\t\t(0x2 << NAU8825_ACDC_CTRL_SFT)\n\n \n#define NAU8825_POWERUP_INTEGR_R\t(1 << 5)\n#define NAU8825_POWERUP_INTEGR_L\t(1 << 4)\n#define NAU8825_POWERUP_DRV_IN_R\t(1 << 3)\n#define NAU8825_POWERUP_DRV_IN_L\t(1 << 2)\n#define NAU8825_POWERUP_HP_DRV_R\t(1 << 1)\n#define NAU8825_POWERUP_HP_DRV_L\t(1 << 0)\n\n \n#define NAU8825_ADCOUT_DS_SFT\t12\n#define NAU8825_ADCOUT_DS_MASK\t(1 << NAU8825_ADCOUT_DS_SFT)\n#define NAU8825_JAMNODCLOW\t(1 << 10)\n#define NAU8825_POWER_DOWN_DACR\t(1 << 9)\n#define NAU8825_POWER_DOWN_DACL\t(1 << 8)\n#define NAU8825_CHANRGE_PUMP_EN\t(1 << 5)\n\n\n \nenum {\n\tNAU8825_CLK_DIS = 0,\n\tNAU8825_CLK_MCLK,\n\tNAU8825_CLK_INTERNAL,\n\tNAU8825_CLK_FLL_MCLK,\n\tNAU8825_CLK_FLL_BLK,\n\tNAU8825_CLK_FLL_FS,\n};\n\n \nenum {\n\tNAU8825_XTALK_PREPARE = 0,\n\tNAU8825_XTALK_HPR_R2L,\n\tNAU8825_XTALK_HPL_R2L,\n\tNAU8825_XTALK_IMM,\n\tNAU8825_XTALK_DONE,\n};\n\nstruct nau8825 {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n\tstruct snd_soc_dapm_context *dapm;\n\tstruct snd_soc_jack *jack;\n\tstruct clk *mclk;\n\tstruct work_struct xtalk_work;\n\tstruct semaphore xtalk_sem;\n\tint sw_id;\n\tint irq;\n\tint mclk_freq;  \n\tint button_pressed;\n\tint micbias_voltage;\n\tint vref_impedance;\n\tbool jkdet_enable;\n\tbool jkdet_pull_enable;\n\tbool jkdet_pull_up;\n\tint jkdet_polarity;\n\tint sar_threshold_num;\n\tint sar_threshold[8];\n\tint sar_hysteresis;\n\tint sar_voltage;\n\tint sar_compare_time;\n\tint sar_sampling_time;\n\tint key_debounce;\n\tint jack_insert_debounce;\n\tint jack_eject_debounce;\n\tint high_imped;\n\tint xtalk_state;\n\tint xtalk_event;\n\tint xtalk_event_mask;\n\tbool xtalk_protect;\n\tint imp_rms[NAU8825_XTALK_IMM];\n\tint xtalk_enable;\n\tbool xtalk_baktab_initialized;  \n\tbool adcout_ds;\n\tint adc_delay;\n};\n\nint nau8825_enable_jack_detect(struct snd_soc_component *component,\n\t\t\t\tstruct snd_soc_jack *jack);\n\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}