2023-05-15T10:14:43 ===> "X:/PROJECTS/ENGINEERING/PROJECTSCIENCE/HW_PCB/CADENCE/allegro/pstchip.dat"
2023-05-15T10:14:43 ===> "X:/PROJECTS/ENGINEERING/PROJECTSCIENCE/HW_PCB/CADENCE/allegro/pstxnet.dat"
2023-05-15T10:14:43 ===> "X:/PROJECTS/ENGINEERING/PROJECTSCIENCE/HW_PCB/CADENCE/allegro/pstxprt.dat"
2023-05-15T10:14:43 ===> "X:/PROJECTS/ENGINEERING/PROJECTSCIENCE/HW_PCB/CADENCE/allegro/pstdmlmodels.dat"
2023-05-15T10:16:05 ===> "./pstchip.dat"
2023-05-15T10:16:05 ===> "./pstxnet.dat"
2023-05-15T10:16:05 ===> "./pstxprt.dat"
2023-05-15T10:16:05 ===> "./pstdmlmodels.dat"
2023-05-15T10:16:36 ===> "./pstchip.dat"
2023-05-15T10:16:36 ===> "./pstxnet.dat"
2023-05-15T10:16:36 ===> "./pstxprt.dat"
2023-05-15T10:16:36 ===> "./pstdmlmodels.dat"
