# Loading project Newton
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# 30 compiles, 0 failed with no errors.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v failed with 1 errors.
# Compile of testbench_newton.v was successful.
# 32 compiles, 1 failed with 1 error.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v failed with 1 errors.
# Compile of testbench_newton.v was successful.
# 32 compiles, 1 failed with 1 error.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# 32 compiles, 0 failed with no errors.
vsim work.testbench_newton
# vsim work.testbench_newton 
# Start time: 01:28:04 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
# ** Fatal: (vsim-3365) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(33): Too many port connections. Expected 5, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v
# FATAL ERROR while loading design
# Error loading design
# End time: 01:28:05 on May 06,2016, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 01:30:12 on May 06,2016
# Loading work.testbench
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
vsim work.testbench_newton
# End time: 01:30:31 on May 06,2016, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# vsim work.testbench_newton 
# Start time: 01:30:31 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
# ** Fatal: (vsim-3365) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(33): Too many port connections. Expected 5, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v
# FATAL ERROR while loading design
# Error loading design
# End time: 01:30:31 on May 06,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# 32 compiles, 0 failed with no errors.
vsim work.testbench_newton
# vsim work.testbench_newton 
# Start time: 01:32:09 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
# ** Fatal: (vsim-3365) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(33): Too many port connections. Expected 5, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v
# FATAL ERROR while loading design
# Error loading design
# End time: 01:32:09 on May 06,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Load canceled
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# 32 compiles, 0 failed with no errors.
vsim work.testbench_newton
# vsim work.testbench_newton 
# Start time: 01:34:32 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
run 10us
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "/home/aaron/verilog/Online_ver_two/Newton/src_newton/x_zero_value.txt" for reading.
# No such file or directory. (errno = ENOENT)    : /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(22)
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "/home/aaron/verilog/Online_ver_two/Newton/src_newton//b_value.txt" for reading.
# No such file or directory. (errno = ENOENT)    : /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(24)
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(29): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(30): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 10 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 10 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 30 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 30 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 50 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 50 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 70 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 70 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 90 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 90 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9010 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9030 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9050 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9070 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9090 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9110 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9130 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9150 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9170 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9190 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9210 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9230 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9250 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9270 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9290 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9310 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9330 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9350 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9370 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9390 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9410 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9430 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9450 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9470 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9490 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9510 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9530 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9550 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9570 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9590 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9610 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9630 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9650 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9670 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9690 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9710 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9730 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9750 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9770 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9790 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9810 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9830 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9850 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9870 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9890 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9910 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9930 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9950 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9970 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(43): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9990 ns  Iteration: 1  Instance: /testbench_newton
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/testbench_newton.v(44): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9990 ns  Iteration: 1  Instance: /testbench_newton
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# 32 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# 32 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
add wave -position end  sim:/testbench_newton/newton/counter
restart
run 10s
# Invalid time value: 10s
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# 32 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# 33 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(90): Instantiation of 'ram_dp_ar_aw' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_add File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/Newton/work
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# No Design Loaded!

restart
# No Design Loaded!

vsim work.testbench_newton
# vsim work.testbench_newton 
# Start time: 01:34:32 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.on_line_adder_block
# Loading work.full_adder
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(33): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_add File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# End time: 03:26:32 on May 06,2016, Elapsed time: 1:52:00
# Errors: 1004, Warnings: 3
# vsim work.testbench_newton 
# Start time: 03:26:32 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.on_line_adder_block
# Loading work.full_adder
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(33): [PCDPC] - Port size (2) does not match connection size (1) for port 'data_out'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_add File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# End time: 03:27:16 on May 06,2016, Elapsed time: 0:00:44
# Errors: 0, Warnings: 1
# vsim work.testbench_newton 
# Start time: 03:27:16 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.on_line_adder_block
# Loading work.full_adder
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_one
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(78): [PCDPC] - Port size (2) does not match connection size (1) for port 'z'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_add/add_ver_two.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/add_one File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_add/add_ver_two.v
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_newton/newton/add_one_op_one'. 
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(78): [PCDPC] - Port size (2) does not match connection size (1) for port 'z'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_add/add_ver_two.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/add_one File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_add/add_ver_two.v
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/sum_one
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
run 10u
# Invalid time value: 10u
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
run 10us
add wave -position end  sim:/testbench_newton/newton/add_one/unrolling
add wave -position end  sim:/testbench_newton/newton/add_one/online_delay
add wave -position end  sim:/testbench_newton/newton/add_one/IDLE
add wave -position end  sim:/testbench_newton/newton/add_one/COMP
add wave -position end  sim:/testbench_newton/newton/add_one/REST
add wave -position end  sim:/testbench_newton/newton/add_one/x_in
add wave -position end  sim:/testbench_newton/newton/add_one/y_in
add wave -position end  sim:/testbench_newton/newton/add_one/clk
add wave -position end  sim:/testbench_newton/newton/add_one/asyn_reset
add wave -position end  sim:/testbench_newton/newton/add_one/enable
add wave -position end  sim:/testbench_newton/newton/add_one/z
add wave -position end  sim:/testbench_newton/newton/add_one/STATE
add wave -position end  sim:/testbench_newton/newton/add_one/x_plus
add wave -position end  sim:/testbench_newton/newton/add_one/x_minus
add wave -position end  sim:/testbench_newton/newton/add_one/y_plus
add wave -position end  sim:/testbench_newton/newton/add_one/y_minus
add wave -position end  sim:/testbench_newton/newton/add_one/x_minus_tmp
add wave -position end  sim:/testbench_newton/newton/add_one/g_in
add wave -position end  sim:/testbench_newton/newton/add_one/g_out
add wave -position end  sim:/testbench_newton/newton/add_one/g_in_tmp
add wave -position end  sim:/testbench_newton/newton/add_one/g_out_tmp
add wave -position end  sim:/testbench_newton/newton/add_one/t_tmp
add wave -position end  sim:/testbench_newton/newton/add_one/w_out
add wave -position end  sim:/testbench_newton/newton/add_one/x_plus_reg
add wave -position end  sim:/testbench_newton/newton/add_one/x_minus_reg
add wave -position end  sim:/testbench_newton/newton/add_one/y_plus_reg
add wave -position end  sim:/testbench_newton/newton/add_one/y_minus_reg
add wave -position end  sim:/testbench_newton/newton/add_one/counter
add wave -position end  sim:/testbench_newton/newton/add_one/accum
add wave -position end  sim:/testbench_newton/newton/add_one/rest_cycle
add wave -position end  sim:/testbench_newton/newton/add_one/enable_all
add wave -position end  sim:/testbench_newton/newton/add_one/h
add wave -position end  sim:/testbench_newton/newton/add_one/t
add wave -position end  sim:/testbench_newton/newton/add_one/w_in
restart
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(79): Instantiation of 'add_ver_two' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/Newton/work
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
retart
# invalid command name "retart"
restart
# No Design Loaded!

vsim work.testbench_newton
# vsim work.testbench_newton 
# Start time: 03:27:16 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v failed with 3 errors.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 1 failed with 3 errors.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# End time: 08:00:44 on May 06,2016, Elapsed time: 4:33:28
# Errors: 3, Warnings: 2
# vsim work.testbench_newton 
# Start time: 08:00:44 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(104): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_div_one File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(104): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_div_one File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# End time: 08:01:36 on May 06,2016, Elapsed time: 0:00:52
# Errors: 0, Warnings: 2
# vsim work.testbench_newton 
# Start time: 08:01:37 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# ** Error (suppressible): (vsim-10000) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(116): Unresolved defparam reference to 'DATA_WIDTH' in div_one.DATA_WIDTH.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v
# Error loading design
# End time: 08:01:37 on May 06,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# vsim work.testbench_newton 
# Start time: 08:02:17 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
add wave -position end  sim:/testbench_newton/newton/div_one/unrolling
add wave -position end  sim:/testbench_newton/newton/div_one/online_delay
add wave -position end  sim:/testbench_newton/newton/div_one/ADDR_WIDTH
add wave -position end  sim:/testbench_newton/newton/div_one/UPPER_WIDTH
add wave -position end  sim:/testbench_newton/newton/div_one/x_value
add wave -position end  sim:/testbench_newton/newton/div_one/d_value
add wave -position end  sim:/testbench_newton/newton/div_one/clk
add wave -position end  sim:/testbench_newton/newton/div_one/asyn_reset
add wave -position end  sim:/testbench_newton/newton/div_one/enable_all
add wave -position end  sim:/testbench_newton/newton/div_one/q_value
add wave -position end  sim:/testbench_newton/newton/div_one/x_value_comp
add wave -position end  sim:/testbench_newton/newton/div_one/d_value_comp
add wave -position end  sim:/testbench_newton/newton/div_one/refresh
add wave -position end  sim:/testbench_newton/newton/div_one/counter
add wave -position end  sim:/testbench_newton/newton/div_one/shift_cnt
add wave -position end  sim:/testbench_newton/newton/div_one/enable
add wave -position end  sim:/testbench_newton/newton/div_one/d_plus_vec
add wave -position end  sim:/testbench_newton/newton/div_one/d_minus_vec
add wave -position end  sim:/testbench_newton/newton/div_one/d_plus_sel
add wave -position end  sim:/testbench_newton/newton/div_one/d_minus_sel
add wave -position end  sim:/testbench_newton/newton/div_one/q_plus_vec
add wave -position end  sim:/testbench_newton/newton/div_one/q_minus_vec
add wave -position end  sim:/testbench_newton/newton/div_one/q_plus_sel
add wave -position end  sim:/testbench_newton/newton/div_one/q_minus_sel
add wave -position end  sim:/testbench_newton/newton/div_one/v_plus_frac
add wave -position end  sim:/testbench_newton/newton/div_one/v_minus_frac
add wave -position end  sim:/testbench_newton/newton/div_one/w_plus_frac
add wave -position end  sim:/testbench_newton/newton/div_one/w_minus_frac
add wave -position end  sim:/testbench_newton/newton/div_one/tmp_plus
add wave -position end  sim:/testbench_newton/newton/div_one/tmp_minus
add wave -position end  sim:/testbench_newton/newton/div_one/v_plus_int
add wave -position end  sim:/testbench_newton/newton/div_one/v_minus_int
add wave -position end  sim:/testbench_newton/newton/div_one/w_plus_int
add wave -position end  sim:/testbench_newton/newton/div_one/w_minus_int
add wave -position end  sim:/testbench_newton/newton/div_one/wr_addr
add wave -position end  sim:/testbench_newton/newton/div_one/rd_addr
add wave -position end  sim:/testbench_newton/newton/div_one/q_value_comp
add wave -position end  sim:/testbench_newton/newton/div_one/shift_to_int_plus
add wave -position end  sim:/testbench_newton/newton/div_one/shift_to_int_minus
add wave -position end  sim:/testbench_newton/newton/div_one/comp_frac
add wave -position end  sim:/testbench_newton/newton/div_one/x_delay
add wave -position end  sim:/testbench_newton/newton/div_one/add_enable
add wave -position end  sim:/testbench_newton/newton/div_one/res_enable
restart
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# End time: 11:17:41 on May 06,2016, Elapsed time: 3:15:24
# Errors: 0, Warnings: 0
# vsim work.testbench_newton 
# Start time: 11:17:41 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
add wave -position end  sim:/testbench_newton/clk
add wave -position end  sim:/testbench_newton/asyn_reset
add wave -position end  sim:/testbench_newton/enable
add wave -position end  sim:/testbench_newton/x_zero
add wave -position end  sim:/testbench_newton/b_value
add wave -position end  sim:/testbench_newton/data_value_file_x_zero
add wave -position end  sim:/testbench_newton/data_value_file_b
add wave -position end  sim:/testbench_newton/scan_file_x
add wave -position end  sim:/testbench_newton/scan_file_b
add wave -position end  sim:/testbench_newton/control
add wave -position end  sim:/testbench_newton/cnt
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(131): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_add_two File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(131): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_add_two File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# ** Warning: (vsim-3017) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(144): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/add_two File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_add/add_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(144): [PCDPC] - Port size (2) does not match connection size (1) for port 'z'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_add/add_ver_two.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/add_two File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_add/add_ver_two.v
# ** Warning: (vsim-3722) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(144): [TFMPC] - Missing connection for port 'enable'.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
# ** Warning: (vsim-3017) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(145): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/add_two File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_add/add_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(145): [PCDPC] - Port size (2) does not match connection size (1) for port 'z'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_add/add_ver_two.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/add_two File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_add/add_ver_two.v
# ** Warning: (vsim-3722) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(145): [TFMPC] - Missing connection for port 'enable'.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 1ous
# Invalid time value: 1ous
run 10us
vsim work.testbench_newton
# End time: 13:24:57 on May 06,2016, Elapsed time: 2:07:16
# Errors: 1, Warnings: 8
# vsim work.testbench_newton 
# Start time: 13:24:57 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/add_two_op_one
add wave -position end  sim:/testbench_newton/newton/sum_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
add wave -position end  sim:/testbench_newton/newton/enable_add_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_two
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
add wave -position end  sim:/testbench_newton/newton/div_one/unrolling
add wave -position end  sim:/testbench_newton/newton/div_one/online_delay
add wave -position end  sim:/testbench_newton/newton/div_one/ADDR_WIDTH
add wave -position end  sim:/testbench_newton/newton/div_one/UPPER_WIDTH
add wave -position end  sim:/testbench_newton/newton/div_one/x_value
add wave -position end  sim:/testbench_newton/newton/div_one/d_value
add wave -position end  sim:/testbench_newton/newton/div_one/clk
add wave -position end  sim:/testbench_newton/newton/div_one/asyn_reset
add wave -position end  sim:/testbench_newton/newton/div_one/enable_all
add wave -position end  sim:/testbench_newton/newton/div_one/q_value
add wave -position end  sim:/testbench_newton/newton/div_one/x_value_comp
add wave -position end  sim:/testbench_newton/newton/div_one/d_value_comp
add wave -position end  sim:/testbench_newton/newton/div_one/refresh
add wave -position end  sim:/testbench_newton/newton/div_one/counter
add wave -position end  sim:/testbench_newton/newton/div_one/shift_cnt
add wave -position end  sim:/testbench_newton/newton/div_one/enable
add wave -position end  sim:/testbench_newton/newton/div_one/d_plus_vec
add wave -position end  sim:/testbench_newton/newton/div_one/d_minus_vec
add wave -position end  sim:/testbench_newton/newton/div_one/d_plus_sel
add wave -position end  sim:/testbench_newton/newton/div_one/d_minus_sel
add wave -position end  sim:/testbench_newton/newton/div_one/q_plus_vec
add wave -position end  sim:/testbench_newton/newton/div_one/q_minus_vec
add wave -position end  sim:/testbench_newton/newton/div_one/q_plus_sel
add wave -position end  sim:/testbench_newton/newton/div_one/q_minus_sel
add wave -position end  sim:/testbench_newton/newton/div_one/v_plus_frac
add wave -position end  sim:/testbench_newton/newton/div_one/v_minus_frac
add wave -position end  sim:/testbench_newton/newton/div_one/w_plus_frac
add wave -position end  sim:/testbench_newton/newton/div_one/w_minus_frac
add wave -position end  sim:/testbench_newton/newton/div_one/tmp_plus
add wave -position end  sim:/testbench_newton/newton/div_one/tmp_minus
add wave -position end  sim:/testbench_newton/newton/div_one/v_plus_int
add wave -position end  sim:/testbench_newton/newton/div_one/v_minus_int
add wave -position end  sim:/testbench_newton/newton/div_one/w_plus_int
add wave -position end  sim:/testbench_newton/newton/div_one/w_minus_int
add wave -position end  sim:/testbench_newton/newton/div_one/wr_addr
add wave -position end  sim:/testbench_newton/newton/div_one/rd_addr
add wave -position end  sim:/testbench_newton/newton/div_one/q_value_comp
add wave -position end  sim:/testbench_newton/newton/div_one/shift_to_int_plus
add wave -position end  sim:/testbench_newton/newton/div_one/shift_to_int_minus
add wave -position end  sim:/testbench_newton/newton/div_one/comp_frac
add wave -position end  sim:/testbench_newton/newton/div_one/x_delay
add wave -position end  sim:/testbench_newton/newton/div_one/add_enable
add wave -position end  sim:/testbench_newton/newton/div_one/res_enable
restart

run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v failed with 3 errors.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 1 failed with 3 errors.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v failed with 3 errors.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 1 failed with 3 errors.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v failed with 1 errors.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 1 failed with 1 error.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/add_two_op_one
add wave -position end  sim:/testbench_newton/newton/sum_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
add wave -position end  sim:/testbench_newton/newton/enable_add_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_two
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(175): [PCDPC] - Port size (1) does not match connection size (2) for port 'asyn_reset'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_mult/Multiplier_v2.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/mul_two File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_mult/Multiplier_v2.v
# ** Error (suppressible): (vsim-3053) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(175): Illegal output or inout port connection for port 'p_value'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/mul_two File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_mult/Multiplier_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(175): [PCDPC] - Port size (2) does not match connection size (1) for port 'p_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_mult/Multiplier_v2.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/mul_two File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_mult/Multiplier_v2.v
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# vsim work.testbench_newton 
# Start time: 13:24:57 on May 06,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
add wave -position 12  sim:/testbench_newton/newton/product_two
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/add_two_op_one
add wave -position end  sim:/testbench_newton/newton/sum_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
add wave -position end  sim:/testbench_newton/newton/enable_add_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_two
add wave -position end  sim:/testbench_newton/newton/product_two
restart
run 10us
add wave -position 14  sim:/testbench_newton/newton/enable_mul_two_fifo
add wave -position 15  sim:/testbench_newton/newton/enable_mul_two
restart
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v failed with 2 errors.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 1 failed with 2 errors.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v failed with 2 errors.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 1 failed with 2 errors.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(219): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_add_three File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(219): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_add_three File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# End time: 06:41:55 on May 07,2016, Elapsed time: 17:16:58
# Errors: 1, Warnings: 4
# vsim work.testbench_newton 
# Start time: 06:41:55 on May 07,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/add_two_op_one
add wave -position end  sim:/testbench_newton/newton/sum_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
add wave -position end  sim:/testbench_newton/newton/enable_add_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_two
add wave -position end  sim:/testbench_newton/newton/x_one
add wave -position end  sim:/testbench_newton/newton/product_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_two_fifo
add wave -position end  sim:/testbench_newton/newton/add_three_op_two
add wave -position end  sim:/testbench_newton/newton/sum_three
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/enable_add_three_fifo
add wave -position end  sim:/testbench_newton/newton/enable_mul_two
add wave -position end  sim:/testbench_newton/newton/enable_add_three
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# End time: 07:41:10 on May 07,2016, Elapsed time: 0:59:15
# Errors: 0, Warnings: 0
# vsim work.testbench_newton 
# Start time: 07:41:10 on May 07,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/add_two_op_one
add wave -position end  sim:/testbench_newton/newton/sum_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
add wave -position end  sim:/testbench_newton/newton/enable_add_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_two
add wave -position end  sim:/testbench_newton/newton/x_one
add wave -position end  sim:/testbench_newton/newton/product_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_two_fifo
add wave -position end  sim:/testbench_newton/newton/add_three_op_two
add wave -position end  sim:/testbench_newton/newton/sum_three
add wave -position end  sim:/testbench_newton/newton/div_two_op_two
add wave -position end  sim:/testbench_newton/newton/quotient_two
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_div_two
add wave -position end  sim:/testbench_newton/newton/enable_add_three_fifo
add wave -position end  sim:/testbench_newton/newton/enable_mul_two
add wave -position end  sim:/testbench_newton/newton/enable_add_three
add wave -position end  sim:/testbench_newton/newton/enable_div_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_two
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v failed with 1 errors.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 1 failed with 1 error.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# End time: 07:50:42 on May 07,2016, Elapsed time: 0:09:32
# Errors: 0, Warnings: 0
# vsim work.testbench_newton 
# Start time: 07:50:42 on May 07,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/add_two_op_one
add wave -position end  sim:/testbench_newton/newton/sum_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
add wave -position end  sim:/testbench_newton/newton/enable_add_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_two
add wave -position end  sim:/testbench_newton/newton/x_one
add wave -position end  sim:/testbench_newton/newton/product_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_two_fifo
add wave -position end  sim:/testbench_newton/newton/add_three_op_two
add wave -position end  sim:/testbench_newton/newton/sum_three
add wave -position end  sim:/testbench_newton/newton/div_two_op_two
add wave -position end  sim:/testbench_newton/newton/quotient_two
add wave -position end  sim:/testbench_newton/newton/add_four_op_two
add wave -position end  sim:/testbench_newton/newton/sum_four
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_div_two
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_four
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_four
add wave -position end  sim:/testbench_newton/newton/enable_add_three_fifo
add wave -position end  sim:/testbench_newton/newton/enable_mul_two
add wave -position end  sim:/testbench_newton/newton/enable_add_three
add wave -position end  sim:/testbench_newton/newton/enable_div_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_two
add wave -position end  sim:/testbench_newton/newton/enable_add_four_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_four
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# End time: 07:54:03 on May 07,2016, Elapsed time: 0:03:21
# Errors: 0, Warnings: 0
# vsim work.testbench_newton 
# Start time: 07:54:03 on May 07,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/add_two_op_one
add wave -position end  sim:/testbench_newton/newton/sum_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
add wave -position end  sim:/testbench_newton/newton/enable_add_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_two
add wave -position end  sim:/testbench_newton/newton/x_one
add wave -position end  sim:/testbench_newton/newton/product_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_two_fifo
add wave -position end  sim:/testbench_newton/newton/add_three_op_two
add wave -position end  sim:/testbench_newton/newton/sum_three
add wave -position end  sim:/testbench_newton/newton/div_two_op_two
add wave -position end  sim:/testbench_newton/newton/quotient_two
add wave -position end  sim:/testbench_newton/newton/add_four_op_one
add wave -position end  sim:/testbench_newton/newton/sum_four
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_div_two
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_four
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_four
add wave -position end  sim:/testbench_newton/newton/enable_add_three_fifo
add wave -position end  sim:/testbench_newton/newton/enable_mul_two
add wave -position end  sim:/testbench_newton/newton/enable_add_three
add wave -position end  sim:/testbench_newton/newton/enable_div_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_two
add wave -position end  sim:/testbench_newton/newton/enable_add_four_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_four
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# End time: 13:02:21 on May 07,2016, Elapsed time: 5:08:18
# Errors: 0, Warnings: 0
# vsim work.testbench_newton 
# Start time: 13:02:21 on May 07,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(345): [PCDPC] - Port size (2) does not match connection size (1) for port 'x_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_mult/Multiplier_v2.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/mul_three File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_mult/Multiplier_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(345): [PCDPC] - Port size (2) does not match connection size (1) for port 'y_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_mult/Multiplier_v2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/mul_three File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_mult/Multiplier_v2.v
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# End time: 13:03:04 on May 07,2016, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# vsim work.testbench_newton 
# Start time: 13:03:04 on May 07,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/add_two_op_one
add wave -position end  sim:/testbench_newton/newton/sum_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
add wave -position end  sim:/testbench_newton/newton/enable_add_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_two
add wave -position end  sim:/testbench_newton/newton/x_one
add wave -position end  sim:/testbench_newton/newton/product_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_two_fifo
add wave -position end  sim:/testbench_newton/newton/add_three_op_two
add wave -position end  sim:/testbench_newton/newton/sum_three
add wave -position end  sim:/testbench_newton/newton/div_two_op_two
add wave -position end  sim:/testbench_newton/newton/quotient_two
add wave -position end  sim:/testbench_newton/newton/add_four_op_one
add wave -position end  sim:/testbench_newton/newton/sum_four
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_div_two
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_four
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_four
add wave -position end  sim:/testbench_newton/newton/enable_add_three_fifo
add wave -position end  sim:/testbench_newton/newton/enable_mul_two
add wave -position end  sim:/testbench_newton/newton/enable_add_three
add wave -position end  sim:/testbench_newton/newton/enable_div_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_two
add wave -position end  sim:/testbench_newton/newton/enable_add_four_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_four
add wave -position end  sim:/testbench_newton/newton/x_three
add wave -position end  sim:/testbench_newton/newton/product_three
add wave -position end  sim:/testbench_newton/newton/enable_mul_three_fifo
add wave -position end  sim:/testbench_newton/newton/add_five_op_two
add wave -position end  sim:/testbench_newton/newton/sum_five
add wave -position end  sim:/testbench_newton/newton/div_three_op_two
add wave -position end  sim:/testbench_newton/newton/quotient_three
add wave -position end  sim:/testbench_newton/newton/add_six_op_one
add wave -position end  sim:/testbench_newton/newton/sum_six
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_five
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_five
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div_three
add wave -position end  sim:/testbench_newton/newton/full_fifo_div_three
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_six
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_six
add wave -position end  sim:/testbench_newton/newton/enable_add_five_fifo
add wave -position end  sim:/testbench_newton/newton/enable_mul_three
add wave -position end  sim:/testbench_newton/newton/enable_add_five
add wave -position end  sim:/testbench_newton/newton/enable_div_three_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_three
add wave -position end  sim:/testbench_newton/newton/enable_add_six_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_six
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(354): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_add_five File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(369): [PCDPC] - Port size (2) does not match connection size (1) for port 'x_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_add/add_ver_two.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/add_five File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_add/add_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(379): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_div_three File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(379): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_div_three File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(354): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_add_five File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(354): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_add_five File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(379): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_div_three File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(379): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_div_three File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_newton/newton/add_five_op_two'. 
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(354): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_add_five File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(354): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_add_five File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(379): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_div_three File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(379): [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/FIFO_div_three File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/FIFO.v
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(394): [PCDPC] - Port size (2) does not match connection size (1) for port 'd_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_div/Divider_v2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/div_three File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_div/Divider_v2.v
run 10us
vsim work.testbench_newton
# End time: 13:52:10 on May 07,2016, Elapsed time: 0:49:06
# Errors: 1, Warnings: 13
# vsim work.testbench_newton 
# Start time: 13:52:10 on May 07,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_newton/Newton.v(394): [PCDPC] - Port size (2) does not match connection size (1) for port 'd_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_div/Divider_v2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_newton/newton/div_three File: /home/aaron/verilog/Online_ver_two/Newton/src_newton/src_div/Divider_v2.v
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
vsim work.testbench_newton
# End time: 13:53:38 on May 07,2016, Elapsed time: 0:01:28
# Errors: 0, Warnings: 1
# vsim work.testbench_newton 
# Start time: 13:53:38 on May 07,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/add_two_op_one
add wave -position end  sim:/testbench_newton/newton/sum_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
add wave -position end  sim:/testbench_newton/newton/enable_add_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_two
add wave -position end  sim:/testbench_newton/newton/x_one
add wave -position end  sim:/testbench_newton/newton/product_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_two_fifo
add wave -position end  sim:/testbench_newton/newton/add_three_op_two
add wave -position end  sim:/testbench_newton/newton/sum_three
add wave -position end  sim:/testbench_newton/newton/div_two_op_two
add wave -position end  sim:/testbench_newton/newton/quotient_two
add wave -position end  sim:/testbench_newton/newton/add_four_op_one
add wave -position end  sim:/testbench_newton/newton/sum_four
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_div_two
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_four
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_four
add wave -position end  sim:/testbench_newton/newton/enable_add_three_fifo
add wave -position end  sim:/testbench_newton/newton/enable_mul_two
add wave -position end  sim:/testbench_newton/newton/enable_add_three
add wave -position end  sim:/testbench_newton/newton/enable_div_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_two
add wave -position end  sim:/testbench_newton/newton/enable_add_four_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_four
add wave -position end  sim:/testbench_newton/newton/x_three
add wave -position end  sim:/testbench_newton/newton/product_three
add wave -position end  sim:/testbench_newton/newton/enable_mul_three_fifo
add wave -position end  sim:/testbench_newton/newton/add_five_op_one
add wave -position end  sim:/testbench_newton/newton/sum_five
add wave -position end  sim:/testbench_newton/newton/div_three_op_two
add wave -position end  sim:/testbench_newton/newton/quotient_three
add wave -position end  sim:/testbench_newton/newton/add_six_op_one
add wave -position end  sim:/testbench_newton/newton/sum_six
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_five
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_five
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div_three
add wave -position end  sim:/testbench_newton/newton/full_fifo_div_three
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_six
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_six
add wave -position end  sim:/testbench_newton/newton/enable_add_five_fifo
add wave -position end  sim:/testbench_newton/newton/enable_mul_three
add wave -position end  sim:/testbench_newton/newton/enable_add_five
add wave -position end  sim:/testbench_newton/newton/enable_div_three_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_three
add wave -position end  sim:/testbench_newton/newton/enable_add_six_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_six
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_newton/newton/add_five_op_one'. 
vsim work.testbench_newton
# End time: 14:21:47 on May 07,2016, Elapsed time: 0:28:09
# Errors: 1, Warnings: 0
# vsim work.testbench_newton 
# Start time: 14:21:47 on May 07,2016
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
add wave -position end  sim:/testbench_newton/newton/clk
add wave -position end  sim:/testbench_newton/newton/enable
add wave -position end  sim:/testbench_newton/newton/asyn_reset
add wave -position end  sim:/testbench_newton/newton/x_zero
add wave -position end  sim:/testbench_newton/newton/b_value
add wave -position end  sim:/testbench_newton/newton/product_one
add wave -position end  sim:/testbench_newton/newton/add_one_op_two
add wave -position end  sim:/testbench_newton/newton/sum_one
add wave -position end  sim:/testbench_newton/newton/quotient_one
add wave -position end  sim:/testbench_newton/newton/div_one_op_two
add wave -position end  sim:/testbench_newton/newton/add_two_op_one
add wave -position end  sim:/testbench_newton/newton/sum_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_one
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add
add wave -position end  sim:/testbench_newton/newton/full_fifo_add
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div
add wave -position end  sim:/testbench_newton/newton/full_fifo_div
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_two
add wave -position end  sim:/testbench_newton/newton/counter
add wave -position end  sim:/testbench_newton/newton/enable_add_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_one
add wave -position end  sim:/testbench_newton/newton/enable_div_one_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_one
add wave -position end  sim:/testbench_newton/newton/enable_add_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_two
add wave -position end  sim:/testbench_newton/newton/x_one
add wave -position end  sim:/testbench_newton/newton/product_two
add wave -position end  sim:/testbench_newton/newton/enable_mul_two_fifo
add wave -position end  sim:/testbench_newton/newton/add_three_op_two
add wave -position end  sim:/testbench_newton/newton/sum_three
add wave -position end  sim:/testbench_newton/newton/div_two_op_two
add wave -position end  sim:/testbench_newton/newton/quotient_two
add wave -position end  sim:/testbench_newton/newton/add_four_op_one
add wave -position end  sim:/testbench_newton/newton/sum_four
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_three
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div_two
add wave -position end  sim:/testbench_newton/newton/full_fifo_div_two
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_four
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_four
add wave -position end  sim:/testbench_newton/newton/enable_add_three_fifo
add wave -position end  sim:/testbench_newton/newton/enable_mul_two
add wave -position end  sim:/testbench_newton/newton/enable_add_three
add wave -position end  sim:/testbench_newton/newton/enable_div_two_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_two
add wave -position end  sim:/testbench_newton/newton/enable_add_four_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_four
add wave -position end  sim:/testbench_newton/newton/x_three
add wave -position end  sim:/testbench_newton/newton/product_three
add wave -position end  sim:/testbench_newton/newton/enable_mul_three_fifo
add wave -position end  sim:/testbench_newton/newton/add_five_op_two
add wave -position end  sim:/testbench_newton/newton/sum_five
add wave -position end  sim:/testbench_newton/newton/div_three_op_two
add wave -position end  sim:/testbench_newton/newton/quotient_three
add wave -position end  sim:/testbench_newton/newton/add_six_op_one
add wave -position end  sim:/testbench_newton/newton/sum_six
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_five
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_five
add wave -position end  sim:/testbench_newton/newton/empty_fifo_div_three
add wave -position end  sim:/testbench_newton/newton/full_fifo_div_three
add wave -position end  sim:/testbench_newton/newton/empty_fifo_add_six
add wave -position end  sim:/testbench_newton/newton/full_fifo_add_six
add wave -position end  sim:/testbench_newton/newton/enable_add_five_fifo
add wave -position end  sim:/testbench_newton/newton/enable_mul_three
add wave -position end  sim:/testbench_newton/newton/enable_add_five
add wave -position end  sim:/testbench_newton/newton/enable_div_three_fifo
add wave -position end  sim:/testbench_newton/newton/enable_div_three
add wave -position end  sim:/testbench_newton/newton/enable_add_six_fifo
add wave -position end  sim:/testbench_newton/newton/enable_add_six
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v failed with 1 errors.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 1 failed with 1 error.
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block

run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
restart
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block

run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton

# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# Compile of add_ver_two.v was successful.
# Compile of D_flipflop.v was successful.
# Compile of full_adder.v was successful.
# Compile of testbench.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of Divider_v2.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_d_reg.v was successful.
# Compile of generate_q_reg.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_value_logic.v was successful.
# Compile of W_value_logic.v was successful.
# Compile of add_control.v was successful.
# Compile of computation_control_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of Newton.v was successful.
# Compile of testbench_newton.v was successful.
# Compile of FIFO.v was successful.
# Compile of ram_dp_ar_aw.v was successful.
# 34 compiles, 0 failed with no errors.
restart
# Loading work.testbench_newton
# Loading work.Newton
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.syn_fifo
# Loading work.ram_dp_ar_aw
# Loading work.Online_adder_hd
# Loading work.full_adder
# Loading work.D_flipflop
# Loading work.Divider_v2
# Loading work.generate_d_reg
# Loading work.generate_q_reg
# Loading work.SDVM_v2_d
# Loading work.SDVM_v2_q
# Loading work.v_frac_logic
# Loading work.v_int_logic
# Loading work.w_value_logic
# Loading work.on_line_adder_block
run 10us
# End time: 15:31:53 on May 07,2016, Elapsed time: 1:10:06
# Errors: 0, Warnings: 0
