{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 08 00:23:30 2021 " "Info: Processing started: Wed Sep 08 00:23:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off compteur_q9 -c compteur_q9 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off compteur_q9 -c compteur_q9 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50MHz " "Info: Assuming node \"clk_50MHz\" is an undefined clock" {  } { { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50MHz register count\[7\] register count\[23\] 282.57 MHz 3.539 ns Internal " "Info: Clock \"clk_50MHz\" has Internal fmax of 282.57 MHz between source register \"count\[7\]\" and destination register \"count\[23\]\" (period= 3.539 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.336 ns + Longest register register " "Info: + Longest register to register delay is 3.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[7\] 1 REG LCFF_X34_Y10_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y10_N21; Fanout = 3; REG Node = 'count\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[7] } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.398 ns) 1.127 ns LessThan0~0 2 COMB LCCOMB_X35_Y10_N26 1 " "Info: 2: + IC(0.729 ns) + CELL(0.398 ns) = 1.127 ns; Loc. = LCCOMB_X35_Y10_N26; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { count[7] LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 1.770 ns LessThan0~3 3 COMB LCCOMB_X35_Y10_N0 1 " "Info: 3: + IC(0.250 ns) + CELL(0.393 ns) = 1.770 ns; Loc. = LCCOMB_X35_Y10_N0; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { LessThan0~0 LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.166 ns LessThan0~7 4 COMB LCCOMB_X35_Y10_N16 27 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 2.166 ns; Loc. = LCCOMB_X35_Y10_N16; Fanout = 27; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { LessThan0~3 LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.510 ns) 3.336 ns count\[23\] 5 REG LCFF_X34_Y9_N21 3 " "Info: 5: + IC(0.660 ns) + CELL(0.510 ns) = 3.336 ns; Loc. = LCFF_X34_Y9_N21; Fanout = 3; REG Node = 'count\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { LessThan0~7 count[23] } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.451 ns ( 43.50 % ) " "Info: Total cell delay = 1.451 ns ( 43.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.885 ns ( 56.50 % ) " "Info: Total interconnect delay = 1.885 ns ( 56.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { count[7] LessThan0~0 LessThan0~3 LessThan0~7 count[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { count[7] {} LessThan0~0 {} LessThan0~3 {} LessThan0~7 {} count[23] {} } { 0.000ns 0.729ns 0.250ns 0.246ns 0.660ns } { 0.000ns 0.398ns 0.393ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns - Smallest " "Info: - Smallest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz destination 2.640 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50MHz\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50MHz 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50MHz~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_50MHz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50MHz clk_50MHz~clkctrl } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.537 ns) 2.640 ns count\[23\] 3 REG LCFF_X34_Y9_N21 3 " "Info: 3: + IC(0.986 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X34_Y9_N21; Fanout = 3; REG Node = 'count\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk_50MHz~clkctrl count[23] } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.18 % ) " "Info: Total cell delay = 1.536 ns ( 58.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.104 ns ( 41.82 % ) " "Info: Total interconnect delay = 1.104 ns ( 41.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk_50MHz clk_50MHz~clkctrl count[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk_50MHz {} clk_50MHz~combout {} clk_50MHz~clkctrl {} count[23] {} } { 0.000ns 0.000ns 0.118ns 0.986ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz source 2.629 ns - Longest register " "Info: - Longest clock path from clock \"clk_50MHz\" to source register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50MHz 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50MHz~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_50MHz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50MHz clk_50MHz~clkctrl } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.537 ns) 2.629 ns count\[7\] 3 REG LCFF_X34_Y10_N21 3 " "Info: 3: + IC(0.975 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X34_Y10_N21; Fanout = 3; REG Node = 'count\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk_50MHz~clkctrl count[7] } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.43 % ) " "Info: Total cell delay = 1.536 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 41.57 % ) " "Info: Total interconnect delay = 1.093 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk_50MHz clk_50MHz~clkctrl count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk_50MHz {} clk_50MHz~combout {} clk_50MHz~clkctrl {} count[7] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk_50MHz clk_50MHz~clkctrl count[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk_50MHz {} clk_50MHz~combout {} clk_50MHz~clkctrl {} count[23] {} } { 0.000ns 0.000ns 0.118ns 0.986ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk_50MHz clk_50MHz~clkctrl count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk_50MHz {} clk_50MHz~combout {} clk_50MHz~clkctrl {} count[7] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { count[7] LessThan0~0 LessThan0~3 LessThan0~7 count[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { count[7] {} LessThan0~0 {} LessThan0~3 {} LessThan0~7 {} count[23] {} } { 0.000ns 0.729ns 0.250ns 0.246ns 0.660ns } { 0.000ns 0.398ns 0.393ns 0.150ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk_50MHz clk_50MHz~clkctrl count[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk_50MHz {} clk_50MHz~combout {} clk_50MHz~clkctrl {} count[23] {} } { 0.000ns 0.000ns 0.118ns 0.986ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk_50MHz clk_50MHz~clkctrl count[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk_50MHz {} clk_50MHz~combout {} clk_50MHz~clkctrl {} count[7] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50MHz clk_1Hz clk_1Hz_interne 6.956 ns register " "Info: tco from clock \"clk_50MHz\" to destination pin \"clk_1Hz\" through register \"clk_1Hz_interne\" is 6.956 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz source 2.630 ns + Longest register " "Info: + Longest clock path from clock \"clk_50MHz\" to source register is 2.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50MHz 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50MHz~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_50MHz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50MHz clk_50MHz~clkctrl } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.537 ns) 2.630 ns clk_1Hz_interne 3 REG LCFF_X35_Y10_N9 2 " "Info: 3: + IC(0.976 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X35_Y10_N9; Fanout = 2; REG Node = 'clk_1Hz_interne'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk_50MHz~clkctrl clk_1Hz_interne } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.40 % ) " "Info: Total cell delay = 1.536 ns ( 58.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 41.60 % ) " "Info: Total interconnect delay = 1.094 ns ( 41.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { clk_50MHz clk_50MHz~clkctrl clk_1Hz_interne } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { clk_50MHz {} clk_50MHz~combout {} clk_50MHz~clkctrl {} clk_1Hz_interne {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.076 ns + Longest register pin " "Info: + Longest register to pin delay is 4.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_1Hz_interne 1 REG LCFF_X35_Y10_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y10_N9; Fanout = 2; REG Node = 'clk_1Hz_interne'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1Hz_interne } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(2.788 ns) 4.076 ns clk_1Hz 2 PIN PIN_AE15 0 " "Info: 2: + IC(1.288 ns) + CELL(2.788 ns) = 4.076 ns; Loc. = PIN_AE15; Fanout = 0; PIN Node = 'clk_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clk_1Hz_interne clk_1Hz } "NODE_NAME" } } { "divFreq_q9.vhd" "" { Text "C:/Users/class/Desktop/M2/TP_M2_SEWODA/compteur_simple/divFreq_q9.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 68.40 % ) " "Info: Total cell delay = 2.788 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.288 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.288 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clk_1Hz_interne clk_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clk_1Hz_interne {} clk_1Hz {} } { 0.000ns 1.288ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { clk_50MHz clk_50MHz~clkctrl clk_1Hz_interne } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { clk_50MHz {} clk_50MHz~combout {} clk_50MHz~clkctrl {} clk_1Hz_interne {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { clk_1Hz_interne clk_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.076 ns" { clk_1Hz_interne {} clk_1Hz {} } { 0.000ns 1.288ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 08 00:23:31 2021 " "Info: Processing ended: Wed Sep 08 00:23:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
