{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 10:38:25 2016 " "Info: Processing started: Tue Apr 05 10:38:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testbench -c testbench " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testbench -c testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documenti/politecnico/laboratori/eln sist dig/lab03/add_sub/add_sub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /documenti/politecnico/laboratori/eln sist dig/lab03/add_sub/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_sub-behavior " "Info: Found design unit 1: Add_sub-behavior" {  } { { "../Add_Sub/Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Add_sub " "Info: Found entity 1: Add_sub" {  } { { "../Add_Sub/Add_sub.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/Add_sub.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documenti/politecnico/laboratori/eln sist dig/lab03/add_sub/decoder_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /documenti/politecnico/laboratori/eln sist dig/lab03/add_sub/decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-behavior " "Info: Found design unit 1: decoder_7seg-behavior" {  } { { "../Add_Sub/decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/decoder_7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Info: Found entity 1: decoder_7seg" {  } { { "../Add_Sub/decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/decoder_7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documenti/politecnico/laboratori/eln sist dig/lab03/add_sub/ff_asyncrst_sign1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /documenti/politecnico/laboratori/eln sist dig/lab03/add_sub/ff_asyncrst_sign1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_asyncrst_sign1bit-behavior " "Info: Found design unit 1: ff_asyncrst_sign1bit-behavior" {  } { { "../Add_Sub/ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign1bit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ff_asyncrst_sign1bit " "Info: Found entity 1: ff_asyncrst_sign1bit" {  } { { "../Add_Sub/ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign1bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documenti/politecnico/laboratori/eln sist dig/lab03/add_sub/ff_asyncrst_sign8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /documenti/politecnico/laboratori/eln sist dig/lab03/add_sub/ff_asyncrst_sign8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_asyncrst_sign8bit-behavior " "Info: Found design unit 1: ff_asyncrst_sign8bit-behavior" {  } { { "../Add_Sub/ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ff_asyncrst_sign8bit " "Info: Found entity 1: ff_asyncrst_sign8bit" {  } { { "../Add_Sub/ff_asyncrst_sign8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/ff_asyncrst_sign8bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documenti/politecnico/laboratori/eln sist dig/lab03/add_sub/full_adder_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /documenti/politecnico/laboratori/eln sist dig/lab03/add_sub/full_adder_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_8bit-behavior " "Info: Found design unit 1: full_adder_8bit-behavior" {  } { { "../Add_Sub/full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8bit " "Info: Found entity 1: full_adder_8bit" {  } { { "../Add_Sub/full_adder_8bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_Sub/full_adder_8bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavior " "Info: Found design unit 1: clock-behavior" {  } { { "clock.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_sub \[tb\]/clock.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_sub \[tb\]/clock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-test " "Info: Found design unit 1: testbench-test" {  } { { "testbench.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_sub \[tb\]/testbench.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Info: Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_sub \[tb\]/testbench.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_gen-behavior " "Info: Found design unit 1: data_gen-behavior" {  } { { "data_gen.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_sub \[tb\]/data_gen.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_gen " "Info: Found entity 1: data_gen" {  } { { "data_gen.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_sub \[tb\]/data_gen.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file coder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coder_7seg-behavior " "Info: Found design unit 1: coder_7seg-behavior" {  } { { "coder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_sub \[tb\]/coder_7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 coder_7seg " "Info: Found entity 1: coder_7seg" {  } { { "coder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_sub \[tb\]/coder_7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verif.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file verif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verif-behavior " "Info: Found design unit 1: verif-behavior" {  } { { "verif.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_sub \[tb\]/verif.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 verif " "Info: Found entity 1: verif" {  } { { "verif.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_sub \[tb\]/verif.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "reg1reg2as std_logic testbench.vhd(165) " "Error (10476): VHDL error at testbench.vhd(165): type of identifier \"reg1reg2as\" does not agree with its usage as \"std_logic\" type" {  } { { "testbench.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_sub \[tb\]/testbench.vhd" 165 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "buffer Q testbench.vhd(165) " "Error (10558): VHDL error at testbench.vhd(165): cannot associate formal port \"Q\" of mode \"buffer\" with an expression" {  } { { "testbench.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/Add_sub \[tb\]/testbench.vhd" 165 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Error: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 05 10:38:26 2016 " "Error: Processing ended: Tue Apr 05 10:38:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
