<stg><name>StreamingMaxPool_Pre</name>


<trans_list>

<trans id="304" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="7" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i48* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  %empty_67 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="64">
<![CDATA[
:2  %buf_0_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_0_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="64">
<![CDATA[
:3  %buf_1_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_1_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="64">
<![CDATA[
:4  %buf_2_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_2_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="64">
<![CDATA[
:5  %buf_3_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_3_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="64">
<![CDATA[
:6  %buf_4_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_4_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="64">
<![CDATA[
:7  %buf_5_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_5_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="64">
<![CDATA[
:8  %buf_6_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_6_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="64">
<![CDATA[
:9  %buf_7_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_7_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="64">
<![CDATA[
:10  %buf_8_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_8_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="64">
<![CDATA[
:11  %buf_9_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_9_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="64">
<![CDATA[
:12  %buf_10_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_10_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="64">
<![CDATA[
:13  %buf_11_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_11_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="64">
<![CDATA[
:14  %buf_12_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_12_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="64">
<![CDATA[
:15  %buf_13_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_13_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="64">
<![CDATA[
:16  %buf_14_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_14_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="64">
<![CDATA[
:17  %buf_15_V = alloca [8 x i3], align 1

]]></Node>
<StgValue><ssdm name="buf_15_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %.preheader112.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln145 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln145, label %.preheader111.preheader, label %.preheader112.preheader

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
.preheader112.preheader:0  %zext_ln148 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:1  %buf_0_V_addr = getelementptr [8 x i3]* %buf_0_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_0_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:2  store i3 0, i3* %buf_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:3  %buf_1_V_addr = getelementptr [8 x i3]* %buf_1_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_1_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:4  store i3 0, i3* %buf_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:5  %buf_2_V_addr = getelementptr [8 x i3]* %buf_2_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_2_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:6  store i3 0, i3* %buf_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:7  %buf_3_V_addr = getelementptr [8 x i3]* %buf_3_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_3_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:8  store i3 0, i3* %buf_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:9  %buf_4_V_addr = getelementptr [8 x i3]* %buf_4_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_4_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:10  store i3 0, i3* %buf_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:11  %buf_5_V_addr = getelementptr [8 x i3]* %buf_5_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_5_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:12  store i3 0, i3* %buf_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:13  %buf_6_V_addr = getelementptr [8 x i3]* %buf_6_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_6_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:14  store i3 0, i3* %buf_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:15  %buf_7_V_addr = getelementptr [8 x i3]* %buf_7_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_7_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:16  store i3 0, i3* %buf_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:17  %buf_8_V_addr = getelementptr [8 x i3]* %buf_8_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_8_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:18  store i3 0, i3* %buf_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:19  %buf_9_V_addr = getelementptr [8 x i3]* %buf_9_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_9_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:20  store i3 0, i3* %buf_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:21  %buf_10_V_addr = getelementptr [8 x i3]* %buf_10_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_10_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:22  store i3 0, i3* %buf_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:23  %buf_11_V_addr = getelementptr [8 x i3]* %buf_11_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_11_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:24  store i3 0, i3* %buf_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:25  %buf_12_V_addr = getelementptr [8 x i3]* %buf_12_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_12_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:26  store i3 0, i3* %buf_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:27  %buf_13_V_addr = getelementptr [8 x i3]* %buf_13_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_13_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:28  store i3 0, i3* %buf_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:29  %buf_14_V_addr = getelementptr [8 x i3]* %buf_14_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_14_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:30  store i3 0, i3* %buf_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader112.preheader:31  %buf_15_V_addr = getelementptr [8 x i3]* %buf_15_V, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buf_15_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader112.preheader:32  store i3 0, i3* %buf_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.preheader112.preheader:33  br label %1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader111.preheader:0  br label %.preheader111

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader111:0  %yp_0 = phi i4 [ %yp, %.preheader111.loopexit ], [ 0, %.preheader111.preheader ]

]]></Node>
<StgValue><ssdm name="yp_0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader111:1  %icmp_ln152 = icmp eq i4 %yp_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader111:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader111:3  %yp = add i4 %yp_0, 1

]]></Node>
<StgValue><ssdm name="yp"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader111:4  br i1 %icmp_ln152, label %18, label %.preheader108.preheader

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader108.preheader:0  br label %.preheader108

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln184"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader108:0  %indvar_flatten45 = phi i6 [ %add_ln153, %hls_label_1_end ], [ 0, %.preheader108.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten45"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader108:1  %indvar_flatten = phi i6 [ %select_ln154_1, %hls_label_1_end ], [ 0, %.preheader108.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader108:2  %xp_0 = phi i4 [ %select_ln164, %hls_label_1_end ], [ 0, %.preheader108.preheader ]

]]></Node>
<StgValue><ssdm name="xp_0"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader108:3  %kx_0 = phi i2 [ %kx, %hls_label_1_end ], [ 0, %.preheader108.preheader ]

]]></Node>
<StgValue><ssdm name="kx_0"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader108:4  %icmp_ln153 = icmp eq i6 %indvar_flatten45, -32

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader108:5  %add_ln153 = add i6 %indvar_flatten45, 1

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader108:6  br i1 %icmp_ln153, label %.preheader107.preheader, label %hls_label_1_begin

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1_begin:1  %icmp_ln154 = icmp eq i6 %indvar_flatten, 16

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_1_begin:2  %select_ln154 = select i1 %icmp_ln154, i4 0, i4 %xp_0

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1_begin:3  %xor_ln154 = xor i1 %icmp_ln154, true

]]></Node>
<StgValue><ssdm name="xor_ln154"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_1_begin:4  %icmp_ln156 = icmp eq i2 %kx_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1_begin:5  %and_ln154 = and i1 %icmp_ln156, %xor_ln154

]]></Node>
<StgValue><ssdm name="and_ln154"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1_begin:6  %xp = add i4 1, %select_ln154

]]></Node>
<StgValue><ssdm name="xp"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_1_begin:7  %select_ln164 = select i1 %and_ln154, i4 %xp, i4 %select_ln154

]]></Node>
<StgValue><ssdm name="select_ln164"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4">
<![CDATA[
hls_label_1_begin:8  %zext_ln164 = zext i4 %select_ln164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:13  %buf_0_V_addr_2 = getelementptr [8 x i3]* %buf_0_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3">
<![CDATA[
hls_label_1_begin:14  %buf_0_V_load_1 = load i3* %buf_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_0_V_load_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:1  %buf_1_V_addr_2 = getelementptr [8 x i3]* %buf_1_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.0:2  %buf_1_V_load_1 = load i3* %buf_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_1_V_load_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:1  %buf_2_V_addr_2 = getelementptr [8 x i3]* %buf_2_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.1:2  %buf_2_V_load_1 = load i3* %buf_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_2_V_load_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:1  %buf_3_V_addr_2 = getelementptr [8 x i3]* %buf_3_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_3_V_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.2:2  %buf_3_V_load_1 = load i3* %buf_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_3_V_load_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:1  %buf_4_V_addr_2 = getelementptr [8 x i3]* %buf_4_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_4_V_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.3:2  %buf_4_V_load_1 = load i3* %buf_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_4_V_load_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:1  %buf_5_V_addr_2 = getelementptr [8 x i3]* %buf_5_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_5_V_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.4:2  %buf_5_V_load_1 = load i3* %buf_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_5_V_load_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:1  %buf_6_V_addr_2 = getelementptr [8 x i3]* %buf_6_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_6_V_addr_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.5:2  %buf_6_V_load_1 = load i3* %buf_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_6_V_load_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:1  %buf_7_V_addr_2 = getelementptr [8 x i3]* %buf_7_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_7_V_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.6:2  %buf_7_V_load_1 = load i3* %buf_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_7_V_load_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:1  %buf_8_V_addr_2 = getelementptr [8 x i3]* %buf_8_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_8_V_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.7:2  %buf_8_V_load_1 = load i3* %buf_8_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_8_V_load_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:1  %buf_9_V_addr_2 = getelementptr [8 x i3]* %buf_9_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_9_V_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.8:2  %buf_9_V_load_1 = load i3* %buf_9_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_9_V_load_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:1  %buf_10_V_addr_2 = getelementptr [8 x i3]* %buf_10_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_10_V_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.9:2  %buf_10_V_load_1 = load i3* %buf_10_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_10_V_load_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:1  %buf_11_V_addr_2 = getelementptr [8 x i3]* %buf_11_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_11_V_addr_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.10:2  %buf_11_V_load_1 = load i3* %buf_11_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_11_V_load_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:1  %buf_12_V_addr_2 = getelementptr [8 x i3]* %buf_12_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_12_V_addr_2"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.11:2  %buf_12_V_load_1 = load i3* %buf_12_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_12_V_load_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:1  %buf_13_V_addr_2 = getelementptr [8 x i3]* %buf_13_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_13_V_addr_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.12:2  %buf_13_V_load_1 = load i3* %buf_13_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_13_V_load_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.13:1  %buf_14_V_addr_2 = getelementptr [8 x i3]* %buf_14_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_14_V_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.13:2  %buf_14_V_load_1 = load i3* %buf_14_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_14_V_load_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.14:1  %buf_15_V_addr_2 = getelementptr [8 x i3]* %buf_15_V, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="buf_15_V_addr_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.14:2  %buf_15_V_load_1 = load i3* %buf_15_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_15_V_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_1_begin:0  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:9  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1_begin:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln157"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_1_begin:11  %p_Val2_s = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* %in_V_V)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="48">
<![CDATA[
hls_label_1_begin:12  %trunc_ln647 = trunc i48 %p_Val2_s to i3

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3">
<![CDATA[
hls_label_1_begin:14  %buf_0_V_load_1 = load i3* %buf_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_0_V_load_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1_begin:15  %icmp_ln895 = icmp ugt i3 %trunc_ln647, %buf_0_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1_begin:16  br i1 %icmp_ln895, label %2, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %trunc_ln647, i3* %buf_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:0  %p_Result_1 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 3, i32 5)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.0:2  %buf_1_V_load_1 = load i3* %buf_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_1_V_load_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.0:3  %icmp_ln895_1 = icmp ugt i3 %p_Result_1, %buf_1_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:4  br i1 %icmp_ln895_1, label %3, label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_1, i3* %buf_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1:0  %p_Result_s = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.1:2  %buf_2_V_load_1 = load i3* %buf_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_2_V_load_1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.1:3  %icmp_ln895_2 = icmp ugt i3 %p_Result_s, %buf_2_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_2"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:4  br i1 %icmp_ln895_2, label %4, label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_s, i3* %buf_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2:0  %p_Result_3 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 9, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.2:2  %buf_3_V_load_1 = load i3* %buf_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_3_V_load_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.2:3  %icmp_ln895_3 = icmp ugt i3 %p_Result_3, %buf_3_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_3"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:4  br i1 %icmp_ln895_3, label %5, label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_3, i3* %buf_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3:0  %p_Result_4 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 12, i32 14)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.3:2  %buf_4_V_load_1 = load i3* %buf_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_4_V_load_1"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.3:3  %icmp_ln895_4 = icmp ugt i3 %p_Result_4, %buf_4_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_4"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3:4  br i1 %icmp_ln895_4, label %6, label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_4, i3* %buf_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4:0  %p_Result_5 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 15, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.4:2  %buf_5_V_load_1 = load i3* %buf_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_5_V_load_1"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.4:3  %icmp_ln895_5 = icmp ugt i3 %p_Result_5, %buf_5_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_5"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4:4  br i1 %icmp_ln895_5, label %7, label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_5, i3* %buf_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5:0  %p_Result_6 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 18, i32 20)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.5:2  %buf_6_V_load_1 = load i3* %buf_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_6_V_load_1"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.5:3  %icmp_ln895_6 = icmp ugt i3 %p_Result_6, %buf_6_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_6"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5:4  br i1 %icmp_ln895_6, label %8, label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_6, i3* %buf_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6:0  %p_Result_7 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.6:2  %buf_7_V_load_1 = load i3* %buf_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_7_V_load_1"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.6:3  %icmp_ln895_7 = icmp ugt i3 %p_Result_7, %buf_7_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_7"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6:4  br i1 %icmp_ln895_7, label %9, label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_7, i3* %buf_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7:0  %p_Result_8 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 24, i32 26)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.7:2  %buf_8_V_load_1 = load i3* %buf_8_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_8_V_load_1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.7:3  %icmp_ln895_8 = icmp ugt i3 %p_Result_8, %buf_8_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_8"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7:4  br i1 %icmp_ln895_8, label %10, label %._crit_edge.8

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_8, i3* %buf_8_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.8

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8:0  %p_Result_9 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 27, i32 29)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.8:2  %buf_9_V_load_1 = load i3* %buf_9_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_9_V_load_1"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.8:3  %icmp_ln895_9 = icmp ugt i3 %p_Result_9, %buf_9_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_9"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.8:4  br i1 %icmp_ln895_9, label %11, label %._crit_edge.9

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_9, i3* %buf_9_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.9

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9:0  %p_Result_2 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 30, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.9:2  %buf_10_V_load_1 = load i3* %buf_10_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_10_V_load_1"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.9:3  %icmp_ln895_10 = icmp ugt i3 %p_Result_2, %buf_10_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_10"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.9:4  br i1 %icmp_ln895_10, label %12, label %._crit_edge.10

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_2, i3* %buf_10_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.10

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10:0  %p_Result_10 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 33, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.10:2  %buf_11_V_load_1 = load i3* %buf_11_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_11_V_load_1"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.10:3  %icmp_ln895_11 = icmp ugt i3 %p_Result_10, %buf_11_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_11"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.10:4  br i1 %icmp_ln895_11, label %13, label %._crit_edge.11

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_10, i3* %buf_11_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.11

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11:0  %p_Result_11 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 36, i32 38)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.11:2  %buf_12_V_load_1 = load i3* %buf_12_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_12_V_load_1"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.11:3  %icmp_ln895_12 = icmp ugt i3 %p_Result_11, %buf_12_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_12"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.11:4  br i1 %icmp_ln895_12, label %14, label %._crit_edge.12

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_11, i3* %buf_12_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.12

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.12:0  %p_Result_12 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 39, i32 41)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.12:2  %buf_13_V_load_1 = load i3* %buf_13_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_13_V_load_1"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.12:3  %icmp_ln895_13 = icmp ugt i3 %p_Result_12, %buf_13_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_13"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.12:4  br i1 %icmp_ln895_13, label %15, label %._crit_edge.13

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_12, i3* %buf_13_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.13

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.13:0  %p_Result_13 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 42, i32 44)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.13:2  %buf_14_V_load_1 = load i3* %buf_14_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_14_V_load_1"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.13:3  %icmp_ln895_14 = icmp ugt i3 %p_Result_13, %buf_14_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_14"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.13:4  br i1 %icmp_ln895_14, label %16, label %._crit_edge.14

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_13, i3* %buf_14_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.14

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.14:0  %p_Result_14 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 45, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge.14:2  %buf_15_V_load_1 = load i3* %buf_15_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_15_V_load_1"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.14:3  %icmp_ln895_15 = icmp ugt i3 %p_Result_14, %buf_15_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_15"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.14:4  br i1 %icmp_ln895_15, label %17, label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 %p_Result_14, i3* %buf_15_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_end:0  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_1_end:1  %add_ln156 = add i2 %kx_0, 1

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1_end:2  %or_ln156 = or i1 %and_ln154, %icmp_ln154

]]></Node>
<StgValue><ssdm name="or_ln156"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_1_end:3  %kx = select i1 %or_ln156, i2 1, i2 %add_ln156

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1_end:4  %add_ln154_1 = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln154_1"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_1_end:5  %select_ln154_1 = select i1 %icmp_ln154, i6 1, i6 %add_ln154_1

]]></Node>
<StgValue><ssdm name="select_ln154_1"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1_end:6  br label %.preheader108

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
.preheader107.preheader:0  br label %.preheader107

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader107:0  %outpix_0 = phi i4 [ %outpix, %.preheader.preheader ], [ 0, %.preheader107.preheader ]

]]></Node>
<StgValue><ssdm name="outpix_0"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader107:1  %icmp_ln172 = icmp eq i4 %outpix_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader107:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader107:3  %outpix = add i4 %outpix_0, 1

]]></Node>
<StgValue><ssdm name="outpix"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader107:4  br i1 %icmp_ln172, label %.preheader111.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %zext_ln177 = zext i4 %outpix_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %buf_0_V_addr_1 = getelementptr [8 x i3]* %buf_0_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_1"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:2  %buf_0_V_load = load i3* %buf_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:3  store i3 0, i3* %buf_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %buf_1_V_addr_1 = getelementptr [8 x i3]* %buf_1_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_1"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:5  %buf_1_V_load = load i3* %buf_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:6  store i3 0, i3* %buf_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %buf_2_V_addr_1 = getelementptr [8 x i3]* %buf_2_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_1"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:8  %buf_2_V_load = load i3* %buf_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:9  store i3 0, i3* %buf_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %buf_3_V_addr_1 = getelementptr [8 x i3]* %buf_3_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_3_V_addr_1"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:11  %buf_3_V_load = load i3* %buf_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_3_V_load"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:12  store i3 0, i3* %buf_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13  %buf_4_V_addr_1 = getelementptr [8 x i3]* %buf_4_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_4_V_addr_1"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:14  %buf_4_V_load = load i3* %buf_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_4_V_load"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:15  store i3 0, i3* %buf_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %buf_5_V_addr_1 = getelementptr [8 x i3]* %buf_5_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_5_V_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:17  %buf_5_V_load = load i3* %buf_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_5_V_load"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:18  store i3 0, i3* %buf_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %buf_6_V_addr_1 = getelementptr [8 x i3]* %buf_6_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_6_V_addr_1"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:20  %buf_6_V_load = load i3* %buf_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_6_V_load"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:21  store i3 0, i3* %buf_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %buf_7_V_addr_1 = getelementptr [8 x i3]* %buf_7_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_7_V_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:23  %buf_7_V_load = load i3* %buf_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_7_V_load"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:24  store i3 0, i3* %buf_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:25  %buf_8_V_addr_1 = getelementptr [8 x i3]* %buf_8_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_8_V_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:26  %buf_8_V_load = load i3* %buf_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_8_V_load"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:27  store i3 0, i3* %buf_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %buf_9_V_addr_1 = getelementptr [8 x i3]* %buf_9_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_9_V_addr_1"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:29  %buf_9_V_load = load i3* %buf_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_9_V_load"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:30  store i3 0, i3* %buf_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31  %buf_10_V_addr_1 = getelementptr [8 x i3]* %buf_10_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_10_V_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:32  %buf_10_V_load = load i3* %buf_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_10_V_load"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:33  store i3 0, i3* %buf_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34  %buf_11_V_addr_1 = getelementptr [8 x i3]* %buf_11_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_11_V_addr_1"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:35  %buf_11_V_load = load i3* %buf_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_11_V_load"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:36  store i3 0, i3* %buf_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:37  %buf_12_V_addr_1 = getelementptr [8 x i3]* %buf_12_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_12_V_addr_1"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:38  %buf_12_V_load = load i3* %buf_12_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_12_V_load"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:39  store i3 0, i3* %buf_12_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40  %buf_13_V_addr_1 = getelementptr [8 x i3]* %buf_13_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_13_V_addr_1"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:41  %buf_13_V_load = load i3* %buf_13_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_13_V_load"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:42  store i3 0, i3* %buf_13_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:43  %buf_14_V_addr_1 = getelementptr [8 x i3]* %buf_14_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_14_V_addr_1"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:44  %buf_14_V_load = load i3* %buf_14_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_14_V_load"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:45  store i3 0, i3* %buf_14_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:46  %buf_15_V_addr_1 = getelementptr [8 x i3]* %buf_15_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="buf_15_V_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:47  %buf_15_V_load = load i3* %buf_15_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_15_V_load"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:49  store i3 0, i3* %buf_15_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
.preheader111.loopexit:0  br label %.preheader111

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="285" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:2  %buf_0_V_load = load i3* %buf_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:5  %buf_1_V_load = load i3* %buf_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:8  %buf_2_V_load = load i3* %buf_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:11  %buf_3_V_load = load i3* %buf_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_3_V_load"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:14  %buf_4_V_load = load i3* %buf_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_4_V_load"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:17  %buf_5_V_load = load i3* %buf_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_5_V_load"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:20  %buf_6_V_load = load i3* %buf_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_6_V_load"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:23  %buf_7_V_load = load i3* %buf_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_7_V_load"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:26  %buf_8_V_load = load i3* %buf_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_8_V_load"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:29  %buf_9_V_load = load i3* %buf_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_9_V_load"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:32  %buf_10_V_load = load i3* %buf_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_10_V_load"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:35  %buf_11_V_load = load i3* %buf_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_11_V_load"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:38  %buf_12_V_load = load i3* %buf_12_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_12_V_load"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:41  %buf_13_V_load = load i3* %buf_13_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_13_V_load"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:44  %buf_14_V_load = load i3* %buf_14_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_14_V_load"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3">
<![CDATA[
.preheader.preheader:47  %buf_15_V_load = load i3* %buf_15_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_15_V_load"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="48" op_0_bw="48" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3">
<![CDATA[
.preheader.preheader:48  %tmp_V = call i48 @_ssdm_op_BitConcatenate.i48.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i3 %buf_15_V_load, i3 %buf_14_V_load, i3 %buf_13_V_load, i3 %buf_12_V_load, i3 %buf_11_V_load, i3 %buf_10_V_load, i3 %buf_9_V_load, i3 %buf_8_V_load, i3 %buf_7_V_load, i3 %buf_6_V_load, i3 %buf_5_V_load, i3 %buf_4_V_load, i3 %buf_3_V_load, i3 %buf_2_V_load, i3 %buf_1_V_load, i3 %buf_0_V_load)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
.preheader.preheader:50  call void @_ssdm_op_Write.ap_fifo.volatile.i48P(i48* %out_V_V, i48 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:51  br label %.preheader107

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
