// Seed: 3262746574
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    output wire id_6,
    input wor id_7,
    output wire id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    output supply1 id_12,
    output tri0 id_13
);
endmodule
module module_1 #(
    parameter id_1 = 32'd92,
    parameter id_2 = 32'd15,
    parameter id_4 = 32'd27,
    parameter id_5 = 32'd4
) (
    input wand id_0,
    input wor _id_1,
    input tri _id_2,
    input wand id_3,
    input tri0 _id_4,
    input tri _id_5,
    input tri0 id_6,
    output tri1 id_7,
    input supply0 id_8,
    input tri0 id_9
);
  wire id_11;
  logic [id_4 : id_1  +  id_2] id_12;
  module_0 modCall_1 (
      id_9,
      id_0,
      id_7,
      id_0,
      id_8,
      id_6,
      id_7,
      id_8,
      id_7,
      id_3,
      id_0,
      id_9,
      id_7,
      id_7
  );
  assign modCall_1.id_12 = 0;
  logic [id_5 : 1 'b0] id_13;
endmodule
