PPA Report for freq_sensitive_reset.v (Module: freq_sensitive_reset)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 17
IO Count: 4
Cell Count: 37

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 100.09 MHz
Reg-to-Reg Critical Path Delay: 8.099 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
