ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 23, 1
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI1_Init,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	MX_SPI1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_SPI1_Init:
  26              	.LFB137:
  27              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_tx;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI1 init function */
  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s 			page 2


  32:Core/Src/spi.c **** {
  28              		.loc 1 32 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  35:Core/Src/spi.c **** 
  36:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  37:Core/Src/spi.c **** 
  38:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  39:Core/Src/spi.c **** 
  40:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  41:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  32              		.loc 1 41 3 view .LVU1
  33              		.loc 1 41 18 is_stmt 0 view .LVU2
  34 0000 0F48     		ldr	r0, .L6
  35 0002 1049     		ldr	r1, .L6+4
  42:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  36              		.loc 1 42 19 view .LVU3
  37 0004 4FF48272 		mov	r2, #260
  32:Core/Src/spi.c **** 
  38              		.loc 1 32 1 view .LVU4
  39 0008 10B5     		push	{r4, lr}
  40              		.cfi_def_cfa_offset 8
  41              		.cfi_offset 4, -8
  42              		.cfi_offset 14, -4
  43              		.loc 1 42 19 view .LVU5
  44 000a C0E90012 		strd	r1, r2, [r0]
  43:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
  45              		.loc 1 43 3 is_stmt 1 view .LVU6
  44:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  45:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  46:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  47:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  46              		.loc 1 47 18 is_stmt 0 view .LVU7
  47 000e 4FF40072 		mov	r2, #512
  44:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  48              		.loc 1 44 23 view .LVU8
  49 0012 0023     		movs	r3, #0
  43:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
  50              		.loc 1 43 24 view .LVU9
  51 0014 4FF40044 		mov	r4, #32768
  48:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  52              		.loc 1 48 32 view .LVU10
  53 0018 0821     		movs	r1, #8
  47:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  54              		.loc 1 47 18 view .LVU11
  55 001a 8261     		str	r2, [r0, #24]
  49:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  50:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  51:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  52:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  56              		.loc 1 52 28 view .LVU12
  57 001c 0A22     		movs	r2, #10
  44:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  58              		.loc 1 44 23 view .LVU13
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s 			page 3


  59 001e C0E90243 		strd	r4, r3, [r0, #8]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  60              		.loc 1 45 3 is_stmt 1 view .LVU14
  46:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  61              		.loc 1 46 23 is_stmt 0 view .LVU15
  62 0022 C0E90433 		strd	r3, r3, [r0, #16]
  47:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  63              		.loc 1 47 3 is_stmt 1 view .LVU16
  48:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  64              		.loc 1 48 3 view .LVU17
  49:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  65              		.loc 1 49 23 is_stmt 0 view .LVU18
  66 0026 C0E90713 		strd	r1, r3, [r0, #28]
  50:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  67              		.loc 1 50 3 is_stmt 1 view .LVU19
  51:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  68              		.loc 1 51 29 is_stmt 0 view .LVU20
  69 002a C0E90933 		strd	r3, r3, [r0, #36]
  70              		.loc 1 52 3 is_stmt 1 view .LVU21
  71              		.loc 1 52 28 is_stmt 0 view .LVU22
  72 002e C262     		str	r2, [r0, #44]
  53:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  73              		.loc 1 53 3 is_stmt 1 view .LVU23
  74              		.loc 1 53 7 is_stmt 0 view .LVU24
  75 0030 FFF7FEFF 		bl	HAL_SPI_Init
  76              	.LVL0:
  77              		.loc 1 53 6 view .LVU25
  78 0034 00B9     		cbnz	r0, .L5
  54:Core/Src/spi.c ****   {
  55:Core/Src/spi.c ****     Error_Handler();
  56:Core/Src/spi.c ****   }
  57:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  58:Core/Src/spi.c **** 
  59:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  60:Core/Src/spi.c **** 
  61:Core/Src/spi.c **** }
  79              		.loc 1 61 1 view .LVU26
  80 0036 10BD     		pop	{r4, pc}
  81              	.L5:
  55:Core/Src/spi.c ****   }
  82              		.loc 1 55 5 is_stmt 1 view .LVU27
  83              		.loc 1 61 1 is_stmt 0 view .LVU28
  84 0038 BDE81040 		pop	{r4, lr}
  85              		.cfi_restore 14
  86              		.cfi_restore 4
  87              		.cfi_def_cfa_offset 0
  55:Core/Src/spi.c ****   }
  88              		.loc 1 55 5 view .LVU29
  89 003c FFF7FEBF 		b	Error_Handler
  90              	.LVL1:
  91              	.L7:
  92              		.align	2
  93              	.L6:
  94 0040 00000000 		.word	.LANCHOR0
  95 0044 00300140 		.word	1073819648
  96              		.cfi_endproc
  97              	.LFE137:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s 			page 4


  99              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 100              		.align	1
 101              		.p2align 2,,3
 102              		.global	HAL_SPI_MspInit
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 107              	HAL_SPI_MspInit:
 108              	.LVL2:
 109              	.LFB138:
  62:Core/Src/spi.c **** 
  63:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  64:Core/Src/spi.c **** {
 110              		.loc 1 64 1 is_stmt 1 view -0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 32
 113              		@ frame_needed = 0, uses_anonymous_args = 0
  65:Core/Src/spi.c **** 
  66:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 66 3 view .LVU31
  64:Core/Src/spi.c **** 
 115              		.loc 1 64 1 is_stmt 0 view .LVU32
 116 0000 70B5     		push	{r4, r5, r6, lr}
 117              		.cfi_def_cfa_offset 16
 118              		.cfi_offset 4, -16
 119              		.cfi_offset 5, -12
 120              		.cfi_offset 6, -8
 121              		.cfi_offset 14, -4
  67:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 122              		.loc 1 67 5 view .LVU33
 123 0002 294B     		ldr	r3, .L17
 124 0004 0268     		ldr	r2, [r0]
  64:Core/Src/spi.c **** 
 125              		.loc 1 64 1 view .LVU34
 126 0006 88B0     		sub	sp, sp, #32
 127              		.cfi_def_cfa_offset 48
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 128              		.loc 1 66 20 view .LVU35
 129 0008 0024     		movs	r4, #0
 130              		.loc 1 67 5 view .LVU36
 131 000a 9A42     		cmp	r2, r3
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 132              		.loc 1 66 20 view .LVU37
 133 000c CDE90244 		strd	r4, r4, [sp, #8]
 134 0010 CDE90444 		strd	r4, r4, [sp, #16]
 135 0014 0694     		str	r4, [sp, #24]
 136              		.loc 1 67 3 is_stmt 1 view .LVU38
 137              		.loc 1 67 5 is_stmt 0 view .LVU39
 138 0016 01D0     		beq	.L15
  68:Core/Src/spi.c ****   {
  69:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  70:Core/Src/spi.c **** 
  71:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  72:Core/Src/spi.c ****     /* SPI1 clock enable */
  73:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  74:Core/Src/spi.c **** 
  75:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s 			page 5


  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  77:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  78:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  79:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  80:Core/Src/spi.c ****     */
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  87:Core/Src/spi.c **** 
  88:Core/Src/spi.c ****     /* SPI1 DMA Init */
  89:Core/Src/spi.c ****     /* SPI1_TX Init */
  90:Core/Src/spi.c ****     hdma_spi1_tx.Instance = DMA2_Stream3;
  91:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
  92:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
  93:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
  94:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
  95:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
  96:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
  97:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
  98:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
  99:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 100:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 101:Core/Src/spi.c ****     {
 102:Core/Src/spi.c ****       Error_Handler();
 103:Core/Src/spi.c ****     }
 104:Core/Src/spi.c **** 
 105:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     /* SPI1 interrupt Init */
 108:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 109:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 110:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 111:Core/Src/spi.c **** 
 112:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 113:Core/Src/spi.c ****   }
 114:Core/Src/spi.c **** }
 139              		.loc 1 114 1 view .LVU40
 140 0018 08B0     		add	sp, sp, #32
 141              		.cfi_remember_state
 142              		.cfi_def_cfa_offset 16
 143              		@ sp needed
 144 001a 70BD     		pop	{r4, r5, r6, pc}
 145              	.L15:
 146              		.cfi_restore_state
  73:Core/Src/spi.c **** 
 147              		.loc 1 73 5 is_stmt 1 view .LVU41
 148              	.LBB2:
  73:Core/Src/spi.c **** 
 149              		.loc 1 73 5 view .LVU42
 150 001c 03F58433 		add	r3, r3, #67584
 151 0020 0094     		str	r4, [sp]
  73:Core/Src/spi.c **** 
 152              		.loc 1 73 5 view .LVU43
 153 0022 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s 			page 6


 154              	.LBE2:
  90:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 155              		.loc 1 90 27 is_stmt 0 view .LVU44
 156 0024 214E     		ldr	r6, .L17+4
 157              	.LBB3:
  73:Core/Src/spi.c **** 
 158              		.loc 1 73 5 view .LVU45
 159 0026 42F48052 		orr	r2, r2, #4096
 160 002a 5A64     		str	r2, [r3, #68]
  73:Core/Src/spi.c **** 
 161              		.loc 1 73 5 is_stmt 1 view .LVU46
 162 002c 5A6C     		ldr	r2, [r3, #68]
 163 002e 02F48052 		and	r2, r2, #4096
 164 0032 0092     		str	r2, [sp]
  73:Core/Src/spi.c **** 
 165              		.loc 1 73 5 view .LVU47
 166 0034 009A     		ldr	r2, [sp]
 167              	.LBE3:
  73:Core/Src/spi.c **** 
 168              		.loc 1 73 5 view .LVU48
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 169              		.loc 1 75 5 view .LVU49
 170              	.LBB4:
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 171              		.loc 1 75 5 view .LVU50
 172 0036 0194     		str	r4, [sp, #4]
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 173              		.loc 1 75 5 view .LVU51
 174 0038 1A6B     		ldr	r2, [r3, #48]
 175 003a 42F00102 		orr	r2, r2, #1
 176 003e 1A63     		str	r2, [r3, #48]
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 177              		.loc 1 75 5 view .LVU52
 178 0040 1B6B     		ldr	r3, [r3, #48]
 179 0042 03F00103 		and	r3, r3, #1
 180 0046 0193     		str	r3, [sp, #4]
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 181              		.loc 1 75 5 view .LVU53
 182              	.LBE4:
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183              		.loc 1 81 25 is_stmt 0 view .LVU54
 184 0048 E022     		movs	r2, #224
 185 004a 0223     		movs	r3, #2
 186 004c CDE90223 		strd	r2, [sp, #8]
 187 0050 0546     		mov	r5, r0
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 188              		.loc 1 85 31 view .LVU55
 189 0052 0523     		movs	r3, #5
  86:Core/Src/spi.c **** 
 190              		.loc 1 86 5 view .LVU56
 191 0054 1648     		ldr	r0, .L17+8
 192              	.LVL3:
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193              		.loc 1 85 31 view .LVU57
 194 0056 0693     		str	r3, [sp, #24]
  86:Core/Src/spi.c **** 
 195              		.loc 1 86 5 view .LVU58
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s 			page 7


 196 0058 02A9     		add	r1, sp, #8
 197              	.LBB5:
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 198              		.loc 1 75 5 view .LVU59
 199 005a 019B     		ldr	r3, [sp, #4]
 200              	.LBE5:
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 201              		.loc 1 75 5 is_stmt 1 view .LVU60
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 202              		.loc 1 81 5 view .LVU61
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 203              		.loc 1 82 5 view .LVU62
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 204              		.loc 1 83 5 view .LVU63
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 205              		.loc 1 84 5 view .LVU64
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 206              		.loc 1 85 5 view .LVU65
  86:Core/Src/spi.c **** 
 207              		.loc 1 86 5 view .LVU66
 208 005c FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL4:
  90:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 210              		.loc 1 90 5 view .LVU67
  91:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 211              		.loc 1 91 31 is_stmt 0 view .LVU68
 212 0060 144A     		ldr	r2, .L17+12
  99:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 213              		.loc 1 99 32 view .LVU69
 214 0062 7462     		str	r4, [r6, #36]
  91:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 215              		.loc 1 91 31 view .LVU70
 216 0064 4FF0C063 		mov	r3, #100663296
 217 0068 C6E90023 		strd	r2, r3, [r6]
  92:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 218              		.loc 1 92 5 is_stmt 1 view .LVU71
 100:Core/Src/spi.c ****     {
 219              		.loc 1 100 9 is_stmt 0 view .LVU72
 220 006c 3046     		mov	r0, r6
  92:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 221              		.loc 1 92 33 view .LVU73
 222 006e 4022     		movs	r2, #64
  94:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 223              		.loc 1 94 30 view .LVU74
 224 0070 4FF48063 		mov	r3, #1024
  93:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 225              		.loc 1 93 33 view .LVU75
 226 0074 C6E90224 		strd	r2, r4, [r6, #8]
  94:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 227              		.loc 1 94 5 is_stmt 1 view .LVU76
  96:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 228              		.loc 1 96 40 is_stmt 0 view .LVU77
 229 0078 C6E90544 		strd	r4, r4, [r6, #20]
  98:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 230              		.loc 1 98 32 view .LVU78
 231 007c C6E90744 		strd	r4, r4, [r6, #28]
  94:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s 			page 8


 232              		.loc 1 94 30 view .LVU79
 233 0080 3361     		str	r3, [r6, #16]
  95:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 234              		.loc 1 95 5 is_stmt 1 view .LVU80
  97:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 235              		.loc 1 97 5 view .LVU81
  99:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 236              		.loc 1 99 5 view .LVU82
 100:Core/Src/spi.c ****     {
 237              		.loc 1 100 5 view .LVU83
 100:Core/Src/spi.c ****     {
 238              		.loc 1 100 9 is_stmt 0 view .LVU84
 239 0082 FFF7FEFF 		bl	HAL_DMA_Init
 240              	.LVL5:
 100:Core/Src/spi.c ****     {
 241              		.loc 1 100 8 view .LVU85
 242 0086 58B9     		cbnz	r0, .L16
 243              	.L10:
 105:Core/Src/spi.c **** 
 244              		.loc 1 105 5 is_stmt 1 view .LVU86
 105:Core/Src/spi.c **** 
 245              		.loc 1 105 5 view .LVU87
 108:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 246              		.loc 1 108 5 is_stmt 0 view .LVU88
 247 0088 0022     		movs	r2, #0
 248 008a 1146     		mov	r1, r2
 249 008c 2320     		movs	r0, #35
 105:Core/Src/spi.c **** 
 250              		.loc 1 105 5 view .LVU89
 251 008e AE64     		str	r6, [r5, #72]
 105:Core/Src/spi.c **** 
 252              		.loc 1 105 5 is_stmt 1 view .LVU90
 253 0090 B563     		str	r5, [r6, #56]
 105:Core/Src/spi.c **** 
 254              		.loc 1 105 5 view .LVU91
 108:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 255              		.loc 1 108 5 view .LVU92
 256 0092 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 257              	.LVL6:
 109:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 258              		.loc 1 109 5 view .LVU93
 259 0096 2320     		movs	r0, #35
 260 0098 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 261              	.LVL7:
 262              		.loc 1 114 1 is_stmt 0 view .LVU94
 263 009c 08B0     		add	sp, sp, #32
 264              		.cfi_remember_state
 265              		.cfi_def_cfa_offset 16
 266              		@ sp needed
 267 009e 70BD     		pop	{r4, r5, r6, pc}
 268              	.LVL8:
 269              	.L16:
 270              		.cfi_restore_state
 102:Core/Src/spi.c ****     }
 271              		.loc 1 102 7 is_stmt 1 view .LVU95
 272 00a0 FFF7FEFF 		bl	Error_Handler
 273              	.LVL9:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s 			page 9


 274 00a4 F0E7     		b	.L10
 275              	.L18:
 276 00a6 00BF     		.align	2
 277              	.L17:
 278 00a8 00300140 		.word	1073819648
 279 00ac 00000000 		.word	.LANCHOR1
 280 00b0 00000240 		.word	1073872896
 281 00b4 58640240 		.word	1073898584
 282              		.cfi_endproc
 283              	.LFE138:
 285              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 286              		.align	1
 287              		.p2align 2,,3
 288              		.global	HAL_SPI_MspDeInit
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	HAL_SPI_MspDeInit:
 294              	.LVL10:
 295              	.LFB139:
 115:Core/Src/spi.c **** 
 116:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 117:Core/Src/spi.c **** {
 296              		.loc 1 117 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 118:Core/Src/spi.c **** 
 119:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 300              		.loc 1 119 3 view .LVU97
 301              		.loc 1 119 5 is_stmt 0 view .LVU98
 302 0000 0B4B     		ldr	r3, .L25
 303 0002 0268     		ldr	r2, [r0]
 304 0004 9A42     		cmp	r2, r3
 305 0006 00D0     		beq	.L24
 306 0008 7047     		bx	lr
 307              	.L24:
 120:Core/Src/spi.c ****   {
 121:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 122:Core/Src/spi.c **** 
 123:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 124:Core/Src/spi.c ****     /* Peripheral clock disable */
 125:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 308              		.loc 1 125 5 is_stmt 1 view .LVU99
 309 000a 0A4A     		ldr	r2, .L25+4
 117:Core/Src/spi.c **** 
 310              		.loc 1 117 1 is_stmt 0 view .LVU100
 311 000c 10B5     		push	{r4, lr}
 312              		.cfi_def_cfa_offset 8
 313              		.cfi_offset 4, -8
 314              		.cfi_offset 14, -4
 315              		.loc 1 125 5 view .LVU101
 316 000e 536C     		ldr	r3, [r2, #68]
 317 0010 0446     		mov	r4, r0
 318 0012 23F48053 		bic	r3, r3, #4096
 126:Core/Src/spi.c **** 
 127:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s 			page 10


 128:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 129:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 130:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 131:Core/Src/spi.c ****     */
 132:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 319              		.loc 1 132 5 view .LVU102
 320 0016 0848     		ldr	r0, .L25+8
 321              	.LVL11:
 125:Core/Src/spi.c **** 
 322              		.loc 1 125 5 view .LVU103
 323 0018 5364     		str	r3, [r2, #68]
 324              		.loc 1 132 5 is_stmt 1 view .LVU104
 325 001a E021     		movs	r1, #224
 326 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 327              	.LVL12:
 133:Core/Src/spi.c **** 
 134:Core/Src/spi.c ****     /* SPI1 DMA DeInit */
 135:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmatx);
 328              		.loc 1 135 5 view .LVU105
 329 0020 A06C     		ldr	r0, [r4, #72]
 330 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 331              	.LVL13:
 136:Core/Src/spi.c **** 
 137:Core/Src/spi.c ****     /* SPI1 interrupt Deinit */
 138:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 332              		.loc 1 138 5 view .LVU106
 139:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 140:Core/Src/spi.c **** 
 141:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 142:Core/Src/spi.c ****   }
 143:Core/Src/spi.c **** }
 333              		.loc 1 143 1 is_stmt 0 view .LVU107
 334 0026 BDE81040 		pop	{r4, lr}
 335              		.cfi_restore 14
 336              		.cfi_restore 4
 337              		.cfi_def_cfa_offset 0
 338              	.LVL14:
 138:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 339              		.loc 1 138 5 view .LVU108
 340 002a 2320     		movs	r0, #35
 341 002c FFF7FEBF 		b	HAL_NVIC_DisableIRQ
 342              	.LVL15:
 343              	.L26:
 344              		.align	2
 345              	.L25:
 346 0030 00300140 		.word	1073819648
 347 0034 00380240 		.word	1073887232
 348 0038 00000240 		.word	1073872896
 349              		.cfi_endproc
 350              	.LFE139:
 352              		.global	hdma_spi1_tx
 353              		.global	hspi1
 354              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 355              		.align	2
 356              		.set	.LANCHOR1,. + 0
 359              	hdma_spi1_tx:
 360 0000 00000000 		.space	96
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s 			page 11


 360      00000000 
 360      00000000 
 360      00000000 
 360      00000000 
 361              		.section	.bss.hspi1,"aw",%nobits
 362              		.align	2
 363              		.set	.LANCHOR0,. + 0
 366              	hspi1:
 367 0000 00000000 		.space	88
 367      00000000 
 367      00000000 
 367      00000000 
 367      00000000 
 368              		.text
 369              	.Letext0:
 370              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 371              		.file 3 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 372              		.file 4 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 373              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 374              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 375              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 376              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 377              		.file 9 "Core/Inc/spi.h"
 378              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 379              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:18     .text.MX_SPI1_Init:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:25     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:94     .text.MX_SPI1_Init:0000000000000040 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:100    .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:107    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:278    .text.HAL_SPI_MspInit:00000000000000a8 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:286    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:293    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:346    .text.HAL_SPI_MspDeInit:0000000000000030 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:359    .bss.hdma_spi1_tx:0000000000000000 hdma_spi1_tx
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:366    .bss.hspi1:0000000000000000 hspi1
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:355    .bss.hdma_spi1_tx:0000000000000000 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccuxIQQf.s:362    .bss.hspi1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
