Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Tue Feb  3 23:48:13 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -file ./report/top_kernel_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (216)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (216)
---------------------------------
 There are 216 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.238        0.000                      0                31874        0.024        0.000                      0                31874        4.427        0.000                       0                 24107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.238        0.000                      0                31874        0.024        0.000                      0                31874        4.427        0.000                       0                 24107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 4.645ns (61.123%)  route 2.954ns (38.877%))
  Logic Levels:           15  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24106, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U/ap_clk
    RAMB18_X1Y56         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y56         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     1.145 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U/ram_reg_bram_1/DOUTADOUT[0]
                         net (fo=1, routed)           0.580     1.725    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_18_3[18]
    SLICE_X19Y142        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.063     1.788 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_47/O
                         net (fo=1, routed)           0.239     2.027    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_47_n_0
    SLICE_X19Y145        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.143 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product_i_23/O
                         net (fo=1, routed)           0.445     2.588    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/A[18]
    DSP48E2_X1Y62        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.241     2.829 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     2.829    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X1Y62        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.098     2.927 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     2.927    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X1Y62        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[38])
                                                      0.647     3.574 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     3.574    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<38>
    DSP48E2_X1Y62        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     3.633 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     3.633    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<38>
    DSP48E2_X1Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     4.332 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.332    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     4.491 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     4.507    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X1Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.698     5.205 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     5.205    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.141     5.346 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.494     5.840    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/grp_fu_864_p4[9]
    SLICE_X25Y155        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     6.073 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/add_ln96_reg_1786_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.101    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/add_ln96_reg_1786_reg[15]_i_1_n_0
    SLICE_X25Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     6.254 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/add_ln96_reg_1786_reg[23]_i_1/O[7]
                         net (fo=6, routed)           0.265     6.519    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/D[23]
    SLICE_X24Y157        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     6.585 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/and_ln96_3_reg_1801[0]_i_1/O
                         net (fo=3, routed)           0.134     6.719    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/p_1_in
    SLICE_X24Y155        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.169     6.888 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_4/O
                         net (fo=25, routed)          0.240     7.128    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_4_n_0
    SLICE_X24Y155        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     7.167 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/mul_24s_24s_48_1_1_U248/select_ln96_7_reg_1822[23]_i_1/O
                         net (fo=24, routed)          0.514     7.680    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822
    SLICE_X29Y156        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24106, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/ap_clk
    SLICE_X29Y156        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[16]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X29Y156        FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_918/select_ln96_7_reg_1822_reg[16]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  2.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].divisor_tmp_reg[36][5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.859%)  route 0.038ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24106, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X26Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][5]/Q
                         net (fo=2, routed)           0.038     0.090    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35]_839[4]
    SLICE_X26Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].divisor_tmp_reg[36][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24106, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X26Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].divisor_tmp_reg[36][5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y42         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_684/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].divisor_tmp_reg[36][5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y21   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y100  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X20Y100  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK



