`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// bmg_sim_models.v — iverilog 전용 Block Memory Generator behavioral 모델 모음
//
//   ★ Vivado 시뮬/합성에서는 이 파일을 소스에서 제외할 것.
//     (실제 Block Memory Generator IP 인스턴스를 사용)
//
//   목적: iverilog 로 통합 TB(tb_conv1_conv2_maxpool_fc_multi 등)의 elaborate /
//         handshake-flow 검증. 포트 폭/이름과 read latency(L)만 실제 BMG 와 일치.
//
//   포함 모델 (포트/폭/L 은 각 engine·TB 인스턴스 기준):
//     bram_input        32b×512 wr / 8b×2048 rd  (asymmetric, L=2, 300MHz output reg)
//     conv1_weight_bram 32b×64                    (SDP, L=2, regceb)
//     bram_c1_to_c2     64b×2048                  (byte-write 8b, L=2)
//     conv2_weight_bram 32b×1024                  (SDP, L=2, regceb)
//     bram_c2_to_pool   128b×2048                 (L=2, regceb tie1)
//     fc_weight_bram    256b×1024                 (SDP, L=2, regceb tie1)
//////////////////////////////////////////////////////////////////////////////////

// ===========================================================================
// bram_input : Port A 32-bit write (×512 word), Port B 8-bit read (×2048), L=2
//   word write → 4 byte little-endian. byte read.
//   300MHz 오버클럭 위해 L=1 → L=2 변경 (BRAM clock-to-out 단축, Artix-7 −1 정격
//   Fmax 388MHz 가 output reg 전제). conv1_fsm 이 OUT_DELAY +1 으로 대응.
//   Port B: core read register (ENB gated) + output register (REGCEB tied 1).
//   출력 reg 는 ENB 게이팅하지 않는다 — bram_c2_to_pool L=2 모델과 동일 스타일.
// ===========================================================================
module bram_input (
    input  wire        clka,
    input  wire        ena,
    input  wire [3:0]  wea,                 // byte-write (AXI WSTRB 직결)
    input  wire [8:0]  addra,
    input  wire [31:0] dina,

    input  wire        clkb,
    input  wire        enb,
    input  wire [10:0] addrb,
    output reg  signed [7:0] doutb
);
    reg [7:0] mem [0:2047];
    reg signed [7:0] doutb_i;               // 1st stage: BRAM core read register (ENB gated)

    // 실제 BMG sim 기본 초기값(0) 모사 — 미기록 셀/출력reg 가 X 로 남지 않게 (bram_c1_to_c2 와 동일).
    integer mi_init;
    initial begin
        for (mi_init = 0; mi_init < 2048; mi_init = mi_init + 1) mem[mi_init] = 8'd0;
        doutb_i = 8'd0; doutb = 8'd0;
    end

    always @(posedge clka) begin
        if (ena) begin
            if (wea[0]) mem[{addra, 2'b00} + 11'd0] <= dina[7:0];
            if (wea[1]) mem[{addra, 2'b00} + 11'd1] <= dina[15:8];
            if (wea[2]) mem[{addra, 2'b00} + 11'd2] <= dina[23:16];
            if (wea[3]) mem[{addra, 2'b00} + 11'd3] <= dina[31:24];
        end
    end

    // L=2: core read register (ENB) + output primitive register (REGCEB tied 1)
    always @(posedge clkb) begin
        if (enb) doutb_i <= mem[addrb];     // core: ENB gated
        doutb <= doutb_i;                   // output reg: 항상 follow
    end
endmodule


// ===========================================================================
// conv1_weight_bram : SDP 32b × 64, L=2 (Primitive Output Register Enable)
// ===========================================================================
module conv1_weight_bram (
    input  wire        clka,
    input  wire        ena,
    input  wire [3:0]  wea,                 // byte-write (AXI WSTRB 직결)
    input  wire [5:0]  addra,
    input  wire [31:0] dina,

    input  wire        clkb,
    input  wire        enb,
    input  wire [5:0]  addrb,
    output reg  [31:0] doutb,
    input  wire        regceb
);
    reg [31:0] mem [0:63];
    reg [31:0] pre;

    always @(posedge clka) if (ena) begin
        if (wea[0]) mem[addra][ 7: 0] <= dina[ 7: 0];
        if (wea[1]) mem[addra][15: 8] <= dina[15: 8];
        if (wea[2]) mem[addra][23:16] <= dina[23:16];
        if (wea[3]) mem[addra][31:24] <= dina[31:24];
    end

    always @(posedge clkb) begin
        if (enb)    pre   <= mem[addrb];   // stage 1
        if (regceb) doutb <= pre;          // stage 2 (output reg)
    end
endmodule


// ===========================================================================
// bram_c1_to_c2 : 64b × 2048, byte-write (wea 8-bit), L=2 (no regceb pin)
// ===========================================================================
module bram_c1_to_c2 (
    input  wire        clka,
    input  wire        ena,
    input  wire [7:0]  wea,
    input  wire [10:0] addra,
    input  wire [63:0] dina,

    input  wire        clkb,
    input  wire        enb,
    input  wire [10:0] addrb,
    output reg  [63:0] doutb
);
    reg [63:0] mem [0:2047];
    reg [63:0] pre;
    integer b;

    // 실제 BMG 기본 초기값(0) 모사 — conv1 이 write 안 하는 padding 영역이 X 로 남지 않게.
    integer mi_init;
    initial for (mi_init = 0; mi_init < 2048; mi_init = mi_init + 1) mem[mi_init] = 64'd0;

    always @(posedge clka) begin
        if (ena) begin
            for (b = 0; b < 8; b = b + 1)
                if (wea[b]) mem[addra][b*8 +: 8] <= dina[b*8 +: 8];
        end
    end

    // L=2: enb 게이트 2-stage
    always @(posedge clkb) begin
        if (enb) begin
            pre   <= mem[addrb];
            doutb <= pre;
        end
    end
endmodule


// ===========================================================================
// conv2_weight_bram : SDP 32b × 1024, L=2 (regceb)
// ===========================================================================
module conv2_weight_bram (
    input  wire        clka,
    input  wire        ena,
    input  wire [3:0]  wea,                 // byte-write (AXI WSTRB 직결)
    input  wire [9:0]  addra,
    input  wire [31:0] dina,

    input  wire        clkb,
    input  wire        enb,
    input  wire [9:0]  addrb,
    output reg  [31:0] doutb,
    input  wire        regceb
);
    reg [31:0] mem [0:1023];
    reg [31:0] pre;

    always @(posedge clka) if (ena) begin
        if (wea[0]) mem[addra][ 7: 0] <= dina[ 7: 0];
        if (wea[1]) mem[addra][15: 8] <= dina[15: 8];
        if (wea[2]) mem[addra][23:16] <= dina[23:16];
        if (wea[3]) mem[addra][31:24] <= dina[31:24];
    end

    always @(posedge clkb) begin
        if (enb)    pre   <= mem[addrb];
        if (regceb) doutb <= pre;
    end
endmodule


// ===========================================================================
// wino_weight_bram : SDP 32b × 8192 (5888 used), L=2 (regceb).  Winograd conv2
//   PS-writable pre-transformed U operand (1/word, [11:0]).  Port A byte-write
//   (AXI WSTRB).  conv2_weight_bram 과 동일 구조, depth 만 1024→8192 (13-bit addr).
// ===========================================================================
module wino_weight_bram (
    input  wire        clka,
    input  wire        ena,
    input  wire [3:0]  wea,
    input  wire [12:0] addra,
    input  wire [31:0] dina,

    input  wire        clkb,
    input  wire        enb,
    input  wire [12:0] addrb,
    output reg  [31:0] doutb,
    input  wire        regceb
);
    reg [31:0] mem [0:8191];
    reg [31:0] pre;

    always @(posedge clka) if (ena) begin
        if (wea[0]) mem[addra][ 7: 0] <= dina[ 7: 0];
        if (wea[1]) mem[addra][15: 8] <= dina[15: 8];
        if (wea[2]) mem[addra][23:16] <= dina[23:16];
        if (wea[3]) mem[addra][31:24] <= dina[31:24];
    end

    always @(posedge clkb) begin
        if (enb)    pre   <= mem[addrb];
        if (regceb) doutb <= pre;
    end
endmodule


// ===========================================================================
// bram_c2_to_pool : 128b × 2048, L=2 (Primitive Output Register Enable)
//   300MHz 오버클럭 위해 L=1 → L=2 변경 (BRAM clock-to-out 단축).
//   Port B: core read register (ENB gated) + output register (REGCEB tied 1).
//   maxpool_fsm 이 7-phase (0~6) 로 대응 — capture 가 +1 cycle shift 됨.
//   주의: 출력 reg 는 ENB 로 게이팅하지 않는다. 마지막 read (p11) 가 phase 3
//   에서 발행된 뒤 phase 4~6 에서 ENB=0 이 되어도, REGCEB=1 (항상 follow) 이라야
//   p11 이 doutb 까지 전파된다. (weight BMG 의 "마지막 weight propagation" 이슈와 동일)
// ===========================================================================
module bram_c2_to_pool (
    input  wire         clka,
    input  wire         ena,
    input  wire         wea,
    input  wire [10:0]  addra,
    input  wire [127:0] dina,

    input  wire         clkb,
    input  wire         enb,
    input  wire [10:0]  addrb,
    output reg  signed [127:0] doutb,
    input  wire         regceb                 // ★ 출력 reg CE — engine 이 1'b1 상수 결선 (always-follow)
);
    reg [127:0] mem [0:2047];
    reg signed [127:0] doutb_i;                // 1st stage: BRAM core read register (ENB gated)

    // 실제 BMG sim 기본 초기값(0) 모사 — 미기록 셀/출력reg 가 X 로 남지 않게 (bram_c1_to_c2 와 동일).
    integer mi_init;
    initial begin
        for (mi_init = 0; mi_init < 2048; mi_init = mi_init + 1) mem[mi_init] = 128'd0;
        doutb_i = 128'd0; doutb = 128'd0;
    end

    always @(posedge clka) if (ena && wea) mem[addra] <= dina;

    // L=2: core read register (ENB) + output register (REGCEB gated, engine ties 1 → always-follow)
    //   ★ conv weight BMG 와 동일 패턴: 마지막 read(p11) 직후 ENB=0 이어도 REGCEB=1 이라
    //   core 가 hold 한 p11 을 output reg 가 propagate. REGCEB 미노출 시 실 IP 는 ENB-gated 로
    //   동작 → p11 누락 → maxpool max 작아짐 (docs/ip_spec/block_memory_generator.md §3.4 정정).
    always @(posedge clkb) begin
        if (enb)    doutb_i <= mem[addrb];     // core: ENB gated
        if (regceb) doutb   <= doutb_i;        // output reg: REGCEB gated (engine ties 1)
    end
endmodule


// ===========================================================================
// fc_weight_bram : SDP 512b × 1024, L=2 (Primitive Output Register + REGCEB tie1)
//   Symmetric: Port A 512b write (byte-write, ×1024) / Port B 512b read (720 used).
//   1 word = 16ch × 32b SIMD-A (A=W1*2^17+W0) — gen 산출 그대로 (재조립 없음).
//   (tb_fc_engine.v 의 behavioral 정의와 동일 거동)
// ===========================================================================
module fc_weight_bram (
    input  wire         clka,
    input  wire         ena,
    input  wire [63:0]  wea,                // 512-bit byte-write (AXI WSTRB 직결)
    input  wire [9:0]   addra,
    input  wire [511:0] dina,

    input  wire         clkb,
    input  wire         enb,
    input  wire [9:0]   addrb,
    output reg  [511:0] doutb,
    input  wire         regceb              // 출력 reg CE — engine 이 1'b1 결선 (always-follow)
);
    reg [511:0] mem [0:1023];
    reg [511:0] doutb_i;
    integer b, mi_init;

    initial begin
        for (mi_init = 0; mi_init < 1024; mi_init = mi_init + 1) mem[mi_init] = 512'd0;
        doutb_i = 512'd0; doutb = 512'd0;
    end

    always @(posedge clka) if (ena)
        for (b = 0; b < 64; b = b + 1)
            if (wea[b]) mem[addra][b*8 +: 8] <= dina[b*8 +: 8];

    // L=2: core read register (ENB) + output register (REGCEB gated, engine ties 1)
    always @(posedge clkb) begin
        if (enb)    doutb_i <= mem[addrb];  // core: ENB gated
        if (regceb) doutb   <= doutb_i;     // output reg: REGCEB gated (engine ties 1)
    end
endmodule


// ===========================================================================
// bram_pool_to_fc : 128b × 512, L=2 (maxpool write Port A / fc read Port B)
//   cnn_accelerator 의 inter-layer poolfc 버퍼. 300MHz: L=1→L=2 (fc_engine 정렬).
// ===========================================================================
module bram_pool_to_fc (
    input  wire         clka,
    input  wire         ena,
    input  wire         wea,
    input  wire [8:0]   addra,
    input  wire [127:0] dina,

    input  wire         clkb,
    input  wire         enb,
    input  wire [8:0]   addrb,
    output reg  [127:0] doutb,
    input  wire         regceb                 // ★ 출력 reg CE — cnn_accelerator 가 1'b1 결선 (always-follow)
);
    reg [127:0] mem [0:511];
    reg [127:0] doutb_i;                       // 1st stage: BRAM core read register (ENB gated)

    // 실제 BMG sim 기본 초기값(0) 모사 — 미기록 셀/출력reg 가 X 로 남지 않게 (bram_c1_to_c2 와 동일).
    integer mi_init;
    initial begin
        for (mi_init = 0; mi_init < 512; mi_init = mi_init + 1) mem[mi_init] = 128'd0;
        doutb_i = 128'd0; doutb = 128'd0;
    end

    always @(posedge clka) if (ena && wea) mem[addra] <= dina;

    // L=2: core read register (ENB) + output register (REGCEB gated, engine ties 1 → always-follow)
    //   ★ FC 마지막 read (pair4 sp143) 직후 ENB(=comp_v)=0 이어도 REGCEB=1 이라야 sp143 이
    //   doutb 까지 전파. REGCEB 미노출 시 실 IP 는 ENB-gated → sp143 누락 → pair4 logit(8,9) 오류
    //   (bram_c2_to_pool 의 p11 누락과 동일 원인). docs/ip_spec/block_memory_generator.md §4 정정.
    always @(posedge clkb) begin
        if (enb)    doutb_i <= mem[addrb];     // core: ENB gated
        if (regceb) doutb   <= doutb_i;        // output reg: REGCEB gated (engine ties 1)
    end
endmodule

// ===========================================================================
// bram_output : Port A 8-bit write (×16384), Port B 32-bit read (×4096), L=1
//   bram_input 의 거울 — PL 이 result 1 byte 누적(Port A) / PS 가 32b read(Port B).
//   word read → 4 byte little-endian (byte 4k = doutb[7:0]). REGCEB 미노출(L=1).
//   independent-clock IP 지만 TB/RTL 에선 clka=clkb=clk 로 묶어 사용 (common 동작).
// ===========================================================================
module bram_output (
    input  wire        clka,
    input  wire        ena,
    input  wire        wea,                  // 1-bit (Byte Write Disable)
    input  wire [13:0] addra,
    input  wire [7:0]  dina,

    input  wire        clkb,
    input  wire        enb,
    input  wire [11:0] addrb,
    output reg  [31:0] doutb
);
    reg [7:0] mem [0:16383];

    integer mi_init;
    initial begin
        for (mi_init = 0; mi_init < 16384; mi_init = mi_init + 1) mem[mi_init] = 8'd0;
        doutb = 32'd0;
    end

    // Port A : 8-bit write (ENA AND WEA)
    always @(posedge clka) if (ena && wea) mem[addra] <= dina;

    // Port B : 32-bit read, L=1 (core read register, ENB gated). word k = byte 4k..4k+3 LE.
    always @(posedge clkb) begin
        if (enb) doutb <= { mem[{addrb, 2'b00} + 14'd3],
                            mem[{addrb, 2'b00} + 14'd2],
                            mem[{addrb, 2'b00} + 14'd1],
                            mem[{addrb, 2'b00} + 14'd0] };
    end
endmodule
