+++
title = "SV Verification Directory"
author = ["Kiran"]
date = 2024-06-27T16:53:00-04:00
tags = ["toc"]
draft = false
css = "../../zcustom.css"
+++

In the rapidly evolving world of digital design, verification is paramount to ensuring that designs function correctly and efficiently. SystemVerilog, an extension of the Verilog hardware description language, has become a critical tool for verification engineers. This blog post aims to introduce SystemVerilog verification, highlighting its significance, features, and basic concepts to help you get started on your verification journey.


## Layered Testbench {#layered-testbench}

1.  Testbench overview


## Data Types {#data-types}

1.  [Logic Type]({{< relref "2024_06_28_14_48_33_logic_type.md" >}})
2.  [Fixed-Size Arrays]({{< relref "2024_06_29_23_25_03_fixed_size_arrays.md" >}})
3.  [Packed and Unpacked Array]({{< relref "2024_06_29_23_39_49_packed_and_unpacked_array.md" >}})
4.  [Dynamic Arrays]({{< relref "2024_07_01_15_56_35_dynamic_arrays.md" >}})
5.  [Queues]({{< relref "2024_07_01_23_35_47_queues.md" >}})
6.  [Associative Arrays]({{< relref "2024_07_02_00_18_56_associative_arrays.md" >}})
7.  [Array Methods]({{< relref "2024_07_02_09_48_08_array_methods.md" >}})
8.  [Enumeration]({{< relref "2024_07_02_15_05_30_enumeration.md" >}})
9.  [Structures]({{< relref "2024_07_02_16_54_49_structures.md" >}})
10. Streaming Operator


## Type Converstion {#type-converstion}

1.  [Static Cast]({{< relref "2024_07_02_18_32_19_static_cast.md" >}})
2.  [Dynamic Cast]({{< relref "2024_07_02_18_41_56_dynamic_cast.md" >}})


## Flow Control {#flow-control}

1.  For Loop and Foreach
2.  Do While Loop
3.  Repeat and Forever
4.  Break and Continue
5.  Event
