// Seed: 3757950498
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output id_3,
    output reg id_4,
    output logic id_5
    , id_11,
    input id_6,
    input id_7,
    output supply1 id_8,
    input logic id_9,
    input id_10
);
  assign id_8[1'b0] = id_9;
  assign id_4 = 1;
  initial begin
    id_11 <= 1;
    if (1) id_4 = ((id_6) == 1);
    else begin
      id_4 <= 1;
      id_3 <= 1;
    end
    id_3 <= 1;
    id_4 = 1;
  end
endmodule
