
;; Function TI1_Config (TI1_Config, funcdef_no=116, decl_uid=5233, cgraph_uid=116, symbol_order=116)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 83 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":2226 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 84 [ TIM_ICPolarity ])
        (reg:SI 11 a1 [ TIM_ICPolarity ])) "../Peripheral/src/ch32v30x_tim.c":2226 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 85 [ TIM_ICSelection ])
        (reg:SI 12 a2 [ TIM_ICSelection ])) "../Peripheral/src/ch32v30x_tim.c":2226 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 86 [ TIM_ICFilter ])
        (reg:SI 13 a3 [ TIM_ICFilter ])) "../Peripheral/src/ch32v30x_tim.c":2226 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2227 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI tmpccmr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2227 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2227 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2229 -1
     (nil))
(insn 14 12 15 2 (set (reg:HI 88)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_7(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2229 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 88))) "../Peripheral/src/ch32v30x_tim.c":2229 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 89)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Peripheral/src/ch32v30x_tim.c":2229 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 89) 0))) "../Peripheral/src/ch32v30x_tim.c":2229 -1
     (nil))
(insn 18 17 19 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_7(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2229 -1
     (nil))
(debug_insn 19 18 21 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2230 -1
     (nil))
(insn 21 19 22 2 (set (reg:HI 91)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_7(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2230 -1
     (nil))
(insn 22 21 23 2 (set (reg/v:SI 77 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 91))) "../Peripheral/src/ch32v30x_tim.c":2230 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 77 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2230 -1
     (nil))
(debug_insn 24 23 26 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2231 -1
     (nil))
(insn 26 24 27 2 (set (reg:HI 93)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_7(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2231 -1
     (nil))
(insn 27 26 28 2 (set (reg/v:SI 78 [ tmpccer ])
        (zero_extend:SI (reg:HI 93))) "../Peripheral/src/ch32v30x_tim.c":2231 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 78 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2231 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2232 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 94)
        (and:SI (reg/v:SI 77 [ tmpccmr1 ])
            (const_int -244 [0xffffffffffffff0c]))) "../Peripheral/src/ch32v30x_tim.c":2232 -1
     (nil))
(insn 31 30 32 2 (set (reg/v:SI 79 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 94) 0))) "../Peripheral/src/ch32v30x_tim.c":2232 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 79 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2232 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2233 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 95)
        (ashift:SI (reg/v:SI 86 [ TIM_ICFilter ])
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":2233 -1
     (nil))
(insn 35 34 36 2 (set (reg:HI 96)
        (subreg:HI (reg:SI 95) 0)) "../Peripheral/src/ch32v30x_tim.c":2233 -1
     (nil))
(insn 36 35 37 2 (set (reg:SI 97)
        (ior:SI (reg/v:SI 85 [ TIM_ICSelection ])
            (subreg:SI (reg:HI 96) 0))) "../Peripheral/src/ch32v30x_tim.c":2233 -1
     (nil))
(insn 37 36 38 2 (set (reg:HI 98)
        (subreg:HI (reg:SI 97) 0)) "../Peripheral/src/ch32v30x_tim.c":2233 -1
     (nil))
(insn 38 37 39 2 (set (reg:SI 99)
        (ior:SI (reg/v:SI 79 [ tmpccmr1 ])
            (subreg:SI (reg:HI 98) 0))) "../Peripheral/src/ch32v30x_tim.c":2233 -1
     (nil))
(insn 39 38 40 2 (set (reg/v:SI 80 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 99) 0))) "../Peripheral/src/ch32v30x_tim.c":2233 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 80 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2233 -1
     (nil))
(debug_insn 41 40 42 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2235 -1
     (nil))
(debug_insn 42 41 43 2 (var_location:HI tmpccer (and:HI (subreg:HI (reg/v:SI 78 [ tmpccer ]) 0)
        (const_int -3 [0xfffffffffffffffd]))) "../Peripheral/src/ch32v30x_tim.c":2235 -1
     (nil))
(debug_insn 43 42 44 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2236 -1
     (nil))
(insn 44 43 45 2 (set (reg:SI 100)
        (and:SI (reg/v:SI 78 [ tmpccer ])
            (const_int -3 [0xfffffffffffffffd]))) "../Peripheral/src/ch32v30x_tim.c":2235 -1
     (nil))
(insn 45 44 46 2 (set (reg:HI 101)
        (subreg:HI (reg:SI 100) 0)) "../Peripheral/src/ch32v30x_tim.c":2236 -1
     (nil))
(insn 46 45 47 2 (set (reg:SI 102)
        (ior:SI (reg/v:SI 84 [ TIM_ICPolarity ])
            (subreg:SI (reg:HI 101) 0))) "../Peripheral/src/ch32v30x_tim.c":2236 -1
     (nil))
(insn 47 46 48 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 102) 0))) "../Peripheral/src/ch32v30x_tim.c":2236 -1
     (nil))
(insn 48 47 49 2 (set (reg:SI 103)
        (ior:SI (reg:SI 76 [ _5 ])
            (const_int 1 [0x1]))) "../Peripheral/src/ch32v30x_tim.c":2236 -1
     (nil))
(insn 49 48 50 2 (set (reg/v:SI 82 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 103) 0))) "../Peripheral/src/ch32v30x_tim.c":2236 -1
     (nil))
(debug_insn 50 49 51 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 82 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2236 -1
     (nil))
(debug_insn 51 50 52 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2238 -1
     (nil))
(insn 52 51 53 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_7(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 80 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2238 -1
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2239 -1
     (nil))
(insn 54 53 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_7(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 82 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2239 -1
     (nil))

;; Function TI2_Config (TI2_Config, funcdef_no=117, decl_uid=5238, cgraph_uid=117, symbol_order=117)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 85 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":2265 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 86 [ TIM_ICPolarity ])
        (reg:SI 11 a1 [ TIM_ICPolarity ])) "../Peripheral/src/ch32v30x_tim.c":2265 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 87 [ TIM_ICSelection ])
        (reg:SI 12 a2 [ TIM_ICSelection ])) "../Peripheral/src/ch32v30x_tim.c":2265 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 88 [ TIM_ICFilter ])
        (reg:SI 13 a3 [ TIM_ICFilter ])) "../Peripheral/src/ch32v30x_tim.c":2265 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2266 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI tmpccmr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2266 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2266 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:HI tmp (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2266 -1
     (nil))
(debug_insn 13 12 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2268 -1
     (nil))
(insn 15 13 16 2 (set (reg:HI 90)
        (mem/v:HI (plus:SI (reg/v/f:SI 85 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_7(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2268 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 90))) "../Peripheral/src/ch32v30x_tim.c":2268 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 91)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -17 [0xffffffffffffffef]))) "../Peripheral/src/ch32v30x_tim.c":2268 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 91) 0))) "../Peripheral/src/ch32v30x_tim.c":2268 -1
     (nil))
(insn 19 18 20 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 85 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_7(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2268 -1
     (nil))
(debug_insn 20 19 22 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2269 -1
     (nil))
(insn 22 20 23 2 (set (reg:HI 93)
        (mem/v:HI (plus:SI (reg/v/f:SI 85 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_7(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2269 -1
     (nil))
(insn 23 22 24 2 (set (reg/v:SI 77 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 93))) "../Peripheral/src/ch32v30x_tim.c":2269 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 77 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2269 -1
     (nil))
(debug_insn 25 24 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2270 -1
     (nil))
(insn 27 25 28 2 (set (reg:HI 95)
        (mem/v:HI (plus:SI (reg/v/f:SI 85 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_7(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2270 -1
     (nil))
(insn 28 27 29 2 (set (reg/v:SI 78 [ tmpccer ])
        (zero_extend:SI (reg:HI 95))) "../Peripheral/src/ch32v30x_tim.c":2270 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 78 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2270 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2271 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:HI tmp (ashift:HI (subreg:HI (reg/v:SI 86 [ TIM_ICPolarity ]) 0)
        (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":2271 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2272 -1
     (nil))
(insn 33 32 34 2 (set (reg:SI 98)
        (const_int 4096 [0x1000])) "../Peripheral/src/ch32v30x_tim.c":2272 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 97)
        (plus:SI (reg:SI 98)
            (const_int -769 [0xfffffffffffffcff]))) "../Peripheral/src/ch32v30x_tim.c":2272 -1
     (expr_list:REG_EQUAL (const_int 3327 [0xcff])
        (nil)))
(insn 35 34 36 2 (set (reg:SI 96)
        (and:SI (reg/v:SI 77 [ tmpccmr1 ])
            (reg:SI 97))) "../Peripheral/src/ch32v30x_tim.c":2272 -1
     (nil))
(insn 36 35 37 2 (set (reg/v:SI 80 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 96) 0))) "../Peripheral/src/ch32v30x_tim.c":2272 -1
     (nil))
(debug_insn 37 36 38 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 80 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2272 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2273 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:HI tmpccmr1 (ior:HI (ashift:HI (subreg:HI (reg/v:SI 88 [ TIM_ICFilter ]) 0)
            (const_int 12 [0xc]))
        (subreg:HI (reg/v:SI 80 [ tmpccmr1 ]) 0))) "../Peripheral/src/ch32v30x_tim.c":2273 -1
     (nil))
(debug_insn 40 39 41 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2274 -1
     (nil))
(insn 41 40 42 2 (set (reg:SI 99)
        (ashift:SI (reg/v:SI 88 [ TIM_ICFilter ])
            (const_int 12 [0xc]))) "../Peripheral/src/ch32v30x_tim.c":2273 -1
     (nil))
(insn 42 41 43 2 (set (reg:SI 100)
        (ashift:SI (reg/v:SI 87 [ TIM_ICSelection ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":2274 -1
     (nil))
(insn 43 42 44 2 (set (reg:HI 101)
        (subreg:HI (reg:SI 99) 0)) "../Peripheral/src/ch32v30x_tim.c":2274 -1
     (nil))
(insn 44 43 45 2 (set (reg:HI 102)
        (subreg:HI (reg:SI 100) 0)) "../Peripheral/src/ch32v30x_tim.c":2274 -1
     (nil))
(insn 45 44 46 2 (set (reg:SI 103)
        (ior:SI (subreg:SI (reg:HI 101) 0)
            (subreg:SI (reg:HI 102) 0))) "../Peripheral/src/ch32v30x_tim.c":2274 -1
     (nil))
(insn 46 45 47 2 (set (reg:HI 104)
        (subreg:HI (reg:SI 103) 0)) "../Peripheral/src/ch32v30x_tim.c":2274 -1
     (nil))
(insn 47 46 48 2 (set (reg:SI 105)
        (ior:SI (reg/v:SI 80 [ tmpccmr1 ])
            (subreg:SI (reg:HI 104) 0))) "../Peripheral/src/ch32v30x_tim.c":2274 -1
     (nil))
(insn 48 47 49 2 (set (reg/v:SI 81 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 105) 0))) "../Peripheral/src/ch32v30x_tim.c":2274 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 81 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2274 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2276 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:HI tmpccer (and:HI (subreg:HI (reg/v:SI 78 [ tmpccer ]) 0)
        (const_int -33 [0xffffffffffffffdf]))) "../Peripheral/src/ch32v30x_tim.c":2276 -1
     (nil))
(debug_insn 52 51 53 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2277 -1
     (nil))
(insn 53 52 54 2 (set (reg:SI 106)
        (ashift:SI (reg/v:SI 86 [ TIM_ICPolarity ])
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":2271 -1
     (nil))
(insn 54 53 55 2 (set (reg:SI 107)
        (and:SI (reg/v:SI 78 [ tmpccer ])
            (const_int -33 [0xffffffffffffffdf]))) "../Peripheral/src/ch32v30x_tim.c":2276 -1
     (nil))
(insn 55 54 56 2 (set (reg:HI 108)
        (subreg:HI (reg:SI 106) 0)) "../Peripheral/src/ch32v30x_tim.c":2277 -1
     (nil))
(insn 56 55 57 2 (set (reg:HI 109)
        (subreg:HI (reg:SI 107) 0)) "../Peripheral/src/ch32v30x_tim.c":2277 -1
     (nil))
(insn 57 56 58 2 (set (reg:SI 110)
        (ior:SI (subreg:SI (reg:HI 108) 0)
            (subreg:SI (reg:HI 109) 0))) "../Peripheral/src/ch32v30x_tim.c":2277 -1
     (nil))
(insn 58 57 59 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 110) 0))) "../Peripheral/src/ch32v30x_tim.c":2277 -1
     (nil))
(insn 59 58 60 2 (set (reg:SI 111)
        (ior:SI (reg:SI 76 [ _5 ])
            (const_int 16 [0x10]))) "../Peripheral/src/ch32v30x_tim.c":2277 -1
     (nil))
(insn 60 59 61 2 (set (reg/v:SI 83 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 111) 0))) "../Peripheral/src/ch32v30x_tim.c":2277 -1
     (nil))
(debug_insn 61 60 62 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 83 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2277 -1
     (nil))
(debug_insn 62 61 63 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2279 -1
     (nil))
(insn 63 62 64 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 85 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_7(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 81 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2279 -1
     (nil))
(debug_insn 64 63 65 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2280 -1
     (nil))
(insn 65 64 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 85 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_7(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 83 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2280 -1
     (nil))

;; Function TIM_DeInit (TIM_DeInit, funcdef_no=29, decl_uid=4964, cgraph_uid=29, symbol_order=29)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 21 from 23 to 24.
Redirecting jump 38 from 23 to 24.
Redirecting jump 55 from 23 to 24.
Redirecting jump 71 from 23 to 24.
Redirecting jump 87 from 23 to 24.
Redirecting jump 104 from 23 to 24.
Redirecting jump 121 from 23 to 24.
Redirecting jump 138 from 23 to 24.
Redirecting jump 154 from 23 to 24.
Edge 21->23 redirected to 24
Merging block 23 into block 22...
Merged blocks 22 and 23.
Merged 22 and 23 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":41 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":42 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 74)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":42 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 73)
        (plus:SI (reg:SI 74)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":42 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ TIMx ])
                (reg:SI 73))
            (label_ref 23)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":42 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 23)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 11 10 12 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":44 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":44 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 75)
        (const_int 4096 [0x1000])) "../Peripheral/src/ch32v30x_tim.c":44 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 10 a0)
        (plus:SI (reg:SI 75)
            (const_int -2048 [0xfffffffffffff800]))) "../Peripheral/src/ch32v30x_tim.c":44 -1
     (expr_list:REG_EQUAL (const_int 2048 [0x800])
        (nil)))
(call_insn 15 14 16 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>) [0 RCC_APB2PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":44 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 16 15 17 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":45 -1
     (nil))
(insn 17 16 18 4 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":45 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 76)
        (const_int 4096 [0x1000])) "../Peripheral/src/ch32v30x_tim.c":45 -1
     (nil))
(insn 19 18 20 4 (set (reg:SI 10 a0)
        (plus:SI (reg:SI 76)
            (const_int -2048 [0xfffffffffffff800]))) "../Peripheral/src/ch32v30x_tim.c":45 -1
     (expr_list:REG_EQUAL (const_int 2048 [0x800])
        (nil)))
(call_insn 20 19 21 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>) [0 RCC_APB2PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":45 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 21 20 22 4 (set (pc)
        (label_ref:SI 173)) 250 {jump}
     (nil)
 -> 173)
(barrier 22 21 23)
(code_label 23 22 24 5 4 (nil) [1 uses])
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":47 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 78)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":47 -1
     (nil))
(insn 27 26 28 5 (set (reg:SI 77)
        (plus:SI (reg:SI 78)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_tim.c":47 -1
     (expr_list:REG_EQUAL (const_int 1073820672 [0x40013400])
        (nil)))
(jump_insn 28 27 29 5 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ TIMx ])
                (reg:SI 77))
            (label_ref 40)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":47 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 40)
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 6 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":49 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":49 -1
     (nil))
(insn 32 31 33 6 (set (reg:SI 10 a0)
        (const_int 8192 [0x2000])) "../Peripheral/src/ch32v30x_tim.c":49 -1
     (nil))
(call_insn 33 32 34 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>) [0 RCC_APB2PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":49 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 34 33 35 6 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":50 -1
     (nil))
(insn 35 34 36 6 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":50 -1
     (nil))
(insn 36 35 37 6 (set (reg:SI 10 a0)
        (const_int 8192 [0x2000])) "../Peripheral/src/ch32v30x_tim.c":50 -1
     (nil))
(call_insn 37 36 38 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>) [0 RCC_APB2PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":50 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 38 37 39 6 (set (pc)
        (label_ref:SI 173)) 250 {jump}
     (nil)
 -> 173)
(barrier 39 38 40)
(code_label 40 39 41 7 6 (nil) [1 uses])
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":52 -1
     (nil))
(insn 43 42 44 7 (set (reg:SI 80)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":52 -1
     (nil))
(insn 44 43 45 7 (set (reg:SI 79)
        (plus:SI (reg:SI 80)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":52 -1
     (expr_list:REG_EQUAL (const_int 1073826816 [0x40014c00])
        (nil)))
(jump_insn 45 44 46 7 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ TIMx ])
                (reg:SI 79))
            (label_ref 57)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":52 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 57)
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":54 -1
     (nil))
(insn 48 47 49 8 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":54 -1
     (nil))
(insn 49 48 50 8 (set (reg:SI 10 a0)
        (const_int 524288 [0x80000])) "../Peripheral/src/ch32v30x_tim.c":54 -1
     (nil))
(call_insn 50 49 51 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>) [0 RCC_APB2PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":54 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 51 50 52 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":55 -1
     (nil))
(insn 52 51 53 8 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":55 -1
     (nil))
(insn 53 52 54 8 (set (reg:SI 10 a0)
        (const_int 524288 [0x80000])) "../Peripheral/src/ch32v30x_tim.c":55 -1
     (nil))
(call_insn 54 53 55 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>) [0 RCC_APB2PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":55 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 55 54 56 8 (set (pc)
        (label_ref:SI 173)) 250 {jump}
     (nil)
 -> 173)
(barrier 56 55 57)
(code_label 57 56 58 9 7 (nil) [1 uses])
(note 58 57 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":57 -1
     (nil))
(insn 60 59 61 9 (set (reg:SI 81)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":57 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ TIMx ])
                (reg:SI 81))
            (label_ref 73)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":57 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 73)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 10 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":59 -1
     (nil))
(insn 64 63 65 10 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":59 -1
     (nil))
(insn 65 64 66 10 (set (reg:SI 10 a0)
        (const_int 1048576 [0x100000])) "../Peripheral/src/ch32v30x_tim.c":59 -1
     (nil))
(call_insn 66 65 67 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>) [0 RCC_APB2PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":59 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 67 66 68 10 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":60 -1
     (nil))
(insn 68 67 69 10 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":60 -1
     (nil))
(insn 69 68 70 10 (set (reg:SI 10 a0)
        (const_int 1048576 [0x100000])) "../Peripheral/src/ch32v30x_tim.c":60 -1
     (nil))
(call_insn 70 69 71 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>) [0 RCC_APB2PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":60 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0698b5a0 RCC_APB2PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 71 70 72 10 (set (pc)
        (label_ref:SI 173)) 250 {jump}
     (nil)
 -> 173)
(barrier 72 71 73)
(code_label 73 72 74 11 8 (nil) [1 uses])
(note 74 73 75 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 11 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":62 -1
     (nil))
(insn 76 75 77 11 (set (reg:SI 82)
        (const_int 1073741824 [0x40000000])) "../Peripheral/src/ch32v30x_tim.c":62 -1
     (nil))
(jump_insn 77 76 78 11 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ TIMx ])
                (reg:SI 82))
            (label_ref 89)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":62 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 89)
(note 78 77 79 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 12 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":64 -1
     (nil))
(insn 80 79 81 12 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":64 -1
     (nil))
(insn 81 80 82 12 (set (reg:SI 10 a0)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":64 -1
     (nil))
(call_insn 82 81 83 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":64 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 83 82 84 12 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":65 -1
     (nil))
(insn 84 83 85 12 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":65 -1
     (nil))
(insn 85 84 86 12 (set (reg:SI 10 a0)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":65 -1
     (nil))
(call_insn 86 85 87 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":65 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 87 86 88 12 (set (pc)
        (label_ref:SI 173)) 250 {jump}
     (nil)
 -> 173)
(barrier 88 87 89)
(code_label 89 88 90 13 9 (nil) [1 uses])
(note 90 89 91 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 92 13 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":67 -1
     (nil))
(insn 92 91 93 13 (set (reg:SI 84)
        (const_int 1073741824 [0x40000000])) "../Peripheral/src/ch32v30x_tim.c":67 -1
     (nil))
(insn 93 92 94 13 (set (reg:SI 83)
        (plus:SI (reg:SI 84)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_tim.c":67 -1
     (expr_list:REG_EQUAL (const_int 1073742848 [0x40000400])
        (nil)))
(jump_insn 94 93 95 13 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ TIMx ])
                (reg:SI 83))
            (label_ref 106)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":67 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 106)
(note 95 94 96 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 14 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":69 -1
     (nil))
(insn 97 96 98 14 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":69 -1
     (nil))
(insn 98 97 99 14 (set (reg:SI 10 a0)
        (const_int 2 [0x2])) "../Peripheral/src/ch32v30x_tim.c":69 -1
     (nil))
(call_insn 99 98 100 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":69 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 100 99 101 14 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":70 -1
     (nil))
(insn 101 100 102 14 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":70 -1
     (nil))
(insn 102 101 103 14 (set (reg:SI 10 a0)
        (const_int 2 [0x2])) "../Peripheral/src/ch32v30x_tim.c":70 -1
     (nil))
(call_insn 103 102 104 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":70 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 104 103 105 14 (set (pc)
        (label_ref:SI 173)) 250 {jump}
     (nil)
 -> 173)
(barrier 105 104 106)
(code_label 106 105 107 15 10 (nil) [1 uses])
(note 107 106 108 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 108 107 109 15 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":72 -1
     (nil))
(insn 109 108 110 15 (set (reg:SI 86)
        (const_int 1073745920 [0x40001000])) "../Peripheral/src/ch32v30x_tim.c":72 -1
     (nil))
(insn 110 109 111 15 (set (reg:SI 85)
        (plus:SI (reg:SI 86)
            (const_int -2048 [0xfffffffffffff800]))) "../Peripheral/src/ch32v30x_tim.c":72 -1
     (expr_list:REG_EQUAL (const_int 1073743872 [0x40000800])
        (nil)))
(jump_insn 111 110 112 15 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ TIMx ])
                (reg:SI 85))
            (label_ref 123)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":72 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 123)
(note 112 111 113 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 113 112 114 16 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":74 -1
     (nil))
(insn 114 113 115 16 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":74 -1
     (nil))
(insn 115 114 116 16 (set (reg:SI 10 a0)
        (const_int 4 [0x4])) "../Peripheral/src/ch32v30x_tim.c":74 -1
     (nil))
(call_insn 116 115 117 16 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":74 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 117 116 118 16 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":75 -1
     (nil))
(insn 118 117 119 16 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":75 -1
     (nil))
(insn 119 118 120 16 (set (reg:SI 10 a0)
        (const_int 4 [0x4])) "../Peripheral/src/ch32v30x_tim.c":75 -1
     (nil))
(call_insn 120 119 121 16 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":75 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 121 120 122 16 (set (pc)
        (label_ref:SI 173)) 250 {jump}
     (nil)
 -> 173)
(barrier 122 121 123)
(code_label 123 122 124 17 11 (nil) [1 uses])
(note 124 123 125 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 126 17 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":77 -1
     (nil))
(insn 126 125 127 17 (set (reg:SI 88)
        (const_int 1073745920 [0x40001000])) "../Peripheral/src/ch32v30x_tim.c":77 -1
     (nil))
(insn 127 126 128 17 (set (reg:SI 87)
        (plus:SI (reg:SI 88)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":77 -1
     (expr_list:REG_EQUAL (const_int 1073744896 [0x40000c00])
        (nil)))
(jump_insn 128 127 129 17 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ TIMx ])
                (reg:SI 87))
            (label_ref 140)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":77 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 140)
(note 129 128 130 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 130 129 131 18 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":79 -1
     (nil))
(insn 131 130 132 18 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":79 -1
     (nil))
(insn 132 131 133 18 (set (reg:SI 10 a0)
        (const_int 8 [0x8])) "../Peripheral/src/ch32v30x_tim.c":79 -1
     (nil))
(call_insn 133 132 134 18 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":79 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 134 133 135 18 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":80 -1
     (nil))
(insn 135 134 136 18 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":80 -1
     (nil))
(insn 136 135 137 18 (set (reg:SI 10 a0)
        (const_int 8 [0x8])) "../Peripheral/src/ch32v30x_tim.c":80 -1
     (nil))
(call_insn 137 136 138 18 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":80 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 138 137 139 18 (set (pc)
        (label_ref:SI 173)) 250 {jump}
     (nil)
 -> 173)
(barrier 139 138 140)
(code_label 140 139 141 19 12 (nil) [1 uses])
(note 141 140 142 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 19 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":82 -1
     (nil))
(insn 143 142 144 19 (set (reg:SI 89)
        (const_int 1073745920 [0x40001000])) "../Peripheral/src/ch32v30x_tim.c":82 -1
     (nil))
(jump_insn 144 143 145 19 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ TIMx ])
                (reg:SI 89))
            (label_ref 156)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":82 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 156)
(note 145 144 146 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 20 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":84 -1
     (nil))
(insn 147 146 148 20 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":84 -1
     (nil))
(insn 148 147 149 20 (set (reg:SI 10 a0)
        (const_int 16 [0x10])) "../Peripheral/src/ch32v30x_tim.c":84 -1
     (nil))
(call_insn 149 148 150 20 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":84 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 150 149 151 20 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":85 -1
     (nil))
(insn 151 150 152 20 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":85 -1
     (nil))
(insn 152 151 153 20 (set (reg:SI 10 a0)
        (const_int 16 [0x10])) "../Peripheral/src/ch32v30x_tim.c":85 -1
     (nil))
(call_insn 153 152 154 20 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":85 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 154 153 155 20 (set (pc)
        (label_ref:SI 173)) 250 {jump}
     (nil)
 -> 173)
(barrier 155 154 156)
(code_label 156 155 157 21 13 (nil) [1 uses])
(note 157 156 158 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 158 157 159 21 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":87 -1
     (nil))
(insn 159 158 160 21 (set (reg:SI 91)
        (const_int 1073745920 [0x40001000])) "../Peripheral/src/ch32v30x_tim.c":87 -1
     (nil))
(insn 160 159 161 21 (set (reg:SI 90)
        (plus:SI (reg:SI 91)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_tim.c":87 -1
     (expr_list:REG_EQUAL (const_int 1073746944 [0x40001400])
        (nil)))
(jump_insn 161 160 162 21 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ TIMx ])
                (reg:SI 90))
            (label_ref:SI 173)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":87 180 {*branchsi}
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 173)
(note 162 161 163 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 163 162 164 22 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":89 -1
     (nil))
(insn 164 163 165 22 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":89 -1
     (nil))
(insn 165 164 166 22 (set (reg:SI 10 a0)
        (const_int 32 [0x20])) "../Peripheral/src/ch32v30x_tim.c":89 -1
     (nil))
(call_insn 166 165 167 22 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":89 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 167 166 168 22 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":90 -1
     (nil))
(insn 168 167 169 22 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":90 -1
     (nil))
(insn 169 168 170 22 (set (reg:SI 10 a0)
        (const_int 32 [0x20])) "../Peripheral/src/ch32v30x_tim.c":90 -1
     (nil))
(call_insn 170 169 173 22 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":90 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0698b618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(code_label 173 170 174 24 3 (nil) [10 uses])
(note 174 173 0 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_TimeBaseInit (TIM_TimeBaseInit, funcdef_no=30, decl_uid=4967, cgraph_uid=30, symbol_order=30)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23

;; Generating RTL for gimple basic block 24

;; Generating RTL for gimple basic block 25


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 27 into block 26...
Merged blocks 26 and 27.
Merged 26 and 27 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 85 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":107 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 86 [ TIM_TimeBaseInitStruct ])
        (reg:SI 11 a1 [ TIM_TimeBaseInitStruct ])) "../Peripheral/src/ch32v30x_tim.c":107 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":108 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpcr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":108 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":109 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI temper1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":109 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":110 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI temper1 (and:SI (lshiftrt:SI (mem:SI (const_int 536868612 [0x1ffff704]) [5 MEM[(uint32_t *)536868612B]+0 S4 A32])
            (const_int 4 [0x4]))
        (const_int 15 [0xf]))) "../Peripheral/src/ch32v30x_tim.c":110 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":111 -1
     (nil))
(insn 14 13 15 2 (set (reg:HI 87)
        (mem/v:HI (reg/v/f:SI 85 [ TIMx ]) [2 TIMx_16(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":111 -1
     (nil))
(insn 15 14 16 2 (set (reg/v:SI 81 [ tmpcr1 ])
        (zero_extend:SI (reg:HI 87))) "../Peripheral/src/ch32v30x_tim.c":111 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 81 [ tmpcr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":111 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 89)
        (const_int 536866816 [0x1ffff000])) "../Peripheral/src/ch32v30x_tim.c":110 -1
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 88)
        (plus:SI (reg:SI 89)
            (const_int 1796 [0x704]))) "../Peripheral/src/ch32v30x_tim.c":110 -1
     (expr_list:REG_EQUAL (const_int 536868612 [0x1ffff704])
        (nil)))
(insn 20 19 21 2 (set (reg:SI 91)
        (mem:SI (reg/f:SI 88) [5 MEM[(uint32_t *)536868612B]+0 S4 A32])) "../Peripheral/src/ch32v30x_tim.c":110 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 90)
        (lshiftrt:SI (reg:SI 91)
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":110 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 92 [ temper1 ])
        (and:SI (reg:SI 90)
            (const_int 15 [0xf]))) "../Peripheral/src/ch32v30x_tim.c":110 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 93)
        (plus:SI (reg:SI 92 [ temper1 ])
            (const_int -4 [0xfffffffffffffffc]))) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 94)
        (const_int 4 [0x4])) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (nil))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (gtu (reg:SI 93)
                (reg:SI 94))
            (label_ref 48)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 48)
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 4 (set (reg:SI 96)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (nil))
(insn 28 27 29 4 (set (reg:SI 95)
        (plus:SI (reg:SI 96)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 95))
            (label_ref 41)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 41)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg:SI 98)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (nil))
(insn 32 31 33 5 (set (reg:SI 97)
        (plus:SI (reg:SI 98)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (expr_list:REG_EQUAL (const_int 1073820672 [0x40013400])
        (nil)))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 97))
            (label_ref 41)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 41)
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 6 (set (reg:SI 100)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (nil))
(insn 36 35 37 6 (set (reg:SI 99)
        (plus:SI (reg:SI 100)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (expr_list:REG_EQUAL (const_int 1073826816 [0x40014c00])
        (nil)))
(jump_insn 37 36 38 6 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 99))
            (label_ref 41)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 41)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 7 (set (reg:SI 101)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (nil))
(jump_insn 40 39 41 7 (set (pc)
        (if_then_else (ne (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 101))
            (label_ref 55)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":113 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 55)
(code_label 41 40 42 8 19 (nil) [3 uses])
(note 42 41 43 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":115 -1
     (nil))
(insn 44 43 45 8 (set (reg:HI 102)
        (const_int 8192 [0x2000])) "../Peripheral/src/ch32v30x_tim.c":115 -1
     (nil))
(insn 45 44 46 8 (set (reg:SI 103)
        (ior:SI (reg/v:SI 81 [ tmpcr1 ])
            (subreg:SI (reg:HI 102) 0))) "../Peripheral/src/ch32v30x_tim.c":115 -1
     (nil))
(insn 46 45 47 8 (set (reg/v:SI 81 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 103) 0))) "../Peripheral/src/ch32v30x_tim.c":115 -1
     (nil))
(debug_insn 47 46 48 8 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 81 [ tmpcr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":115 -1
     (nil))
(code_label 48 47 49 9 18 (nil) [1 uses])
(note 49 48 50 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 9 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 81 [ tmpcr1 ]) 0)) -1
     (nil))
(debug_insn 51 50 52 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (nil))
(insn 52 51 53 9 (set (reg:SI 105)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (nil))
(insn 53 52 54 9 (set (reg:SI 104)
        (plus:SI (reg:SI 105)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 54 53 55 9 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 104))
            (label_ref 83)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (int_list:REG_BR_PROB 366069148 (nil))
 -> 83)
(code_label 55 54 56 10 20 (nil) [1 uses])
(note 56 55 57 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 10 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 81 [ tmpcr1 ]) 0)) -1
     (nil))
(insn 58 57 59 10 (set (reg:SI 106)
        (const_int 1073741824 [0x40000000])) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (nil))
(jump_insn 59 58 60 10 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 106))
            (label_ref 83)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 83)
(note 60 59 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 11 (set (reg:SI 108)
        (const_int 1073741824 [0x40000000])) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (nil))
(insn 62 61 63 11 (set (reg:SI 107)
        (plus:SI (reg:SI 108)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (expr_list:REG_EQUAL (const_int 1073742848 [0x40000400])
        (nil)))
(jump_insn 63 62 64 11 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 107))
            (label_ref 83)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 83)
(note 64 63 65 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 12 (set (reg:SI 110)
        (const_int 1073745920 [0x40001000])) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (nil))
(insn 66 65 67 12 (set (reg:SI 109)
        (plus:SI (reg:SI 110)
            (const_int -2048 [0xfffffffffffff800]))) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (expr_list:REG_EQUAL (const_int 1073743872 [0x40000800])
        (nil)))
(jump_insn 67 66 68 12 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 109))
            (label_ref 83)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 83)
(note 68 67 69 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 13 (set (reg:SI 112)
        (const_int 1073745920 [0x40001000])) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (nil))
(insn 70 69 71 13 (set (reg:SI 111)
        (plus:SI (reg:SI 112)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (expr_list:REG_EQUAL (const_int 1073744896 [0x40000c00])
        (nil)))
(jump_insn 71 70 72 13 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 111))
            (label_ref 83)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":118 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 83)
(note 72 71 73 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 14 (set (reg:SI 114)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":119 -1
     (nil))
(insn 74 73 75 14 (set (reg:SI 113)
        (plus:SI (reg:SI 114)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_tim.c":119 -1
     (expr_list:REG_EQUAL (const_int 1073820672 [0x40013400])
        (nil)))
(jump_insn 75 74 76 14 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 113))
            (label_ref 83)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":119 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 83)
(note 76 75 77 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 15 (set (reg:SI 116)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":119 -1
     (nil))
(insn 78 77 79 15 (set (reg:SI 115)
        (plus:SI (reg:SI 116)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":119 -1
     (expr_list:REG_EQUAL (const_int 1073826816 [0x40014c00])
        (nil)))
(jump_insn 79 78 80 15 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 115))
            (label_ref 83)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":119 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 83)
(note 80 79 81 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 82 16 (set (reg:SI 117)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":119 -1
     (nil))
(jump_insn 82 81 83 16 (set (pc)
        (if_then_else (ne (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 117))
            (label_ref 94)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":119 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 94)
(code_label 83 82 84 17 21 (nil) [7 uses])
(note 84 83 85 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 86 17 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":121 -1
     (nil))
(insn 86 85 87 17 (set (reg:SI 118)
        (and:SI (reg/v:SI 81 [ tmpcr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Peripheral/src/ch32v30x_tim.c":121 -1
     (nil))
(insn 87 86 88 17 (set (reg/v:SI 83 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 118) 0))) "../Peripheral/src/ch32v30x_tim.c":121 -1
     (nil))
(debug_insn 88 87 89 17 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 83 [ tmpcr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":121 -1
     (nil))
(debug_insn 89 88 90 17 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":122 -1
     (nil))
(insn 90 89 91 17 (set (reg:HI 119)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_TimeBaseInitStruct ])
                (const_int 2 [0x2])) [2 TIM_TimeBaseInitStruct_20(D)->TIM_CounterMode+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":122 -1
     (nil))
(insn 91 90 92 17 (set (reg:SI 120)
        (ior:SI (reg/v:SI 83 [ tmpcr1 ])
            (subreg:SI (reg:HI 119) 0))) "../Peripheral/src/ch32v30x_tim.c":122 -1
     (nil))
(insn 92 91 93 17 (set (reg/v:SI 81 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 120) 0))) "../Peripheral/src/ch32v30x_tim.c":122 -1
     (nil))
(debug_insn 93 92 94 17 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 81 [ tmpcr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":122 -1
     (nil))
(code_label 94 93 95 18 22 (nil) [1 uses])
(note 95 94 96 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 18 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 81 [ tmpcr1 ]) 0)) -1
     (nil))
(debug_insn 97 96 98 18 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":125 -1
     (nil))
(insn 98 97 99 18 (set (reg:SI 121)
        (const_int 1073745920 [0x40001000])) "../Peripheral/src/ch32v30x_tim.c":125 -1
     (nil))
(jump_insn 99 98 100 18 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 121))
            (label_ref 114)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":125 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 114)
(note 100 99 101 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 19 (set (reg:SI 123)
        (const_int 1073745920 [0x40001000])) "../Peripheral/src/ch32v30x_tim.c":125 -1
     (nil))
(insn 102 101 103 19 (set (reg:SI 122)
        (plus:SI (reg:SI 123)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_tim.c":125 -1
     (expr_list:REG_EQUAL (const_int 1073746944 [0x40001400])
        (nil)))
(jump_insn 103 102 104 19 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 122))
            (label_ref 114)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":125 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 114)
(note 104 103 105 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 20 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":127 -1
     (nil))
(insn 106 105 107 20 (set (reg:SI 124)
        (and:SI (reg/v:SI 81 [ tmpcr1 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Peripheral/src/ch32v30x_tim.c":127 -1
     (nil))
(insn 107 106 108 20 (set (reg/v:SI 84 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 124) 0))) "../Peripheral/src/ch32v30x_tim.c":127 -1
     (nil))
(debug_insn 108 107 109 20 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 84 [ tmpcr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":127 -1
     (nil))
(debug_insn 109 108 110 20 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":128 -1
     (nil))
(insn 110 109 111 20 (set (reg:HI 125)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_TimeBaseInitStruct ])
                (const_int 6 [0x6])) [2 TIM_TimeBaseInitStruct_20(D)->TIM_ClockDivision+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":128 -1
     (nil))
(insn 111 110 112 20 (set (reg:SI 126)
        (ior:SI (reg/v:SI 84 [ tmpcr1 ])
            (subreg:SI (reg:HI 125) 0))) "../Peripheral/src/ch32v30x_tim.c":128 -1
     (nil))
(insn 112 111 113 20 (set (reg/v:SI 81 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 126) 0))) "../Peripheral/src/ch32v30x_tim.c":128 -1
     (nil))
(debug_insn 113 112 114 20 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 81 [ tmpcr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":128 -1
     (nil))
(code_label 114 113 115 21 23 (nil) [2 uses])
(note 115 114 116 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 21 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 81 [ tmpcr1 ]) 0)) -1
     (nil))
(debug_insn 117 116 118 21 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":131 -1
     (nil))
(insn 118 117 119 21 (set (mem/v:HI (reg/v/f:SI 85 [ TIMx ]) [2 TIMx_16(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 81 [ tmpcr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":131 -1
     (nil))
(debug_insn 119 118 120 21 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":132 -1
     (nil))
(insn 120 119 121 21 (set (reg:SI 77 [ _6 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_TimeBaseInitStruct ])
                    (const_int 4 [0x4])) [2 TIM_TimeBaseInitStruct_20(D)->TIM_Period+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":132 -1
     (nil))
(insn 121 120 122 21 (set (mem/v:HI (plus:SI (reg/v/f:SI 85 [ TIMx ])
                (const_int 44 [0x2c])) [2 TIMx_16(D)->ATRLR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 77 [ _6 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":132 -1
     (nil))
(debug_insn 122 121 123 21 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":133 -1
     (nil))
(insn 123 122 124 21 (set (reg:SI 78 [ _7 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 86 [ TIM_TimeBaseInitStruct ]) [2 TIM_TimeBaseInitStruct_20(D)->TIM_Prescaler+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":133 -1
     (nil))
(insn 124 123 125 21 (set (mem/v:HI (plus:SI (reg/v/f:SI 85 [ TIMx ])
                (const_int 40 [0x28])) [2 TIMx_16(D)->PSC+0 S2 A16])
        (subreg/s/v:HI (reg:SI 78 [ _7 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":133 -1
     (nil))
(debug_insn 125 124 126 21 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":135 -1
     (nil))
(insn 126 125 127 21 (set (reg:SI 128)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":135 -1
     (nil))
(insn 127 126 128 21 (set (reg:SI 127)
        (plus:SI (reg:SI 128)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":135 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 128 127 129 21 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 127))
            (label_ref 142)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":135 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 142)
(note 129 128 130 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 130 129 131 22 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 81 [ tmpcr1 ]) 0)) -1
     (nil))
(debug_insn 131 130 132 22 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 81 [ tmpcr1 ]) 0)) -1
     (nil))
(insn 132 131 133 22 (set (reg:SI 130)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":135 -1
     (nil))
(insn 133 132 134 22 (set (reg:SI 129)
        (plus:SI (reg:SI 130)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_tim.c":135 -1
     (expr_list:REG_EQUAL (const_int 1073820672 [0x40013400])
        (nil)))
(jump_insn 134 133 135 22 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 129))
            (label_ref 142)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":135 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 142)
(note 135 134 136 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 136 135 137 23 (set (reg:SI 132)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":135 -1
     (nil))
(insn 137 136 138 23 (set (reg:SI 131)
        (plus:SI (reg:SI 132)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":135 -1
     (expr_list:REG_EQUAL (const_int 1073826816 [0x40014c00])
        (nil)))
(jump_insn 138 137 139 23 (set (pc)
        (if_then_else (eq (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 131))
            (label_ref 142)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":135 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 142)
(note 139 138 140 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 140 139 141 24 (set (reg:SI 133)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":135 -1
     (nil))
(jump_insn 141 140 142 24 (set (pc)
        (if_then_else (ne (reg/v/f:SI 85 [ TIMx ])
                (reg:SI 133))
            (label_ref 148)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":135 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 148)
(code_label 142 141 143 25 24 (nil) [3 uses])
(note 143 142 144 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 144 143 145 25 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":137 -1
     (nil))
(insn 145 144 146 25 (set (reg:HI 134)
        (zero_extend:HI (mem:QI (plus:SI (reg/v/f:SI 86 [ TIM_TimeBaseInitStruct ])
                    (const_int 8 [0x8])) [0 TIM_TimeBaseInitStruct_20(D)->TIM_RepetitionCounter+0 S1 A16]))) "../Peripheral/src/ch32v30x_tim.c":137 -1
     (nil))
(insn 146 145 147 25 (set (reg:SI 80 [ _9 ])
        (zero_extend:SI (reg:HI 134))) "../Peripheral/src/ch32v30x_tim.c":137 -1
     (nil))
(insn 147 146 148 25 (set (mem/v:HI (plus:SI (reg/v/f:SI 85 [ TIMx ])
                (const_int 48 [0x30])) [2 TIMx_16(D)->RPTCR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 80 [ _9 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":137 -1
     (nil))
(code_label 148 147 149 26 25 (nil) [1 uses])
(note 149 148 150 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 150 149 151 26 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":140 -1
     (nil))
(insn 151 150 152 26 (set (reg:HI 135)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":140 -1
     (nil))
(insn 152 151 0 26 (set (mem/v:HI (plus:SI (reg/v/f:SI 85 [ TIMx ])
                (const_int 20 [0x14])) [2 TIMx_16(D)->SWEVGR+0 S2 A16])
        (reg:HI 135)) "../Peripheral/src/ch32v30x_tim.c":140 -1
     (nil))

;; Function TIM_OC1Init (TIM_OC1Init, funcdef_no=31, decl_uid=4970, cgraph_uid=31, symbol_order=31)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 95 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":155 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 96 [ TIM_OCInitStruct ])
        (reg:SI 11 a1 [ TIM_OCInitStruct ])) "../Peripheral/src/ch32v30x_tim.c":155 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":156 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmrx (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":156 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":156 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI tmpcr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":156 -1
     (nil))
(debug_insn 11 10 13 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":158 -1
     (nil))
(insn 13 11 14 2 (set (reg:HI 98)
        (mem/v:HI (plus:SI (reg/v/f:SI 95 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":158 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 98))) "../Peripheral/src/ch32v30x_tim.c":158 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 99)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Peripheral/src/ch32v30x_tim.c":158 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 99) 0))) "../Peripheral/src/ch32v30x_tim.c":158 -1
     (nil))
(insn 17 16 18 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 95 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":158 -1
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":159 -1
     (nil))
(insn 20 18 21 2 (set (reg:HI 101)
        (mem/v:HI (plus:SI (reg/v/f:SI 95 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":159 -1
     (nil))
(insn 21 20 22 2 (set (reg/v:SI 84 [ tmpccer ])
        (zero_extend:SI (reg:HI 101))) "../Peripheral/src/ch32v30x_tim.c":159 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 84 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":159 -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":160 -1
     (nil))
(insn 25 23 26 2 (set (reg:HI 103)
        (mem/v:HI (plus:SI (reg/v/f:SI 95 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_14(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":160 -1
     (nil))
(insn 26 25 27 2 (set (reg/v:SI 83 [ tmpcr2 ])
        (zero_extend:SI (reg:HI 103))) "../Peripheral/src/ch32v30x_tim.c":160 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 83 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":160 -1
     (nil))
(debug_insn 28 27 30 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":161 -1
     (nil))
(insn 30 28 31 2 (set (reg:HI 105)
        (mem/v:HI (plus:SI (reg/v/f:SI 95 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_14(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":161 -1
     (nil))
(insn 31 30 32 2 (set (reg/v:SI 85 [ tmpccmrx ])
        (zero_extend:SI (reg:HI 105))) "../Peripheral/src/ch32v30x_tim.c":161 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:HI tmpccmrx (subreg:HI (reg/v:SI 85 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":161 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":162 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:HI tmpccmrx (and:HI (subreg:HI (reg/v:SI 85 [ tmpccmrx ]) 0)
        (const_int -113 [0xffffffffffffff8f]))) "../Peripheral/src/ch32v30x_tim.c":162 -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":163 -1
     (nil))
(insn 36 35 37 2 (set (reg:SI 106)
        (and:SI (reg/v:SI 85 [ tmpccmrx ])
            (const_int -116 [0xffffffffffffff8c]))) "../Peripheral/src/ch32v30x_tim.c":163 -1
     (nil))
(insn 37 36 38 2 (set (reg/v:SI 86 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 106) 0))) "../Peripheral/src/ch32v30x_tim.c":163 -1
     (nil))
(debug_insn 38 37 39 2 (var_location:HI tmpccmrx (subreg:HI (reg/v:SI 86 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":163 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":164 -1
     (nil))
(insn 40 39 41 2 (set (reg:HI 107)
        (mem:HI (reg/v/f:SI 96 [ TIM_OCInitStruct ]) [2 TIM_OCInitStruct_20(D)->TIM_OCMode+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":164 -1
     (nil))
(insn 41 40 42 2 (set (reg:SI 108)
        (ior:SI (reg/v:SI 86 [ tmpccmrx ])
            (subreg:SI (reg:HI 107) 0))) "../Peripheral/src/ch32v30x_tim.c":164 -1
     (nil))
(insn 42 41 43 2 (set (reg/v:SI 87 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 108) 0))) "../Peripheral/src/ch32v30x_tim.c":164 -1
     (nil))
(debug_insn 43 42 44 2 (var_location:HI tmpccmrx (subreg:HI (reg/v:SI 87 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":164 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":165 -1
     (nil))
(insn 45 44 46 2 (set (reg:SI 109)
        (and:SI (reg/v:SI 84 [ tmpccer ])
            (const_int -3 [0xfffffffffffffffd]))) "../Peripheral/src/ch32v30x_tim.c":165 -1
     (nil))
(insn 46 45 47 2 (set (reg/v:SI 88 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 109) 0))) "../Peripheral/src/ch32v30x_tim.c":165 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 88 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":165 -1
     (nil))
(debug_insn 48 47 49 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":166 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:HI tmpccer (ior:HI (mem:HI (plus:SI (reg/v/f:SI 96 [ TIM_OCInitStruct ])
                (const_int 8 [0x8])) [2 TIM_OCInitStruct_20(D)->TIM_OCPolarity+0 S2 A16])
        (subreg:HI (reg/v:SI 88 [ tmpccer ]) 0))) "../Peripheral/src/ch32v30x_tim.c":166 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":167 -1
     (nil))
(insn 51 50 52 2 (set (reg:HI 110)
        (mem:HI (plus:SI (reg/v/f:SI 96 [ TIM_OCInitStruct ])
                (const_int 8 [0x8])) [2 TIM_OCInitStruct_20(D)->TIM_OCPolarity+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":167 -1
     (nil))
(insn 52 51 53 2 (set (reg:HI 111)
        (mem:HI (plus:SI (reg/v/f:SI 96 [ TIM_OCInitStruct ])
                (const_int 2 [0x2])) [2 TIM_OCInitStruct_20(D)->TIM_OutputState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":167 -1
     (nil))
(insn 53 52 54 2 (set (reg:SI 112)
        (ior:SI (subreg:SI (reg:HI 110) 0)
            (subreg:SI (reg:HI 111) 0))) "../Peripheral/src/ch32v30x_tim.c":167 -1
     (nil))
(insn 54 53 55 2 (set (reg:HI 113)
        (subreg:HI (reg:SI 112) 0)) "../Peripheral/src/ch32v30x_tim.c":167 -1
     (nil))
(insn 55 54 56 2 (set (reg:SI 114)
        (ior:SI (reg/v:SI 88 [ tmpccer ])
            (subreg:SI (reg:HI 113) 0))) "../Peripheral/src/ch32v30x_tim.c":167 -1
     (nil))
(insn 56 55 57 2 (set (reg/v:SI 82 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 114) 0))) "../Peripheral/src/ch32v30x_tim.c":167 -1
     (nil))
(debug_insn 57 56 58 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 82 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":167 -1
     (nil))
(debug_insn 58 57 59 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":169 -1
     (nil))
(insn 59 58 60 2 (set (reg:SI 116)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":169 -1
     (nil))
(insn 60 59 61 2 (set (reg:SI 115)
        (plus:SI (reg:SI 116)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":169 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 61 60 62 2 (set (pc)
        (if_then_else (eq (reg/v/f:SI 95 [ TIMx ])
                (reg:SI 115))
            (label_ref 73)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":169 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 73)
(note 62 61 63 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 4 (set (reg:SI 118)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":169 -1
     (nil))
(insn 64 63 65 4 (set (reg:SI 117)
        (plus:SI (reg:SI 118)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_tim.c":169 -1
     (expr_list:REG_EQUAL (const_int 1073820672 [0x40013400])
        (nil)))
(jump_insn 65 64 66 4 (set (pc)
        (if_then_else (eq (reg/v/f:SI 95 [ TIMx ])
                (reg:SI 117))
            (label_ref 73)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":169 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 73)
(note 66 65 67 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 68 5 (set (reg:SI 120)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":169 -1
     (nil))
(insn 68 67 69 5 (set (reg:SI 119)
        (plus:SI (reg:SI 120)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":169 -1
     (expr_list:REG_EQUAL (const_int 1073826816 [0x40014c00])
        (nil)))
(jump_insn 69 68 70 5 (set (pc)
        (if_then_else (eq (reg/v/f:SI 95 [ TIMx ])
                (reg:SI 119))
            (label_ref 73)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":169 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 73)
(note 70 69 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 6 (set (reg:SI 121)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":169 -1
     (nil))
(jump_insn 72 71 73 6 (set (pc)
        (if_then_else (ne (reg/v/f:SI 95 [ TIMx ])
                (reg:SI 121))
            (label_ref 109)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":169 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 109)
(code_label 73 72 74 7 27 (nil) [3 uses])
(note 74 73 75 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":171 -1
     (nil))
(insn 76 75 77 7 (set (reg:SI 122)
        (and:SI (reg/v:SI 82 [ tmpccer ])
            (const_int -9 [0xfffffffffffffff7]))) "../Peripheral/src/ch32v30x_tim.c":171 -1
     (nil))
(insn 77 76 78 7 (set (reg/v:SI 89 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 122) 0))) "../Peripheral/src/ch32v30x_tim.c":171 -1
     (nil))
(debug_insn 78 77 79 7 (var_location:HI tmpccer (subreg:HI (reg/v:SI 89 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":171 -1
     (nil))
(debug_insn 79 78 80 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":172 -1
     (nil))
(insn 80 79 81 7 (set (reg:HI 123)
        (mem:HI (plus:SI (reg/v/f:SI 96 [ TIM_OCInitStruct ])
                (const_int 10 [0xa])) [2 TIM_OCInitStruct_20(D)->TIM_OCNPolarity+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":172 -1
     (nil))
(insn 81 80 82 7 (set (reg:SI 124)
        (ior:SI (reg/v:SI 89 [ tmpccer ])
            (subreg:SI (reg:HI 123) 0))) "../Peripheral/src/ch32v30x_tim.c":172 -1
     (nil))
(insn 82 81 83 7 (set (reg/v:SI 90 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 124) 0))) "../Peripheral/src/ch32v30x_tim.c":172 -1
     (nil))
(debug_insn 83 82 84 7 (var_location:HI tmpccer (subreg:HI (reg/v:SI 90 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":172 -1
     (nil))
(debug_insn 84 83 85 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":174 -1
     (nil))
(insn 85 84 86 7 (set (reg:SI 125)
        (and:SI (reg/v:SI 90 [ tmpccer ])
            (const_int -5 [0xfffffffffffffffb]))) "../Peripheral/src/ch32v30x_tim.c":174 -1
     (nil))
(insn 86 85 87 7 (set (reg/v:SI 91 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 125) 0))) "../Peripheral/src/ch32v30x_tim.c":174 -1
     (nil))
(debug_insn 87 86 88 7 (var_location:HI tmpccer (subreg:HI (reg/v:SI 91 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":174 -1
     (nil))
(debug_insn 88 87 89 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":175 -1
     (nil))
(insn 89 88 90 7 (set (reg:HI 126)
        (mem:HI (plus:SI (reg/v/f:SI 96 [ TIM_OCInitStruct ])
                (const_int 4 [0x4])) [2 TIM_OCInitStruct_20(D)->TIM_OutputNState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":175 -1
     (nil))
(insn 90 89 91 7 (set (reg:SI 127)
        (ior:SI (reg/v:SI 91 [ tmpccer ])
            (subreg:SI (reg:HI 126) 0))) "../Peripheral/src/ch32v30x_tim.c":175 -1
     (nil))
(insn 91 90 92 7 (set (reg/v:SI 82 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 127) 0))) "../Peripheral/src/ch32v30x_tim.c":175 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:HI tmpccer (subreg:HI (reg/v:SI 82 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":175 -1
     (nil))
(debug_insn 93 92 94 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":177 -1
     (nil))
(debug_insn 94 93 95 7 (var_location:HI tmpcr2 (and:HI (subreg:HI (reg/v:SI 83 [ tmpcr2 ]) 0)
        (const_int -257 [0xfffffffffffffeff]))) "../Peripheral/src/ch32v30x_tim.c":177 -1
     (nil))
(debug_insn 95 94 96 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":178 -1
     (nil))
(insn 96 95 97 7 (set (reg:SI 128)
        (and:SI (reg/v:SI 83 [ tmpcr2 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Peripheral/src/ch32v30x_tim.c":178 -1
     (nil))
(insn 97 96 98 7 (set (reg/v:SI 92 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 128) 0))) "../Peripheral/src/ch32v30x_tim.c":178 -1
     (nil))
(debug_insn 98 97 99 7 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 92 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":178 -1
     (nil))
(debug_insn 99 98 100 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":180 -1
     (nil))
(debug_insn 100 99 101 7 (var_location:HI tmpcr2 (ior:HI (mem:HI (plus:SI (reg/v/f:SI 96 [ TIM_OCInitStruct ])
                (const_int 12 [0xc])) [2 TIM_OCInitStruct_20(D)->TIM_OCIdleState+0 S2 A16])
        (subreg:HI (reg/v:SI 92 [ tmpcr2 ]) 0))) "../Peripheral/src/ch32v30x_tim.c":180 -1
     (nil))
(debug_insn 101 100 102 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":181 -1
     (nil))
(insn 102 101 103 7 (set (reg:HI 129)
        (mem:HI (plus:SI (reg/v/f:SI 96 [ TIM_OCInitStruct ])
                (const_int 12 [0xc])) [2 TIM_OCInitStruct_20(D)->TIM_OCIdleState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":181 -1
     (nil))
(insn 103 102 104 7 (set (reg:HI 130)
        (mem:HI (plus:SI (reg/v/f:SI 96 [ TIM_OCInitStruct ])
                (const_int 14 [0xe])) [2 TIM_OCInitStruct_20(D)->TIM_OCNIdleState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":181 -1
     (nil))
(insn 104 103 105 7 (set (reg:SI 131)
        (ior:SI (subreg:SI (reg:HI 129) 0)
            (subreg:SI (reg:HI 130) 0))) "../Peripheral/src/ch32v30x_tim.c":181 -1
     (nil))
(insn 105 104 106 7 (set (reg:HI 132)
        (subreg:HI (reg:SI 131) 0)) "../Peripheral/src/ch32v30x_tim.c":181 -1
     (nil))
(insn 106 105 107 7 (set (reg:SI 133)
        (ior:SI (reg/v:SI 92 [ tmpcr2 ])
            (subreg:SI (reg:HI 132) 0))) "../Peripheral/src/ch32v30x_tim.c":181 -1
     (nil))
(insn 107 106 108 7 (set (reg/v:SI 83 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 133) 0))) "../Peripheral/src/ch32v30x_tim.c":181 -1
     (nil))
(debug_insn 108 107 109 7 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 83 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":181 -1
     (nil))
(code_label 109 108 110 8 28 (nil) [1 uses])
(note 110 109 111 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 111 110 112 8 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 83 [ tmpcr2 ]) 0)) -1
     (nil))
(debug_insn 112 111 113 8 (var_location:HI tmpccer (subreg:HI (reg/v:SI 82 [ tmpccer ]) 0)) -1
     (nil))
(debug_insn 113 112 114 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":184 -1
     (nil))
(insn 114 113 115 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 95 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_14(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 83 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":184 -1
     (nil))
(debug_insn 115 114 116 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":185 -1
     (nil))
(insn 116 115 117 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 95 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_14(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 87 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":185 -1
     (nil))
(debug_insn 117 116 118 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":186 -1
     (nil))
(insn 118 117 119 8 (set (reg:SI 81 [ _10 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 96 [ TIM_OCInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_OCInitStruct_20(D)->TIM_Pulse+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":186 -1
     (nil))
(insn 119 118 120 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 95 [ TIMx ])
                (const_int 52 [0x34])) [2 TIMx_14(D)->CH1CVR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 81 [ _10 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":186 -1
     (nil))
(debug_insn 120 119 121 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":187 -1
     (nil))
(insn 121 120 0 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 95 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 82 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":187 -1
     (nil))

;; Function TIM_OC2Init (TIM_OC2Init, funcdef_no=32, decl_uid=4973, cgraph_uid=32, symbol_order=32)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 102 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":202 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 103 [ TIM_OCInitStruct ])
        (reg:SI 11 a1 [ TIM_OCInitStruct ])) "../Peripheral/src/ch32v30x_tim.c":202 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":203 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmrx (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":203 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":203 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI tmpcr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":203 -1
     (nil))
(debug_insn 11 10 13 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":205 -1
     (nil))
(insn 13 11 14 2 (set (reg:HI 105)
        (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":205 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 105))) "../Peripheral/src/ch32v30x_tim.c":205 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 106)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -17 [0xffffffffffffffef]))) "../Peripheral/src/ch32v30x_tim.c":205 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 106) 0))) "../Peripheral/src/ch32v30x_tim.c":205 -1
     (nil))
(insn 17 16 18 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":205 -1
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":206 -1
     (nil))
(insn 20 18 21 2 (set (reg:HI 108)
        (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":206 -1
     (nil))
(insn 21 20 22 2 (set (reg/v:SI 91 [ tmpccer ])
        (zero_extend:SI (reg:HI 108))) "../Peripheral/src/ch32v30x_tim.c":206 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 91 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":206 -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":207 -1
     (nil))
(insn 25 23 26 2 (set (reg:HI 110)
        (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_21(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":207 -1
     (nil))
(insn 26 25 27 2 (set (reg/v:SI 90 [ tmpcr2 ])
        (zero_extend:SI (reg:HI 110))) "../Peripheral/src/ch32v30x_tim.c":207 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 90 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":207 -1
     (nil))
(debug_insn 28 27 30 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":208 -1
     (nil))
(insn 30 28 31 2 (set (reg:HI 112)
        (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_21(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":208 -1
     (nil))
(insn 31 30 32 2 (set (reg/v:SI 92 [ tmpccmrx ])
        (zero_extend:SI (reg:HI 112))) "../Peripheral/src/ch32v30x_tim.c":208 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:HI tmpccmrx (subreg:HI (reg/v:SI 92 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":208 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":209 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:HI tmpccmrx (and:HI (subreg:HI (reg/v:SI 92 [ tmpccmrx ]) 0)
        (const_int -28673 [0xffffffffffff8fff]))) "../Peripheral/src/ch32v30x_tim.c":209 -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":210 -1
     (nil))
(insn 36 35 37 2 (set (reg:SI 115)
        (const_int -28672 [0xffffffffffff9000])) "../Peripheral/src/ch32v30x_tim.c":210 -1
     (nil))
(insn 37 36 38 2 (set (reg:SI 114)
        (plus:SI (reg:SI 115)
            (const_int -769 [0xfffffffffffffcff]))) "../Peripheral/src/ch32v30x_tim.c":210 -1
     (expr_list:REG_EQUAL (const_int -29441 [0xffffffffffff8cff])
        (nil)))
(insn 38 37 39 2 (set (reg:SI 113)
        (and:SI (reg/v:SI 92 [ tmpccmrx ])
            (reg:SI 114))) "../Peripheral/src/ch32v30x_tim.c":210 -1
     (nil))
(insn 39 38 40 2 (set (reg/v:SI 93 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 113) 0))) "../Peripheral/src/ch32v30x_tim.c":210 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:HI tmpccmrx (subreg:HI (reg/v:SI 93 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":210 -1
     (nil))
(debug_insn 41 40 42 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":211 -1
     (nil))
(insn 42 41 43 2 (set (reg:HI 116)
        (mem:HI (reg/v/f:SI 103 [ TIM_OCInitStruct ]) [2 TIM_OCInitStruct_27(D)->TIM_OCMode+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":211 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 117)
        (ashift:SI (subreg:SI (reg:HI 116) 0)
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":211 -1
     (nil))
(insn 44 43 45 2 (set (reg:HI 118)
        (subreg:HI (reg:SI 117) 0)) "../Peripheral/src/ch32v30x_tim.c":211 -1
     (nil))
(insn 45 44 46 2 (set (reg:SI 119)
        (ior:SI (reg/v:SI 93 [ tmpccmrx ])
            (subreg:SI (reg:HI 118) 0))) "../Peripheral/src/ch32v30x_tim.c":211 -1
     (nil))
(insn 46 45 47 2 (set (reg/v:SI 94 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 119) 0))) "../Peripheral/src/ch32v30x_tim.c":211 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:HI tmpccmrx (subreg:HI (reg/v:SI 94 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":211 -1
     (nil))
(debug_insn 48 47 49 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":212 -1
     (nil))
(insn 49 48 50 2 (set (reg:SI 120)
        (and:SI (reg/v:SI 91 [ tmpccer ])
            (const_int -33 [0xffffffffffffffdf]))) "../Peripheral/src/ch32v30x_tim.c":212 -1
     (nil))
(insn 50 49 51 2 (set (reg/v:SI 95 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 120) 0))) "../Peripheral/src/ch32v30x_tim.c":212 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 95 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":212 -1
     (nil))
(debug_insn 52 51 53 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":213 -1
     (nil))
(debug_insn 53 52 54 2 (var_location:HI tmpccer (ior:HI (ashift:HI (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                    (const_int 8 [0x8])) [2 TIM_OCInitStruct_27(D)->TIM_OCPolarity+0 S2 A16])
            (const_int 4 [0x4]))
        (subreg:HI (reg/v:SI 95 [ tmpccer ]) 0))) "../Peripheral/src/ch32v30x_tim.c":213 -1
     (nil))
(debug_insn 54 53 55 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":214 -1
     (nil))
(insn 55 54 56 2 (set (reg:HI 121)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                (const_int 8 [0x8])) [2 TIM_OCInitStruct_27(D)->TIM_OCPolarity+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":213 -1
     (nil))
(insn 56 55 57 2 (set (reg:SI 122)
        (ashift:SI (subreg:SI (reg:HI 121) 0)
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":213 -1
     (nil))
(insn 57 56 58 2 (set (reg:HI 123)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                (const_int 2 [0x2])) [2 TIM_OCInitStruct_27(D)->TIM_OutputState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":214 -1
     (nil))
(insn 58 57 59 2 (set (reg:SI 124)
        (ashift:SI (subreg:SI (reg:HI 123) 0)
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":214 -1
     (nil))
(insn 59 58 60 2 (set (reg:HI 125)
        (subreg:HI (reg:SI 122) 0)) "../Peripheral/src/ch32v30x_tim.c":214 -1
     (nil))
(insn 60 59 61 2 (set (reg:HI 126)
        (subreg:HI (reg:SI 124) 0)) "../Peripheral/src/ch32v30x_tim.c":214 -1
     (nil))
(insn 61 60 62 2 (set (reg:SI 127)
        (ior:SI (subreg:SI (reg:HI 125) 0)
            (subreg:SI (reg:HI 126) 0))) "../Peripheral/src/ch32v30x_tim.c":214 -1
     (nil))
(insn 62 61 63 2 (set (reg:HI 128)
        (subreg:HI (reg:SI 127) 0)) "../Peripheral/src/ch32v30x_tim.c":214 -1
     (nil))
(insn 63 62 64 2 (set (reg:SI 129)
        (ior:SI (reg/v:SI 95 [ tmpccer ])
            (subreg:SI (reg:HI 128) 0))) "../Peripheral/src/ch32v30x_tim.c":214 -1
     (nil))
(insn 64 63 65 2 (set (reg/v:SI 89 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 129) 0))) "../Peripheral/src/ch32v30x_tim.c":214 -1
     (nil))
(debug_insn 65 64 66 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 89 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":214 -1
     (nil))
(debug_insn 66 65 67 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":216 -1
     (nil))
(insn 67 66 68 2 (set (reg:SI 131)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":216 -1
     (nil))
(insn 68 67 69 2 (set (reg:SI 130)
        (plus:SI (reg:SI 131)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":216 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 69 68 70 2 (set (pc)
        (if_then_else (eq (reg/v/f:SI 102 [ TIMx ])
                (reg:SI 130))
            (label_ref 81)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":216 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 81)
(note 70 69 71 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 4 (set (reg:SI 133)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":216 -1
     (nil))
(insn 72 71 73 4 (set (reg:SI 132)
        (plus:SI (reg:SI 133)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_tim.c":216 -1
     (expr_list:REG_EQUAL (const_int 1073820672 [0x40013400])
        (nil)))
(jump_insn 73 72 74 4 (set (pc)
        (if_then_else (eq (reg/v/f:SI 102 [ TIMx ])
                (reg:SI 132))
            (label_ref 81)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":216 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 81)
(note 74 73 75 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 5 (set (reg:SI 135)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":216 -1
     (nil))
(insn 76 75 77 5 (set (reg:SI 134)
        (plus:SI (reg:SI 135)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":216 -1
     (expr_list:REG_EQUAL (const_int 1073826816 [0x40014c00])
        (nil)))
(jump_insn 77 76 78 5 (set (pc)
        (if_then_else (eq (reg/v/f:SI 102 [ TIMx ])
                (reg:SI 134))
            (label_ref 81)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":216 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 81)
(note 78 77 79 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 6 (set (reg:SI 136)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":216 -1
     (nil))
(jump_insn 80 79 81 6 (set (pc)
        (if_then_else (ne (reg/v/f:SI 102 [ TIMx ])
                (reg:SI 136))
            (label_ref 127)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":216 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 127)
(code_label 81 80 82 7 30 (nil) [3 uses])
(note 82 81 83 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":218 -1
     (nil))
(insn 84 83 85 7 (set (reg:SI 137)
        (and:SI (reg/v:SI 89 [ tmpccer ])
            (const_int -129 [0xffffffffffffff7f]))) "../Peripheral/src/ch32v30x_tim.c":218 -1
     (nil))
(insn 85 84 86 7 (set (reg/v:SI 96 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 137) 0))) "../Peripheral/src/ch32v30x_tim.c":218 -1
     (nil))
(debug_insn 86 85 87 7 (var_location:HI tmpccer (subreg:HI (reg/v:SI 96 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":218 -1
     (nil))
(debug_insn 87 86 88 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":219 -1
     (nil))
(insn 88 87 89 7 (set (reg:HI 138)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                (const_int 10 [0xa])) [2 TIM_OCInitStruct_27(D)->TIM_OCNPolarity+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":219 -1
     (nil))
(insn 89 88 90 7 (set (reg:SI 139)
        (ashift:SI (subreg:SI (reg:HI 138) 0)
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":219 -1
     (nil))
(insn 90 89 91 7 (set (reg:HI 140)
        (subreg:HI (reg:SI 139) 0)) "../Peripheral/src/ch32v30x_tim.c":219 -1
     (nil))
(insn 91 90 92 7 (set (reg:SI 141)
        (ior:SI (reg/v:SI 96 [ tmpccer ])
            (subreg:SI (reg:HI 140) 0))) "../Peripheral/src/ch32v30x_tim.c":219 -1
     (nil))
(insn 92 91 93 7 (set (reg/v:SI 97 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 141) 0))) "../Peripheral/src/ch32v30x_tim.c":219 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:HI tmpccer (subreg:HI (reg/v:SI 97 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":219 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":220 -1
     (nil))
(insn 95 94 96 7 (set (reg:SI 142)
        (and:SI (reg/v:SI 97 [ tmpccer ])
            (const_int -65 [0xffffffffffffffbf]))) "../Peripheral/src/ch32v30x_tim.c":220 -1
     (nil))
(insn 96 95 97 7 (set (reg/v:SI 98 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 142) 0))) "../Peripheral/src/ch32v30x_tim.c":220 -1
     (nil))
(debug_insn 97 96 98 7 (var_location:HI tmpccer (subreg:HI (reg/v:SI 98 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":220 -1
     (nil))
(debug_insn 98 97 99 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":221 -1
     (nil))
(insn 99 98 100 7 (set (reg:HI 143)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                (const_int 4 [0x4])) [2 TIM_OCInitStruct_27(D)->TIM_OutputNState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":221 -1
     (nil))
(insn 100 99 101 7 (set (reg:SI 144)
        (ashift:SI (subreg:SI (reg:HI 143) 0)
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":221 -1
     (nil))
(insn 101 100 102 7 (set (reg:HI 145)
        (subreg:HI (reg:SI 144) 0)) "../Peripheral/src/ch32v30x_tim.c":221 -1
     (nil))
(insn 102 101 103 7 (set (reg:SI 146)
        (ior:SI (reg/v:SI 98 [ tmpccer ])
            (subreg:SI (reg:HI 145) 0))) "../Peripheral/src/ch32v30x_tim.c":221 -1
     (nil))
(insn 103 102 104 7 (set (reg/v:SI 89 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 146) 0))) "../Peripheral/src/ch32v30x_tim.c":221 -1
     (nil))
(debug_insn 104 103 105 7 (var_location:HI tmpccer (subreg:HI (reg/v:SI 89 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":221 -1
     (nil))
(debug_insn 105 104 106 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":223 -1
     (nil))
(debug_insn 106 105 107 7 (var_location:HI tmpcr2 (and:HI (subreg:HI (reg/v:SI 90 [ tmpcr2 ]) 0)
        (const_int -1025 [0xfffffffffffffbff]))) "../Peripheral/src/ch32v30x_tim.c":223 -1
     (nil))
(debug_insn 107 106 108 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":224 -1
     (nil))
(insn 108 107 109 7 (set (reg:SI 149)
        (const_int -4096 [0xfffffffffffff000])) "../Peripheral/src/ch32v30x_tim.c":224 -1
     (nil))
(insn 109 108 110 7 (set (reg:SI 148)
        (plus:SI (reg:SI 149)
            (const_int 1023 [0x3ff]))) "../Peripheral/src/ch32v30x_tim.c":224 -1
     (expr_list:REG_EQUAL (const_int -3073 [0xfffffffffffff3ff])
        (nil)))
(insn 110 109 111 7 (set (reg:SI 147)
        (and:SI (reg/v:SI 90 [ tmpcr2 ])
            (reg:SI 148))) "../Peripheral/src/ch32v30x_tim.c":224 -1
     (nil))
(insn 111 110 112 7 (set (reg/v:SI 99 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 147) 0))) "../Peripheral/src/ch32v30x_tim.c":224 -1
     (nil))
(debug_insn 112 111 113 7 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 99 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":224 -1
     (nil))
(debug_insn 113 112 114 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":225 -1
     (nil))
(debug_insn 114 113 115 7 (var_location:HI tmpcr2 (ior:HI (ashift:HI (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                    (const_int 12 [0xc])) [2 TIM_OCInitStruct_27(D)->TIM_OCIdleState+0 S2 A16])
            (const_int 2 [0x2]))
        (subreg:HI (reg/v:SI 99 [ tmpcr2 ]) 0))) "../Peripheral/src/ch32v30x_tim.c":225 -1
     (nil))
(debug_insn 115 114 116 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":226 -1
     (nil))
(insn 116 115 117 7 (set (reg:HI 150)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                (const_int 12 [0xc])) [2 TIM_OCInitStruct_27(D)->TIM_OCIdleState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":225 -1
     (nil))
(insn 117 116 118 7 (set (reg:SI 151)
        (ashift:SI (subreg:SI (reg:HI 150) 0)
            (const_int 2 [0x2]))) "../Peripheral/src/ch32v30x_tim.c":225 -1
     (nil))
(insn 118 117 119 7 (set (reg:HI 152)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                (const_int 14 [0xe])) [2 TIM_OCInitStruct_27(D)->TIM_OCNIdleState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":226 -1
     (nil))
(insn 119 118 120 7 (set (reg:SI 153)
        (ashift:SI (subreg:SI (reg:HI 152) 0)
            (const_int 2 [0x2]))) "../Peripheral/src/ch32v30x_tim.c":226 -1
     (nil))
(insn 120 119 121 7 (set (reg:HI 154)
        (subreg:HI (reg:SI 151) 0)) "../Peripheral/src/ch32v30x_tim.c":226 -1
     (nil))
(insn 121 120 122 7 (set (reg:HI 155)
        (subreg:HI (reg:SI 153) 0)) "../Peripheral/src/ch32v30x_tim.c":226 -1
     (nil))
(insn 122 121 123 7 (set (reg:SI 156)
        (ior:SI (subreg:SI (reg:HI 154) 0)
            (subreg:SI (reg:HI 155) 0))) "../Peripheral/src/ch32v30x_tim.c":226 -1
     (nil))
(insn 123 122 124 7 (set (reg:HI 157)
        (subreg:HI (reg:SI 156) 0)) "../Peripheral/src/ch32v30x_tim.c":226 -1
     (nil))
(insn 124 123 125 7 (set (reg:SI 158)
        (ior:SI (reg/v:SI 99 [ tmpcr2 ])
            (subreg:SI (reg:HI 157) 0))) "../Peripheral/src/ch32v30x_tim.c":226 -1
     (nil))
(insn 125 124 126 7 (set (reg/v:SI 90 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 158) 0))) "../Peripheral/src/ch32v30x_tim.c":226 -1
     (nil))
(debug_insn 126 125 127 7 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 90 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":226 -1
     (nil))
(code_label 127 126 128 8 31 (nil) [1 uses])
(note 128 127 129 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 8 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 90 [ tmpcr2 ]) 0)) -1
     (nil))
(debug_insn 130 129 131 8 (var_location:HI tmpccer (subreg:HI (reg/v:SI 89 [ tmpccer ]) 0)) -1
     (nil))
(debug_insn 131 130 132 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":229 -1
     (nil))
(insn 132 131 133 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_21(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 90 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":229 -1
     (nil))
(debug_insn 133 132 134 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":230 -1
     (nil))
(insn 134 133 135 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_21(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 94 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":230 -1
     (nil))
(debug_insn 135 134 136 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":231 -1
     (nil))
(insn 136 135 137 8 (set (reg:SI 88 [ _17 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 103 [ TIM_OCInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_OCInitStruct_27(D)->TIM_Pulse+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":231 -1
     (nil))
(insn 137 136 138 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 56 [0x38])) [2 TIMx_21(D)->CH2CVR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 88 [ _17 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":231 -1
     (nil))
(debug_insn 138 137 139 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":232 -1
     (nil))
(insn 139 138 0 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 89 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":232 -1
     (nil))

;; Function TIM_OC3Init (TIM_OC3Init, funcdef_no=33, decl_uid=4976, cgraph_uid=33, symbol_order=33)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 101 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":247 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 102 [ TIM_OCInitStruct ])
        (reg:SI 11 a1 [ TIM_OCInitStruct ])) "../Peripheral/src/ch32v30x_tim.c":247 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":248 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmrx (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":248 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":248 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI tmpcr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":248 -1
     (nil))
(debug_insn 11 10 13 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":250 -1
     (nil))
(insn 13 11 14 2 (set (reg:HI 104)
        (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_20(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":250 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 104))) "../Peripheral/src/ch32v30x_tim.c":250 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 105)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Peripheral/src/ch32v30x_tim.c":250 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 105) 0))) "../Peripheral/src/ch32v30x_tim.c":250 -1
     (nil))
(insn 17 16 18 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_20(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":250 -1
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":251 -1
     (nil))
(insn 20 18 21 2 (set (reg:HI 107)
        (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_20(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":251 -1
     (nil))
(insn 21 20 22 2 (set (reg/v:SI 90 [ tmpccer ])
        (zero_extend:SI (reg:HI 107))) "../Peripheral/src/ch32v30x_tim.c":251 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 90 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":251 -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":252 -1
     (nil))
(insn 25 23 26 2 (set (reg:HI 109)
        (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_20(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":252 -1
     (nil))
(insn 26 25 27 2 (set (reg/v:SI 89 [ tmpcr2 ])
        (zero_extend:SI (reg:HI 109))) "../Peripheral/src/ch32v30x_tim.c":252 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 89 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":252 -1
     (nil))
(debug_insn 28 27 30 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":253 -1
     (nil))
(insn 30 28 31 2 (set (reg:HI 111)
        (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_20(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":253 -1
     (nil))
(insn 31 30 32 2 (set (reg/v:SI 91 [ tmpccmrx ])
        (zero_extend:SI (reg:HI 111))) "../Peripheral/src/ch32v30x_tim.c":253 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:HI tmpccmrx (subreg:HI (reg/v:SI 91 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":253 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":254 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:HI tmpccmrx (and:HI (subreg:HI (reg/v:SI 91 [ tmpccmrx ]) 0)
        (const_int -113 [0xffffffffffffff8f]))) "../Peripheral/src/ch32v30x_tim.c":254 -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":255 -1
     (nil))
(insn 36 35 37 2 (set (reg:SI 112)
        (and:SI (reg/v:SI 91 [ tmpccmrx ])
            (const_int -116 [0xffffffffffffff8c]))) "../Peripheral/src/ch32v30x_tim.c":255 -1
     (nil))
(insn 37 36 38 2 (set (reg/v:SI 92 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 112) 0))) "../Peripheral/src/ch32v30x_tim.c":255 -1
     (nil))
(debug_insn 38 37 39 2 (var_location:HI tmpccmrx (subreg:HI (reg/v:SI 92 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":255 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":256 -1
     (nil))
(insn 40 39 41 2 (set (reg:HI 113)
        (mem:HI (reg/v/f:SI 102 [ TIM_OCInitStruct ]) [2 TIM_OCInitStruct_26(D)->TIM_OCMode+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":256 -1
     (nil))
(insn 41 40 42 2 (set (reg:SI 114)
        (ior:SI (reg/v:SI 92 [ tmpccmrx ])
            (subreg:SI (reg:HI 113) 0))) "../Peripheral/src/ch32v30x_tim.c":256 -1
     (nil))
(insn 42 41 43 2 (set (reg/v:SI 93 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 114) 0))) "../Peripheral/src/ch32v30x_tim.c":256 -1
     (nil))
(debug_insn 43 42 44 2 (var_location:HI tmpccmrx (subreg:HI (reg/v:SI 93 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":256 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":257 -1
     (nil))
(insn 45 44 46 2 (set (reg:SI 115)
        (and:SI (reg/v:SI 90 [ tmpccer ])
            (const_int -513 [0xfffffffffffffdff]))) "../Peripheral/src/ch32v30x_tim.c":257 -1
     (nil))
(insn 46 45 47 2 (set (reg/v:SI 94 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 115) 0))) "../Peripheral/src/ch32v30x_tim.c":257 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 94 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":257 -1
     (nil))
(debug_insn 48 47 49 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":258 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:HI tmpccer (ior:HI (ashift:HI (mem:HI (plus:SI (reg/v/f:SI 102 [ TIM_OCInitStruct ])
                    (const_int 8 [0x8])) [2 TIM_OCInitStruct_26(D)->TIM_OCPolarity+0 S2 A16])
            (const_int 8 [0x8]))
        (subreg:HI (reg/v:SI 94 [ tmpccer ]) 0))) "../Peripheral/src/ch32v30x_tim.c":258 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":259 -1
     (nil))
(insn 51 50 52 2 (set (reg:HI 116)
        (mem:HI (plus:SI (reg/v/f:SI 102 [ TIM_OCInitStruct ])
                (const_int 8 [0x8])) [2 TIM_OCInitStruct_26(D)->TIM_OCPolarity+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":258 -1
     (nil))
(insn 52 51 53 2 (set (reg:SI 117)
        (ashift:SI (subreg:SI (reg:HI 116) 0)
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":258 -1
     (nil))
(insn 53 52 54 2 (set (reg:HI 118)
        (mem:HI (plus:SI (reg/v/f:SI 102 [ TIM_OCInitStruct ])
                (const_int 2 [0x2])) [2 TIM_OCInitStruct_26(D)->TIM_OutputState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":259 -1
     (nil))
(insn 54 53 55 2 (set (reg:SI 119)
        (ashift:SI (subreg:SI (reg:HI 118) 0)
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":259 -1
     (nil))
(insn 55 54 56 2 (set (reg:HI 120)
        (subreg:HI (reg:SI 117) 0)) "../Peripheral/src/ch32v30x_tim.c":259 -1
     (nil))
(insn 56 55 57 2 (set (reg:HI 121)
        (subreg:HI (reg:SI 119) 0)) "../Peripheral/src/ch32v30x_tim.c":259 -1
     (nil))
(insn 57 56 58 2 (set (reg:SI 122)
        (ior:SI (subreg:SI (reg:HI 120) 0)
            (subreg:SI (reg:HI 121) 0))) "../Peripheral/src/ch32v30x_tim.c":259 -1
     (nil))
(insn 58 57 59 2 (set (reg:HI 123)
        (subreg:HI (reg:SI 122) 0)) "../Peripheral/src/ch32v30x_tim.c":259 -1
     (nil))
(insn 59 58 60 2 (set (reg:SI 124)
        (ior:SI (reg/v:SI 94 [ tmpccer ])
            (subreg:SI (reg:HI 123) 0))) "../Peripheral/src/ch32v30x_tim.c":259 -1
     (nil))
(insn 60 59 61 2 (set (reg/v:SI 88 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 124) 0))) "../Peripheral/src/ch32v30x_tim.c":259 -1
     (nil))
(debug_insn 61 60 62 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 88 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":259 -1
     (nil))
(debug_insn 62 61 63 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":261 -1
     (nil))
(insn 63 62 64 2 (set (reg:SI 126)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":261 -1
     (nil))
(insn 64 63 65 2 (set (reg:SI 125)
        (plus:SI (reg:SI 126)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":261 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 65 64 66 2 (set (pc)
        (if_then_else (eq (reg/v/f:SI 101 [ TIMx ])
                (reg:SI 125))
            (label_ref 77)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":261 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 77)
(note 66 65 67 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 68 4 (set (reg:SI 128)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":261 -1
     (nil))
(insn 68 67 69 4 (set (reg:SI 127)
        (plus:SI (reg:SI 128)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_tim.c":261 -1
     (expr_list:REG_EQUAL (const_int 1073820672 [0x40013400])
        (nil)))
(jump_insn 69 68 70 4 (set (pc)
        (if_then_else (eq (reg/v/f:SI 101 [ TIMx ])
                (reg:SI 127))
            (label_ref 77)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":261 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 77)
(note 70 69 71 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 5 (set (reg:SI 130)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":261 -1
     (nil))
(insn 72 71 73 5 (set (reg:SI 129)
        (plus:SI (reg:SI 130)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":261 -1
     (expr_list:REG_EQUAL (const_int 1073826816 [0x40014c00])
        (nil)))
(jump_insn 73 72 74 5 (set (pc)
        (if_then_else (eq (reg/v/f:SI 101 [ TIMx ])
                (reg:SI 129))
            (label_ref 77)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":261 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 77)
(note 74 73 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 6 (set (reg:SI 131)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":261 -1
     (nil))
(jump_insn 76 75 77 6 (set (pc)
        (if_then_else (ne (reg/v/f:SI 101 [ TIMx ])
                (reg:SI 131))
            (label_ref 125)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":261 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 125)
(code_label 77 76 78 7 33 (nil) [3 uses])
(note 78 77 79 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":263 -1
     (nil))
(insn 80 79 81 7 (set (reg:SI 134)
        (const_int -4096 [0xfffffffffffff000])) "../Peripheral/src/ch32v30x_tim.c":263 -1
     (nil))
(insn 81 80 82 7 (set (reg:SI 133)
        (plus:SI (reg:SI 134)
            (const_int 2047 [0x7ff]))) "../Peripheral/src/ch32v30x_tim.c":263 -1
     (expr_list:REG_EQUAL (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 82 81 83 7 (set (reg:SI 132)
        (and:SI (reg/v:SI 88 [ tmpccer ])
            (reg:SI 133))) "../Peripheral/src/ch32v30x_tim.c":263 -1
     (nil))
(insn 83 82 84 7 (set (reg/v:SI 95 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 132) 0))) "../Peripheral/src/ch32v30x_tim.c":263 -1
     (nil))
(debug_insn 84 83 85 7 (var_location:HI tmpccer (subreg:HI (reg/v:SI 95 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":263 -1
     (nil))
(debug_insn 85 84 86 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":264 -1
     (nil))
(insn 86 85 87 7 (set (reg:HI 135)
        (mem:HI (plus:SI (reg/v/f:SI 102 [ TIM_OCInitStruct ])
                (const_int 10 [0xa])) [2 TIM_OCInitStruct_26(D)->TIM_OCNPolarity+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":264 -1
     (nil))
(insn 87 86 88 7 (set (reg:SI 136)
        (ashift:SI (subreg:SI (reg:HI 135) 0)
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":264 -1
     (nil))
(insn 88 87 89 7 (set (reg:HI 137)
        (subreg:HI (reg:SI 136) 0)) "../Peripheral/src/ch32v30x_tim.c":264 -1
     (nil))
(insn 89 88 90 7 (set (reg:SI 138)
        (ior:SI (reg/v:SI 95 [ tmpccer ])
            (subreg:SI (reg:HI 137) 0))) "../Peripheral/src/ch32v30x_tim.c":264 -1
     (nil))
(insn 90 89 91 7 (set (reg/v:SI 96 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 138) 0))) "../Peripheral/src/ch32v30x_tim.c":264 -1
     (nil))
(debug_insn 91 90 92 7 (var_location:HI tmpccer (subreg:HI (reg/v:SI 96 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":264 -1
     (nil))
(debug_insn 92 91 93 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":265 -1
     (nil))
(insn 93 92 94 7 (set (reg:SI 139)
        (and:SI (reg/v:SI 96 [ tmpccer ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Peripheral/src/ch32v30x_tim.c":265 -1
     (nil))
(insn 94 93 95 7 (set (reg/v:SI 97 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 139) 0))) "../Peripheral/src/ch32v30x_tim.c":265 -1
     (nil))
(debug_insn 95 94 96 7 (var_location:HI tmpccer (subreg:HI (reg/v:SI 97 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":265 -1
     (nil))
(debug_insn 96 95 97 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":266 -1
     (nil))
(insn 97 96 98 7 (set (reg:HI 140)
        (mem:HI (plus:SI (reg/v/f:SI 102 [ TIM_OCInitStruct ])
                (const_int 4 [0x4])) [2 TIM_OCInitStruct_26(D)->TIM_OutputNState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":266 -1
     (nil))
(insn 98 97 99 7 (set (reg:SI 141)
        (ashift:SI (subreg:SI (reg:HI 140) 0)
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":266 -1
     (nil))
(insn 99 98 100 7 (set (reg:HI 142)
        (subreg:HI (reg:SI 141) 0)) "../Peripheral/src/ch32v30x_tim.c":266 -1
     (nil))
(insn 100 99 101 7 (set (reg:SI 143)
        (ior:SI (reg/v:SI 97 [ tmpccer ])
            (subreg:SI (reg:HI 142) 0))) "../Peripheral/src/ch32v30x_tim.c":266 -1
     (nil))
(insn 101 100 102 7 (set (reg/v:SI 88 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 143) 0))) "../Peripheral/src/ch32v30x_tim.c":266 -1
     (nil))
(debug_insn 102 101 103 7 (var_location:HI tmpccer (subreg:HI (reg/v:SI 88 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":266 -1
     (nil))
(debug_insn 103 102 104 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":267 -1
     (nil))
(debug_insn 104 103 105 7 (var_location:HI tmpcr2 (and:HI (subreg:HI (reg/v:SI 89 [ tmpcr2 ]) 0)
        (const_int -4097 [0xffffffffffffefff]))) "../Peripheral/src/ch32v30x_tim.c":267 -1
     (nil))
(debug_insn 105 104 106 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":268 -1
     (nil))
(insn 106 105 107 7 (set (reg:SI 146)
        (const_int -12288 [0xffffffffffffd000])) "../Peripheral/src/ch32v30x_tim.c":268 -1
     (nil))
(insn 107 106 108 7 (set (reg:SI 145)
        (plus:SI (reg:SI 146)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":268 -1
     (expr_list:REG_EQUAL (const_int -12289 [0xffffffffffffcfff])
        (nil)))
(insn 108 107 109 7 (set (reg:SI 144)
        (and:SI (reg/v:SI 89 [ tmpcr2 ])
            (reg:SI 145))) "../Peripheral/src/ch32v30x_tim.c":268 -1
     (nil))
(insn 109 108 110 7 (set (reg/v:SI 98 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 144) 0))) "../Peripheral/src/ch32v30x_tim.c":268 -1
     (nil))
(debug_insn 110 109 111 7 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 98 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":268 -1
     (nil))
(debug_insn 111 110 112 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":269 -1
     (nil))
(debug_insn 112 111 113 7 (var_location:HI tmpcr2 (ior:HI (ashift:HI (mem:HI (plus:SI (reg/v/f:SI 102 [ TIM_OCInitStruct ])
                    (const_int 12 [0xc])) [2 TIM_OCInitStruct_26(D)->TIM_OCIdleState+0 S2 A16])
            (const_int 4 [0x4]))
        (subreg:HI (reg/v:SI 98 [ tmpcr2 ]) 0))) "../Peripheral/src/ch32v30x_tim.c":269 -1
     (nil))
(debug_insn 113 112 114 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":270 -1
     (nil))
(insn 114 113 115 7 (set (reg:HI 147)
        (mem:HI (plus:SI (reg/v/f:SI 102 [ TIM_OCInitStruct ])
                (const_int 12 [0xc])) [2 TIM_OCInitStruct_26(D)->TIM_OCIdleState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":269 -1
     (nil))
(insn 115 114 116 7 (set (reg:SI 148)
        (ashift:SI (subreg:SI (reg:HI 147) 0)
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":269 -1
     (nil))
(insn 116 115 117 7 (set (reg:HI 149)
        (mem:HI (plus:SI (reg/v/f:SI 102 [ TIM_OCInitStruct ])
                (const_int 14 [0xe])) [2 TIM_OCInitStruct_26(D)->TIM_OCNIdleState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":270 -1
     (nil))
(insn 117 116 118 7 (set (reg:SI 150)
        (ashift:SI (subreg:SI (reg:HI 149) 0)
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":270 -1
     (nil))
(insn 118 117 119 7 (set (reg:HI 151)
        (subreg:HI (reg:SI 148) 0)) "../Peripheral/src/ch32v30x_tim.c":270 -1
     (nil))
(insn 119 118 120 7 (set (reg:HI 152)
        (subreg:HI (reg:SI 150) 0)) "../Peripheral/src/ch32v30x_tim.c":270 -1
     (nil))
(insn 120 119 121 7 (set (reg:SI 153)
        (ior:SI (subreg:SI (reg:HI 151) 0)
            (subreg:SI (reg:HI 152) 0))) "../Peripheral/src/ch32v30x_tim.c":270 -1
     (nil))
(insn 121 120 122 7 (set (reg:HI 154)
        (subreg:HI (reg:SI 153) 0)) "../Peripheral/src/ch32v30x_tim.c":270 -1
     (nil))
(insn 122 121 123 7 (set (reg:SI 155)
        (ior:SI (reg/v:SI 98 [ tmpcr2 ])
            (subreg:SI (reg:HI 154) 0))) "../Peripheral/src/ch32v30x_tim.c":270 -1
     (nil))
(insn 123 122 124 7 (set (reg/v:SI 89 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 155) 0))) "../Peripheral/src/ch32v30x_tim.c":270 -1
     (nil))
(debug_insn 124 123 125 7 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 89 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":270 -1
     (nil))
(code_label 125 124 126 8 34 (nil) [1 uses])
(note 126 125 127 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 8 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 89 [ tmpcr2 ]) 0)) -1
     (nil))
(debug_insn 128 127 129 8 (var_location:HI tmpccer (subreg:HI (reg/v:SI 88 [ tmpccer ]) 0)) -1
     (nil))
(debug_insn 129 128 130 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":273 -1
     (nil))
(insn 130 129 131 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_20(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 89 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":273 -1
     (nil))
(debug_insn 131 130 132 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":274 -1
     (nil))
(insn 132 131 133 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_20(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 93 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":274 -1
     (nil))
(debug_insn 133 132 134 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":275 -1
     (nil))
(insn 134 133 135 8 (set (reg:SI 87 [ _16 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 102 [ TIM_OCInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_OCInitStruct_26(D)->TIM_Pulse+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":275 -1
     (nil))
(insn 135 134 136 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 60 [0x3c])) [2 TIMx_20(D)->CH3CVR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 87 [ _16 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":275 -1
     (nil))
(debug_insn 136 135 137 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":276 -1
     (nil))
(insn 137 136 0 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_20(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 88 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":276 -1
     (nil))

;; Function TIM_OC4Init (TIM_OC4Init, funcdef_no=34, decl_uid=4979, cgraph_uid=34, symbol_order=34)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 92 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":291 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 93 [ TIM_OCInitStruct ])
        (reg:SI 11 a1 [ TIM_OCInitStruct ])) "../Peripheral/src/ch32v30x_tim.c":291 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":292 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmrx (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":292 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":292 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI tmpcr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":292 -1
     (nil))
(debug_insn 11 10 13 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":294 -1
     (nil))
(insn 13 11 14 2 (set (reg:HI 95)
        (mem/v:HI (plus:SI (reg/v/f:SI 92 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":294 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 95))) "../Peripheral/src/ch32v30x_tim.c":294 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 98)
        (const_int -4096 [0xfffffffffffff000])) "../Peripheral/src/ch32v30x_tim.c":294 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 97)
        (plus:SI (reg:SI 98)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":294 -1
     (expr_list:REG_EQUAL (const_int -4097 [0xffffffffffffefff])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 96)
        (and:SI (reg:SI 72 [ _1 ])
            (reg:SI 97))) "../Peripheral/src/ch32v30x_tim.c":294 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 96) 0))) "../Peripheral/src/ch32v30x_tim.c":294 -1
     (nil))
(insn 19 18 20 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 92 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":294 -1
     (nil))
(debug_insn 20 19 22 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":295 -1
     (nil))
(insn 22 20 23 2 (set (reg:HI 100)
        (mem/v:HI (plus:SI (reg/v/f:SI 92 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":295 -1
     (nil))
(insn 23 22 24 2 (set (reg/v:SI 84 [ tmpccer ])
        (zero_extend:SI (reg:HI 100))) "../Peripheral/src/ch32v30x_tim.c":295 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 84 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":295 -1
     (nil))
(debug_insn 25 24 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":296 -1
     (nil))
(insn 27 25 28 2 (set (reg:HI 102)
        (mem/v:HI (plus:SI (reg/v/f:SI 92 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_14(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":296 -1
     (nil))
(insn 28 27 29 2 (set (reg/v:SI 83 [ tmpcr2 ])
        (zero_extend:SI (reg:HI 102))) "../Peripheral/src/ch32v30x_tim.c":296 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 83 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":296 -1
     (nil))
(debug_insn 30 29 32 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":297 -1
     (nil))
(insn 32 30 33 2 (set (reg:HI 104)
        (mem/v:HI (plus:SI (reg/v/f:SI 92 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_14(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":297 -1
     (nil))
(insn 33 32 34 2 (set (reg/v:SI 85 [ tmpccmrx ])
        (zero_extend:SI (reg:HI 104))) "../Peripheral/src/ch32v30x_tim.c":297 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:HI tmpccmrx (subreg:HI (reg/v:SI 85 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":297 -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":298 -1
     (nil))
(debug_insn 36 35 37 2 (var_location:HI tmpccmrx (and:HI (subreg:HI (reg/v:SI 85 [ tmpccmrx ]) 0)
        (const_int -28673 [0xffffffffffff8fff]))) "../Peripheral/src/ch32v30x_tim.c":298 -1
     (nil))
(debug_insn 37 36 38 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":299 -1
     (nil))
(insn 38 37 39 2 (set (reg:SI 107)
        (const_int -28672 [0xffffffffffff9000])) "../Peripheral/src/ch32v30x_tim.c":299 -1
     (nil))
(insn 39 38 40 2 (set (reg:SI 106)
        (plus:SI (reg:SI 107)
            (const_int -769 [0xfffffffffffffcff]))) "../Peripheral/src/ch32v30x_tim.c":299 -1
     (expr_list:REG_EQUAL (const_int -29441 [0xffffffffffff8cff])
        (nil)))
(insn 40 39 41 2 (set (reg:SI 105)
        (and:SI (reg/v:SI 85 [ tmpccmrx ])
            (reg:SI 106))) "../Peripheral/src/ch32v30x_tim.c":299 -1
     (nil))
(insn 41 40 42 2 (set (reg/v:SI 86 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 105) 0))) "../Peripheral/src/ch32v30x_tim.c":299 -1
     (nil))
(debug_insn 42 41 43 2 (var_location:HI tmpccmrx (subreg:HI (reg/v:SI 86 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":299 -1
     (nil))
(debug_insn 43 42 44 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":300 -1
     (nil))
(insn 44 43 45 2 (set (reg:HI 108)
        (mem:HI (reg/v/f:SI 93 [ TIM_OCInitStruct ]) [2 TIM_OCInitStruct_20(D)->TIM_OCMode+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":300 -1
     (nil))
(insn 45 44 46 2 (set (reg:SI 109)
        (ashift:SI (subreg:SI (reg:HI 108) 0)
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":300 -1
     (nil))
(insn 46 45 47 2 (set (reg:HI 110)
        (subreg:HI (reg:SI 109) 0)) "../Peripheral/src/ch32v30x_tim.c":300 -1
     (nil))
(insn 47 46 48 2 (set (reg:SI 111)
        (ior:SI (reg/v:SI 86 [ tmpccmrx ])
            (subreg:SI (reg:HI 110) 0))) "../Peripheral/src/ch32v30x_tim.c":300 -1
     (nil))
(insn 48 47 49 2 (set (reg/v:SI 87 [ tmpccmrx ])
        (zero_extend:SI (subreg:HI (reg:SI 111) 0))) "../Peripheral/src/ch32v30x_tim.c":300 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:HI tmpccmrx (subreg:HI (reg/v:SI 87 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":300 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":301 -1
     (nil))
(insn 51 50 52 2 (set (reg:SI 114)
        (const_int -8192 [0xffffffffffffe000])) "../Peripheral/src/ch32v30x_tim.c":301 -1
     (nil))
(insn 52 51 53 2 (set (reg:SI 113)
        (plus:SI (reg:SI 114)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":301 -1
     (expr_list:REG_EQUAL (const_int -8193 [0xffffffffffffdfff])
        (nil)))
(insn 53 52 54 2 (set (reg:SI 112)
        (and:SI (reg/v:SI 84 [ tmpccer ])
            (reg:SI 113))) "../Peripheral/src/ch32v30x_tim.c":301 -1
     (nil))
(insn 54 53 55 2 (set (reg/v:SI 88 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 112) 0))) "../Peripheral/src/ch32v30x_tim.c":301 -1
     (nil))
(debug_insn 55 54 56 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 88 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":301 -1
     (nil))
(debug_insn 56 55 57 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":302 -1
     (nil))
(debug_insn 57 56 58 2 (var_location:HI tmpccer (ior:HI (ashift:HI (mem:HI (plus:SI (reg/v/f:SI 93 [ TIM_OCInitStruct ])
                    (const_int 8 [0x8])) [2 TIM_OCInitStruct_20(D)->TIM_OCPolarity+0 S2 A16])
            (const_int 12 [0xc]))
        (subreg:HI (reg/v:SI 88 [ tmpccer ]) 0))) "../Peripheral/src/ch32v30x_tim.c":302 -1
     (nil))
(debug_insn 58 57 59 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":303 -1
     (nil))
(insn 59 58 60 2 (set (reg:HI 115)
        (mem:HI (plus:SI (reg/v/f:SI 93 [ TIM_OCInitStruct ])
                (const_int 8 [0x8])) [2 TIM_OCInitStruct_20(D)->TIM_OCPolarity+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":302 -1
     (nil))
(insn 60 59 61 2 (set (reg:SI 116)
        (ashift:SI (subreg:SI (reg:HI 115) 0)
            (const_int 12 [0xc]))) "../Peripheral/src/ch32v30x_tim.c":302 -1
     (nil))
(insn 61 60 62 2 (set (reg:HI 117)
        (mem:HI (plus:SI (reg/v/f:SI 93 [ TIM_OCInitStruct ])
                (const_int 2 [0x2])) [2 TIM_OCInitStruct_20(D)->TIM_OutputState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":303 -1
     (nil))
(insn 62 61 63 2 (set (reg:SI 118)
        (ashift:SI (subreg:SI (reg:HI 117) 0)
            (const_int 12 [0xc]))) "../Peripheral/src/ch32v30x_tim.c":303 -1
     (nil))
(insn 63 62 64 2 (set (reg:HI 119)
        (subreg:HI (reg:SI 116) 0)) "../Peripheral/src/ch32v30x_tim.c":303 -1
     (nil))
(insn 64 63 65 2 (set (reg:HI 120)
        (subreg:HI (reg:SI 118) 0)) "../Peripheral/src/ch32v30x_tim.c":303 -1
     (nil))
(insn 65 64 66 2 (set (reg:SI 121)
        (ior:SI (subreg:SI (reg:HI 119) 0)
            (subreg:SI (reg:HI 120) 0))) "../Peripheral/src/ch32v30x_tim.c":303 -1
     (nil))
(insn 66 65 67 2 (set (reg:HI 122)
        (subreg:HI (reg:SI 121) 0)) "../Peripheral/src/ch32v30x_tim.c":303 -1
     (nil))
(insn 67 66 68 2 (set (reg:SI 123)
        (ior:SI (reg/v:SI 88 [ tmpccer ])
            (subreg:SI (reg:HI 122) 0))) "../Peripheral/src/ch32v30x_tim.c":303 -1
     (nil))
(insn 68 67 69 2 (set (reg/v:SI 89 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 123) 0))) "../Peripheral/src/ch32v30x_tim.c":303 -1
     (nil))
(debug_insn 69 68 70 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 89 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":303 -1
     (nil))
(debug_insn 70 69 71 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":305 -1
     (nil))
(insn 71 70 72 2 (set (reg:SI 125)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":305 -1
     (nil))
(insn 72 71 73 2 (set (reg:SI 124)
        (plus:SI (reg:SI 125)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":305 -1
     (expr_list:REG_EQUAL (const_int 1073818624 [0x40012c00])
        (nil)))
(jump_insn 73 72 74 2 (set (pc)
        (if_then_else (eq (reg/v/f:SI 92 [ TIMx ])
                (reg:SI 124))
            (label_ref 85)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":305 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 85)
(note 74 73 75 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 4 (set (reg:SI 127)
        (const_int 1073819648 [0x40013000])) "../Peripheral/src/ch32v30x_tim.c":305 -1
     (nil))
(insn 76 75 77 4 (set (reg:SI 126)
        (plus:SI (reg:SI 127)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_tim.c":305 -1
     (expr_list:REG_EQUAL (const_int 1073820672 [0x40013400])
        (nil)))
(jump_insn 77 76 78 4 (set (pc)
        (if_then_else (eq (reg/v/f:SI 92 [ TIMx ])
                (reg:SI 126))
            (label_ref 85)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":305 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 85)
(note 78 77 79 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 5 (set (reg:SI 129)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":305 -1
     (nil))
(insn 80 79 81 5 (set (reg:SI 128)
        (plus:SI (reg:SI 129)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_tim.c":305 -1
     (expr_list:REG_EQUAL (const_int 1073826816 [0x40014c00])
        (nil)))
(jump_insn 81 80 82 5 (set (pc)
        (if_then_else (eq (reg/v/f:SI 92 [ TIMx ])
                (reg:SI 128))
            (label_ref 85)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":305 -1
     (int_list:REG_BR_PROB 322122548 (nil))
 -> 85)
(note 82 81 83 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 83 82 84 6 (set (reg:SI 130)
        (const_int 1073827840 [0x40015000])) "../Peripheral/src/ch32v30x_tim.c":305 -1
     (nil))
(jump_insn 84 83 85 6 (set (pc)
        (if_then_else (ne (reg/v/f:SI 92 [ TIMx ])
                (reg:SI 130))
            (label_ref 100)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":305 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 100)
(code_label 85 84 86 7 36 (nil) [3 uses])
(note 86 85 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":307 -1
     (nil))
(insn 88 87 89 7 (set (reg:SI 133)
        (const_int -16384 [0xffffffffffffc000])) "../Peripheral/src/ch32v30x_tim.c":307 -1
     (nil))
(insn 89 88 90 7 (set (reg:SI 132)
        (plus:SI (reg:SI 133)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":307 -1
     (expr_list:REG_EQUAL (const_int -16385 [0xffffffffffffbfff])
        (nil)))
(insn 90 89 91 7 (set (reg:SI 131)
        (and:SI (reg/v:SI 83 [ tmpcr2 ])
            (reg:SI 132))) "../Peripheral/src/ch32v30x_tim.c":307 -1
     (nil))
(insn 91 90 92 7 (set (reg/v:SI 90 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 131) 0))) "../Peripheral/src/ch32v30x_tim.c":307 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 90 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":307 -1
     (nil))
(debug_insn 93 92 94 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":308 -1
     (nil))
(insn 94 93 95 7 (set (reg:HI 134)
        (mem:HI (plus:SI (reg/v/f:SI 93 [ TIM_OCInitStruct ])
                (const_int 12 [0xc])) [2 TIM_OCInitStruct_20(D)->TIM_OCIdleState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":308 -1
     (nil))
(insn 95 94 96 7 (set (reg:SI 135)
        (ashift:SI (subreg:SI (reg:HI 134) 0)
            (const_int 6 [0x6]))) "../Peripheral/src/ch32v30x_tim.c":308 -1
     (nil))
(insn 96 95 97 7 (set (reg:HI 136)
        (subreg:HI (reg:SI 135) 0)) "../Peripheral/src/ch32v30x_tim.c":308 -1
     (nil))
(insn 97 96 98 7 (set (reg:SI 137)
        (ior:SI (reg/v:SI 90 [ tmpcr2 ])
            (subreg:SI (reg:HI 136) 0))) "../Peripheral/src/ch32v30x_tim.c":308 -1
     (nil))
(insn 98 97 99 7 (set (reg/v:SI 83 [ tmpcr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 137) 0))) "../Peripheral/src/ch32v30x_tim.c":308 -1
     (nil))
(debug_insn 99 98 100 7 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 83 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":308 -1
     (nil))
(code_label 100 99 101 8 37 (nil) [1 uses])
(note 101 100 102 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 8 (var_location:HI tmpcr2 (subreg:HI (reg/v:SI 83 [ tmpcr2 ]) 0)) -1
     (nil))
(debug_insn 103 102 104 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":311 -1
     (nil))
(insn 104 103 105 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 92 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_14(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 83 [ tmpcr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":311 -1
     (nil))
(debug_insn 105 104 106 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":312 -1
     (nil))
(insn 106 105 107 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 92 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_14(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 87 [ tmpccmrx ]) 0)) "../Peripheral/src/ch32v30x_tim.c":312 -1
     (nil))
(debug_insn 107 106 108 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":313 -1
     (nil))
(insn 108 107 109 8 (set (reg:SI 82 [ _11 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 93 [ TIM_OCInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_OCInitStruct_20(D)->TIM_Pulse+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":313 -1
     (nil))
(insn 109 108 110 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 92 [ TIMx ])
                (const_int 64 [0x40])) [2 TIMx_14(D)->CH4CVR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 82 [ _11 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":313 -1
     (nil))
(debug_insn 110 109 111 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":314 -1
     (nil))
(insn 111 110 0 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 92 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 89 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":314 -1
     (nil))

;; Function TIM_BDTRConfig (TIM_BDTRConfig, funcdef_no=37, decl_uid=4988, cgraph_uid=37, symbol_order=37)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 85 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":424 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
        (reg:SI 11 a1 [ TIM_BDTRInitStruct ])) "../Peripheral/src/ch32v30x_tim.c":424 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 8 7 9 2 (set (reg:HI 87)
        (mem:HI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ]) [2 TIM_BDTRInitStruct_15(D)->TIM_OSSRState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 9 8 10 2 (set (reg:HI 88)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
                (const_int 2 [0x2])) [2 TIM_BDTRInitStruct_15(D)->TIM_OSSIState+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 89)
        (ior:SI (subreg:SI (reg:HI 87) 0)
            (subreg:SI (reg:HI 88) 0))) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 11 10 12 2 (set (reg:HI 90)
        (subreg:HI (reg:SI 89) 0)) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 12 11 13 2 (set (reg:HI 91)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
                (const_int 4 [0x4])) [2 TIM_BDTRInitStruct_15(D)->TIM_LOCKLevel+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 92)
        (ior:SI (subreg:SI (reg:HI 90) 0)
            (subreg:SI (reg:HI 91) 0))) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 14 13 15 2 (set (reg:HI 93)
        (subreg:HI (reg:SI 92) 0)) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 15 14 16 2 (set (reg:HI 94)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
                (const_int 6 [0x6])) [2 TIM_BDTRInitStruct_15(D)->TIM_DeadTime+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 95)
        (ior:SI (subreg:SI (reg:HI 93) 0)
            (subreg:SI (reg:HI 94) 0))) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 17 16 18 2 (set (reg:HI 96)
        (subreg:HI (reg:SI 95) 0)) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 18 17 19 2 (set (reg:HI 97)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
                (const_int 8 [0x8])) [2 TIM_BDTRInitStruct_15(D)->TIM_Break+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 98)
        (ior:SI (subreg:SI (reg:HI 96) 0)
            (subreg:SI (reg:HI 97) 0))) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 20 19 21 2 (set (reg:HI 99)
        (subreg:HI (reg:SI 98) 0)) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 21 20 22 2 (set (reg:HI 100)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
                (const_int 10 [0xa])) [2 TIM_BDTRInitStruct_15(D)->TIM_BreakPolarity+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 101)
        (ior:SI (subreg:SI (reg:HI 99) 0)
            (subreg:SI (reg:HI 100) 0))) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 23 22 24 2 (set (reg:HI 102)
        (subreg:HI (reg:SI 101) 0)) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 24 23 25 2 (set (reg:HI 103)
        (mem:HI (plus:SI (reg/v/f:SI 86 [ TIM_BDTRInitStruct ])
                (const_int 12 [0xc])) [2 TIM_BDTRInitStruct_15(D)->TIM_AutomaticOutput+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 104)
        (ior:SI (subreg:SI (reg:HI 102) 0)
            (subreg:SI (reg:HI 103) 0))) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 84 [ _13 ])
        (zero_extend:SI (subreg:HI (reg:SI 104) 0))) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))
(insn 27 26 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 85 [ TIMx ])
                (const_int 68 [0x44])) [2 TIMx_16(D)->BDTR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 84 [ _13 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":425 -1
     (nil))

;; Function TIM_TimeBaseStructInit (TIM_TimeBaseStructInit, funcdef_no=38, decl_uid=4990, cgraph_uid=38, symbol_order=38)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ TIM_TimeBaseInitStruct ])
        (reg:SI 10 a0 [ TIM_TimeBaseInitStruct ])) "../Peripheral/src/ch32v30x_tim.c":441 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":442 -1
     (nil))
(insn 7 6 8 2 (set (reg:HI 73)
        (const_int -1 [0xffffffffffffffff])) "../Peripheral/src/ch32v30x_tim.c":442 -1
     (nil))
(insn 8 7 9 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_TimeBaseInitStruct ])
                (const_int 4 [0x4])) [2 TIM_TimeBaseInitStruct_2(D)->TIM_Period+0 S2 A16])
        (reg:HI 73)) "../Peripheral/src/ch32v30x_tim.c":442 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":443 -1
     (nil))
(insn 10 9 11 2 (set (mem:HI (reg/v/f:SI 72 [ TIM_TimeBaseInitStruct ]) [2 TIM_TimeBaseInitStruct_2(D)->TIM_Prescaler+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":443 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":444 -1
     (nil))
(insn 12 11 13 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_TimeBaseInitStruct ])
                (const_int 6 [0x6])) [2 TIM_TimeBaseInitStruct_2(D)->TIM_ClockDivision+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":444 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":445 -1
     (nil))
(insn 14 13 15 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_TimeBaseInitStruct ])
                (const_int 2 [0x2])) [2 TIM_TimeBaseInitStruct_2(D)->TIM_CounterMode+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":445 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":446 -1
     (nil))
(insn 16 15 0 2 (set (mem:QI (plus:SI (reg/v/f:SI 72 [ TIM_TimeBaseInitStruct ])
                (const_int 8 [0x8])) [0 TIM_TimeBaseInitStruct_2(D)->TIM_RepetitionCounter+0 S1 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":446 -1
     (nil))

;; Function TIM_OCStructInit (TIM_OCStructInit, funcdef_no=39, decl_uid=4992, cgraph_uid=39, symbol_order=39)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ TIM_OCInitStruct ])
        (reg:SI 10 a0 [ TIM_OCInitStruct ])) "../Peripheral/src/ch32v30x_tim.c":459 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":460 -1
     (nil))
(insn 7 6 8 2 (set (mem:HI (reg/v/f:SI 72 [ TIM_OCInitStruct ]) [2 TIM_OCInitStruct_2(D)->TIM_OCMode+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":460 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":461 -1
     (nil))
(insn 9 8 10 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_OCInitStruct ])
                (const_int 2 [0x2])) [2 TIM_OCInitStruct_2(D)->TIM_OutputState+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":461 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":462 -1
     (nil))
(insn 11 10 12 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_OCInitStruct ])
                (const_int 4 [0x4])) [2 TIM_OCInitStruct_2(D)->TIM_OutputNState+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":462 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":463 -1
     (nil))
(insn 13 12 14 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_OCInitStruct ])
                (const_int 6 [0x6])) [2 TIM_OCInitStruct_2(D)->TIM_Pulse+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":463 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":464 -1
     (nil))
(insn 15 14 16 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_OCInitStruct ])
                (const_int 8 [0x8])) [2 TIM_OCInitStruct_2(D)->TIM_OCPolarity+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":464 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":465 -1
     (nil))
(insn 17 16 18 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_OCInitStruct ])
                (const_int 10 [0xa])) [2 TIM_OCInitStruct_2(D)->TIM_OCNPolarity+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":465 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":466 -1
     (nil))
(insn 19 18 20 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_OCInitStruct ])
                (const_int 12 [0xc])) [2 TIM_OCInitStruct_2(D)->TIM_OCIdleState+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":466 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":467 -1
     (nil))
(insn 21 20 0 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_OCInitStruct ])
                (const_int 14 [0xe])) [2 TIM_OCInitStruct_2(D)->TIM_OCNIdleState+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":467 -1
     (nil))

;; Function TIM_ICStructInit (TIM_ICStructInit, funcdef_no=40, decl_uid=4994, cgraph_uid=40, symbol_order=40)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ TIM_ICInitStruct ])
        (reg:SI 10 a0 [ TIM_ICInitStruct ])) "../Peripheral/src/ch32v30x_tim.c":480 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":481 -1
     (nil))
(insn 7 6 8 2 (set (mem:HI (reg/v/f:SI 72 [ TIM_ICInitStruct ]) [2 TIM_ICInitStruct_2(D)->TIM_Channel+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":481 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":482 -1
     (nil))
(insn 9 8 10 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_ICInitStruct ])
                (const_int 2 [0x2])) [2 TIM_ICInitStruct_2(D)->TIM_ICPolarity+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":482 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":483 -1
     (nil))
(insn 11 10 12 2 (set (reg:HI 73)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":483 -1
     (nil))
(insn 12 11 13 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_ICInitStruct ])
                (const_int 4 [0x4])) [2 TIM_ICInitStruct_2(D)->TIM_ICSelection+0 S2 A16])
        (reg:HI 73)) "../Peripheral/src/ch32v30x_tim.c":483 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":484 -1
     (nil))
(insn 14 13 15 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_ICInitStruct ])
                (const_int 6 [0x6])) [2 TIM_ICInitStruct_2(D)->TIM_ICPrescaler+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":484 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":485 -1
     (nil))
(insn 16 15 0 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_ICInitStruct ])
                (const_int 8 [0x8])) [2 TIM_ICInitStruct_2(D)->TIM_ICFilter+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":485 -1
     (nil))

;; Function TIM_BDTRStructInit (TIM_BDTRStructInit, funcdef_no=41, decl_uid=4996, cgraph_uid=41, symbol_order=41)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ TIM_BDTRInitStruct ])
        (reg:SI 10 a0 [ TIM_BDTRInitStruct ])) "../Peripheral/src/ch32v30x_tim.c":498 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":499 -1
     (nil))
(insn 7 6 8 2 (set (mem:HI (reg/v/f:SI 72 [ TIM_BDTRInitStruct ]) [2 TIM_BDTRInitStruct_2(D)->TIM_OSSRState+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":499 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":500 -1
     (nil))
(insn 9 8 10 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_BDTRInitStruct ])
                (const_int 2 [0x2])) [2 TIM_BDTRInitStruct_2(D)->TIM_OSSIState+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":500 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":501 -1
     (nil))
(insn 11 10 12 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_BDTRInitStruct ])
                (const_int 4 [0x4])) [2 TIM_BDTRInitStruct_2(D)->TIM_LOCKLevel+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":501 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":502 -1
     (nil))
(insn 13 12 14 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_BDTRInitStruct ])
                (const_int 6 [0x6])) [2 TIM_BDTRInitStruct_2(D)->TIM_DeadTime+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":502 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":503 -1
     (nil))
(insn 15 14 16 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_BDTRInitStruct ])
                (const_int 8 [0x8])) [2 TIM_BDTRInitStruct_2(D)->TIM_Break+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":503 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":504 -1
     (nil))
(insn 17 16 18 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_BDTRInitStruct ])
                (const_int 10 [0xa])) [2 TIM_BDTRInitStruct_2(D)->TIM_BreakPolarity+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":504 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":505 -1
     (nil))
(insn 19 18 0 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ TIM_BDTRInitStruct ])
                (const_int 12 [0xc])) [2 TIM_BDTRInitStruct_2(D)->TIM_AutomaticOutput+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":505 -1
     (nil))

;; Function TIM_Cmd (TIM_Cmd, funcdef_no=42, decl_uid=4999, cgraph_uid=42, symbol_order=42)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 16 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":519 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_tim.c":519 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":520 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":520 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 18)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 11 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":522 -1
     (nil))
(insn 11 10 12 4 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":522 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":522 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 79)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 1 [0x1]))) "../Peripheral/src/ch32v30x_tim.c":522 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":522 -1
     (nil))
(insn 15 14 16 4 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":522 -1
     (nil))
(jump_insn 16 15 17 4 (set (pc)
        (label_ref:SI 28)) 250 {jump}
     (nil)
 -> 28)
(barrier 17 16 18)
(code_label 18 17 19 5 44 (nil) [1 uses])
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":526 -1
     (nil))
(insn 21 20 22 5 (set (reg:HI 80)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":526 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 80))) "../Peripheral/src/ch32v30x_tim.c":526 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 81)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Peripheral/src/ch32v30x_tim.c":526 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_tim.c":526 -1
     (nil))
(insn 25 24 28 5 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":526 -1
     (nil))
(code_label 28 25 29 7 43 (nil) [1 uses])
(note 29 28 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_CtrlPWMOutputs (TIM_CtrlPWMOutputs, funcdef_no=43, decl_uid=5002, cgraph_uid=43, symbol_order=43)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 18 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":541 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_tim.c":541 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":542 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":542 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 20)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 12 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":544 -1
     (nil))
(insn 12 10 13 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 68 [0x44])) [2 TIMx_8(D)->BDTR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":544 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":544 -1
     (nil))
(insn 14 13 15 4 (set (reg:HI 80)
        (const_int -32768 [0xffffffffffff8000])) "../Peripheral/src/ch32v30x_tim.c":544 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 81)
        (ior:SI (reg:SI 72 [ _1 ])
            (subreg:SI (reg:HI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":544 -1
     (nil))
(insn 16 15 17 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_tim.c":544 -1
     (nil))
(insn 17 16 18 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 68 [0x44])) [2 TIMx_8(D)->BDTR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":544 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (label_ref:SI 33)) 250 {jump}
     (nil)
 -> 33)
(barrier 19 18 20)
(code_label 20 19 21 5 48 (nil) [1 uses])
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 24 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":548 -1
     (nil))
(insn 24 22 25 5 (set (reg:HI 83)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 68 [0x44])) [2 TIMx_8(D)->BDTR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":548 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 83))) "../Peripheral/src/ch32v30x_tim.c":548 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 86)
        (const_int 32768 [0x8000])) "../Peripheral/src/ch32v30x_tim.c":548 -1
     (nil))
(insn 27 26 28 5 (set (reg:SI 85)
        (plus:SI (reg:SI 86)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":548 -1
     (expr_list:REG_EQUAL (const_int 32767 [0x7fff])
        (nil)))
(insn 28 27 29 5 (set (reg:SI 84)
        (and:SI (reg:SI 74 [ _3 ])
            (reg:SI 85))) "../Peripheral/src/ch32v30x_tim.c":548 -1
     (nil))
(insn 29 28 30 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 84) 0))) "../Peripheral/src/ch32v30x_tim.c":548 -1
     (nil))
(insn 30 29 33 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 68 [0x44])) [2 TIMx_8(D)->BDTR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":548 -1
     (nil))
(code_label 33 30 34 7 47 (nil) [1 uses])
(note 34 33 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_ITConfig (TIM_ITConfig, funcdef_no=44, decl_uid=5006, cgraph_uid=44, symbol_order=44)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 18 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 77 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":573 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ TIM_IT ])
        (reg:SI 11 a1 [ TIM_IT ])) "../Peripheral/src/ch32v30x_tim.c":573 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 79 [ NewState ])
        (reg:SI 12 a2 [ NewState ])) "../Peripheral/src/ch32v30x_tim.c":573 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":574 -1
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg/v:SI 79 [ NewState ])
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":574 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 20)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 11 10 13 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":576 -1
     (nil))
(insn 13 11 14 4 (set (reg:HI 81)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 12 [0xc])) [2 TIMx_9(D)->DMAINTENR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":576 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 81))) "../Peripheral/src/ch32v30x_tim.c":576 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 82)
        (ior:SI (reg:SI 72 [ _1 ])
            (reg/v:SI 78 [ TIM_IT ]))) "../Peripheral/src/ch32v30x_tim.c":576 -1
     (nil))
(insn 16 15 17 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 82) 0))) "../Peripheral/src/ch32v30x_tim.c":576 -1
     (nil))
(insn 17 16 18 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 12 [0xc])) [2 TIMx_9(D)->DMAINTENR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":576 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (label_ref:SI 33)) 250 {jump}
     (nil)
 -> 33)
(barrier 19 18 20)
(code_label 20 19 21 5 52 (nil) [1 uses])
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 24 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":580 -1
     (nil))
(insn 24 22 25 5 (set (reg:HI 84)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 12 [0xc])) [2 TIMx_9(D)->DMAINTENR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":580 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 84))) "../Peripheral/src/ch32v30x_tim.c":580 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 85)
        (not:SI (reg/v:SI 78 [ TIM_IT ]))) "../Peripheral/src/ch32v30x_tim.c":580 -1
     (nil))
(insn 27 26 28 5 (set (reg:HI 86)
        (subreg:HI (reg:SI 85) 0)) "../Peripheral/src/ch32v30x_tim.c":580 -1
     (nil))
(insn 28 27 29 5 (set (reg:SI 87)
        (and:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 86) 0))) "../Peripheral/src/ch32v30x_tim.c":580 -1
     (nil))
(insn 29 28 30 5 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 87) 0))) "../Peripheral/src/ch32v30x_tim.c":580 -1
     (nil))
(insn 30 29 33 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 12 [0xc])) [2 TIMx_9(D)->DMAINTENR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":580 -1
     (nil))
(code_label 33 30 34 7 51 (nil) [1 uses])
(note 34 33 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_GenerateEvent (TIM_GenerateEvent, funcdef_no=45, decl_uid=5009, cgraph_uid=45, symbol_order=45)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":603 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ TIM_EventSource ])
        (reg:SI 11 a1 [ TIM_EventSource ])) "../Peripheral/src/ch32v30x_tim.c":603 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":604 -1
     (nil))
(insn 8 7 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 20 [0x14])) [2 TIMx_2(D)->SWEVGR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 73 [ TIM_EventSource ]) 0)) "../Peripheral/src/ch32v30x_tim.c":604 -1
     (nil))

;; Function TIM_DMAConfig (TIM_DMAConfig, funcdef_no=46, decl_uid=5013, cgraph_uid=46, symbol_order=46)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":638 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 74 [ TIM_DMABase ])
        (reg:SI 11 a1 [ TIM_DMABase ])) "../Peripheral/src/ch32v30x_tim.c":638 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 75 [ TIM_DMABurstLength ])
        (reg:SI 12 a2 [ TIM_DMABurstLength ])) "../Peripheral/src/ch32v30x_tim.c":638 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":639 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 76)
        (ior:SI (reg/v:SI 74 [ TIM_DMABase ])
            (reg/v:SI 75 [ TIM_DMABurstLength ]))) "../Peripheral/src/ch32v30x_tim.c":639 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (subreg:HI (reg:SI 76) 0))) "../Peripheral/src/ch32v30x_tim.c":639 -1
     (nil))
(insn 11 10 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 72 [0x48])) [2 TIMx_5(D)->DMACFGR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 72 [ _1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":639 -1
     (nil))

;; Function TIM_DMACmd (TIM_DMACmd, funcdef_no=121, decl_uid=5017, cgraph_uid=47, symbol_order=47)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":661 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ TIM_DMASource ])
        (reg:SI 11 a1 [ TIM_DMASource ])) "../Peripheral/src/ch32v30x_tim.c":661 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 74 [ NewState ])
        (reg:SI 12 a2 [ NewState ])) "../Peripheral/src/ch32v30x_tim.c":661 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 12 a2)
        (reg/v:SI 74 [ NewState ])) -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 11 a1)
        (reg/v:SI 73 [ TIM_DMASource ])) -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 10 a0)
        (reg/v/f:SI 72 [ TIMx ])) -1
     (nil))
(call_insn 11 10 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_ITConfig") [flags 0x3] <function_decl 06a5f8e8 TIM_ITConfig>) [0 TIM_ITConfig S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_ITConfig") [flags 0x3] <function_decl 06a5f8e8 TIM_ITConfig>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:SI (use (reg:SI 12 a2))
                (nil)))))

;; Function TIM_InternalClockConfig (TIM_InternalClockConfig, funcdef_no=48, decl_uid=5019, cgraph_uid=48, symbol_order=48)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 74 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":683 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":684 -1
     (nil))
(insn 8 6 9 2 (set (reg:HI 76)
        (mem/v:HI (plus:SI (reg/v/f:SI 74 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":684 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 76))) "../Peripheral/src/ch32v30x_tim.c":684 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 77)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Peripheral/src/ch32v30x_tim.c":684 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 77) 0))) "../Peripheral/src/ch32v30x_tim.c":684 -1
     (nil))
(insn 12 11 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 74 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":684 -1
     (nil))

;; Function TIM_ITRxExternalClockConfig (TIM_ITRxExternalClockConfig, funcdef_no=49, decl_uid=5022, cgraph_uid=49, symbol_order=49)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 77 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":702 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ TIM_InputTriggerSource ])
        (reg:SI 11 a1 [ TIM_InputTriggerSource ])) "../Peripheral/src/ch32v30x_tim.c":702 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":703 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI TIMx (reg/v/f:SI 77 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":703 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:HI TIM_InputTriggerSource (subreg:HI (reg/v:SI 78 [ TIM_InputTriggerSource ]) 0)) "../Peripheral/src/ch32v30x_tim.c":703 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":897 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:HI tmpsmcr (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":897 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":899 -1
     (nil))
(insn 14 12 15 2 (set (reg:HI 80)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":899 -1
     (nil))
(insn 15 14 16 2 (set (reg/v:SI 74 [ tmpsmcr ])
        (zero_extend:SI (reg:HI 80))) "../Peripheral/src/ch32v30x_tim.c":899 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 74 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":899 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":900 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 81)
        (and:SI (reg/v:SI 74 [ tmpsmcr ])
            (const_int -113 [0xffffffffffffff8f]))) "../Peripheral/src/ch32v30x_tim.c":900 -1
     (nil))
(insn 19 18 20 2 (set (reg/v:SI 75 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_tim.c":900 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 75 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":900 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":901 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 82)
        (ior:SI (reg/v:SI 78 [ TIM_InputTriggerSource ])
            (reg/v:SI 75 [ tmpsmcr ]))) "../Peripheral/src/ch32v30x_tim.c":901 -1
     (nil))
(insn 23 22 24 2 (set (reg/v:SI 76 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 82) 0))) "../Peripheral/src/ch32v30x_tim.c":901 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 76 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":901 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":902 -1
     (nil))
(insn 26 25 27 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 76 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":902 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":703 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:HI TIM_InputTriggerSource (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":703 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:HI tmpsmcr (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":703 -1
     (nil))
(debug_insn 30 29 32 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":704 -1
     (nil))
(insn 32 30 33 2 (set (reg:HI 84)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":704 -1
     (nil))
(insn 33 32 34 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 84))) "../Peripheral/src/ch32v30x_tim.c":704 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 85)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 7 [0x7]))) "../Peripheral/src/ch32v30x_tim.c":704 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_tim.c":704 -1
     (nil))
(insn 36 35 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":704 -1
     (nil))

;; Function TIM_TIxExternalClockConfig (TIM_TIxExternalClockConfig, funcdef_no=50, decl_uid=5027, cgraph_uid=50, symbol_order=50)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 77 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":729 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ TIM_TIxExternalCLKSource ])
        (reg:SI 11 a1 [ TIM_TIxExternalCLKSource ])) "../Peripheral/src/ch32v30x_tim.c":729 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 79 [ TIM_ICPolarity ])
        (reg:SI 12 a2 [ TIM_ICPolarity ])) "../Peripheral/src/ch32v30x_tim.c":729 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 80 [ ICFilter ])
        (reg:SI 13 a3 [ ICFilter ])) "../Peripheral/src/ch32v30x_tim.c":729 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":730 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 81)
        (const_int 96 [0x60])) "../Peripheral/src/ch32v30x_tim.c":730 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg/v:SI 78 [ TIM_TIxExternalCLKSource ])
                (reg:SI 81))
            (label_ref 21)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":730 -1
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 21)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 13 12 14 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":732 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 13 a3)
        (reg/v:SI 80 [ ICFilter ])) "../Peripheral/src/ch32v30x_tim.c":732 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 12 a2)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":732 -1
     (nil))
(insn 16 15 17 4 (set (reg:SI 11 a1)
        (reg/v:SI 79 [ TIM_ICPolarity ])) "../Peripheral/src/ch32v30x_tim.c":732 -1
     (nil))
(insn 17 16 18 4 (set (reg:SI 10 a0)
        (reg/v/f:SI 77 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":732 -1
     (nil))
(call_insn 18 17 19 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 066f0b40 TI2_Config>) [0 TI2_Config S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":732 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 066f0b40 TI2_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(jump_insn 19 18 20 4 (set (pc)
        (label_ref 29)) -1
     (nil)
 -> 29)
(barrier 20 19 21)
(code_label 21 20 22 5 62 (nil) [1 uses])
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":736 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 13 a3)
        (reg/v:SI 80 [ ICFilter ])) "../Peripheral/src/ch32v30x_tim.c":736 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 12 a2)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":736 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 11 a1)
        (reg/v:SI 79 [ TIM_ICPolarity ])) "../Peripheral/src/ch32v30x_tim.c":736 -1
     (nil))
(insn 27 26 28 5 (set (reg:SI 10 a0)
        (reg/v/f:SI 77 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":736 -1
     (nil))
(call_insn 28 27 29 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066f0ac8 TI1_Config>) [0 TI1_Config S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":736 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066f0ac8 TI1_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(code_label 29 28 30 6 63 (nil) [1 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 6 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":739 -1
     (nil))
(debug_insn 32 31 33 6 (var_location:SI TIMx (reg/v/f:SI 77 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":739 -1
     (nil))
(debug_insn 33 32 34 6 (var_location:HI TIM_InputTriggerSource (subreg:HI (reg/v:SI 78 [ TIM_TIxExternalCLKSource ]) 0)) "../Peripheral/src/ch32v30x_tim.c":739 -1
     (nil))
(debug_insn 34 33 35 6 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":897 -1
     (nil))
(debug_insn 35 34 36 6 (var_location:HI tmpsmcr (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":897 -1
     (nil))
(debug_insn 36 35 38 6 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":899 -1
     (nil))
(insn 38 36 39 6 (set (reg:HI 83)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":899 -1
     (nil))
(insn 39 38 40 6 (set (reg/v:SI 74 [ tmpsmcr ])
        (zero_extend:SI (reg:HI 83))) "../Peripheral/src/ch32v30x_tim.c":899 -1
     (nil))
(debug_insn 40 39 41 6 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 74 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":899 -1
     (nil))
(debug_insn 41 40 42 6 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":900 -1
     (nil))
(insn 42 41 43 6 (set (reg:SI 84)
        (and:SI (reg/v:SI 74 [ tmpsmcr ])
            (const_int -113 [0xffffffffffffff8f]))) "../Peripheral/src/ch32v30x_tim.c":900 -1
     (nil))
(insn 43 42 44 6 (set (reg/v:SI 75 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 84) 0))) "../Peripheral/src/ch32v30x_tim.c":900 -1
     (nil))
(debug_insn 44 43 45 6 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 75 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":900 -1
     (nil))
(debug_insn 45 44 46 6 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":901 -1
     (nil))
(insn 46 45 47 6 (set (reg:SI 85)
        (ior:SI (reg/v:SI 78 [ TIM_TIxExternalCLKSource ])
            (reg/v:SI 75 [ tmpsmcr ]))) "../Peripheral/src/ch32v30x_tim.c":901 -1
     (nil))
(insn 47 46 48 6 (set (reg/v:SI 76 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_tim.c":901 -1
     (nil))
(debug_insn 48 47 49 6 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 76 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":901 -1
     (nil))
(debug_insn 49 48 50 6 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":902 -1
     (nil))
(insn 50 49 51 6 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 76 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":902 -1
     (nil))
(debug_insn 51 50 52 6 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":739 -1
     (nil))
(debug_insn 52 51 53 6 (var_location:HI TIM_InputTriggerSource (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":739 -1
     (nil))
(debug_insn 53 52 54 6 (var_location:HI tmpsmcr (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":739 -1
     (nil))
(debug_insn 54 53 56 6 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":740 -1
     (nil))
(insn 56 54 57 6 (set (reg:HI 87)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":740 -1
     (nil))
(insn 57 56 58 6 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 87))) "../Peripheral/src/ch32v30x_tim.c":740 -1
     (nil))
(insn 58 57 59 6 (set (reg:SI 88)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 7 [0x7]))) "../Peripheral/src/ch32v30x_tim.c":740 -1
     (nil))
(insn 59 58 60 6 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 88) 0))) "../Peripheral/src/ch32v30x_tim.c":740 -1
     (nil))
(insn 60 59 0 6 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":740 -1
     (nil))

;; Function TIM_ETRConfig (TIM_ETRConfig, funcdef_no=53, decl_uid=5042, cgraph_uid=53, symbol_order=53)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 78 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":823 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 79 [ TIM_ExtTRGPrescaler ])
        (reg:SI 11 a1 [ TIM_ExtTRGPrescaler ])) "../Peripheral/src/ch32v30x_tim.c":823 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 80 [ TIM_ExtTRGPolarity ])
        (reg:SI 12 a2 [ TIM_ExtTRGPolarity ])) "../Peripheral/src/ch32v30x_tim.c":823 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 81 [ ExtTRGFilter ])
        (reg:SI 13 a3 [ ExtTRGFilter ])) "../Peripheral/src/ch32v30x_tim.c":823 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":824 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI tmpsmcr (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":824 -1
     (nil))
(debug_insn 11 10 13 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":826 -1
     (nil))
(insn 13 11 14 2 (set (reg:HI 83)
        (mem/v:HI (plus:SI (reg/v/f:SI 78 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_5(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":826 -1
     (nil))
(insn 14 13 15 2 (set (reg/v:SI 74 [ tmpsmcr ])
        (zero_extend:SI (reg:HI 83))) "../Peripheral/src/ch32v30x_tim.c":826 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 74 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":826 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":827 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 84)
        (and:SI (reg/v:SI 74 [ tmpsmcr ])
            (const_int 255 [0xff]))) "../Peripheral/src/ch32v30x_tim.c":827 -1
     (nil))
(insn 18 17 19 2 (set (reg/v:SI 75 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 84) 0))) "../Peripheral/src/ch32v30x_tim.c":827 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 75 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":827 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":828 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 85)
        (ashift:SI (reg/v:SI 81 [ ExtTRGFilter ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":828 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 86)
        (ior:SI (reg/v:SI 80 [ TIM_ExtTRGPolarity ])
            (reg/v:SI 79 [ TIM_ExtTRGPrescaler ]))) "../Peripheral/src/ch32v30x_tim.c":828 -1
     (nil))
(insn 23 22 24 2 (set (reg:HI 87)
        (subreg:HI (reg:SI 85) 0)) "../Peripheral/src/ch32v30x_tim.c":828 -1
     (nil))
(insn 24 23 25 2 (set (reg:HI 88)
        (subreg:HI (reg:SI 86) 0)) "../Peripheral/src/ch32v30x_tim.c":828 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 89)
        (ior:SI (subreg:SI (reg:HI 87) 0)
            (subreg:SI (reg:HI 88) 0))) "../Peripheral/src/ch32v30x_tim.c":828 -1
     (nil))
(insn 26 25 27 2 (set (reg:HI 90)
        (subreg:HI (reg:SI 89) 0)) "../Peripheral/src/ch32v30x_tim.c":828 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 91)
        (ior:SI (reg/v:SI 75 [ tmpsmcr ])
            (subreg:SI (reg:HI 90) 0))) "../Peripheral/src/ch32v30x_tim.c":828 -1
     (nil))
(insn 28 27 29 2 (set (reg/v:SI 76 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 91) 0))) "../Peripheral/src/ch32v30x_tim.c":828 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 76 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":828 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":829 -1
     (nil))
(insn 31 30 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 78 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_5(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 76 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":829 -1
     (nil))

;; Function TIM_ETRClockMode1Config (TIM_ETRClockMode1Config, funcdef_no=51, decl_uid=5032, cgraph_uid=51, symbol_order=51)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":764 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_ExtTRGPrescaler ])
        (reg:SI 11 a1 [ TIM_ExtTRGPrescaler ])) "../Peripheral/src/ch32v30x_tim.c":764 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 77 [ TIM_ExtTRGPolarity ])
        (reg:SI 12 a2 [ TIM_ExtTRGPolarity ])) "../Peripheral/src/ch32v30x_tim.c":764 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 78 [ ExtTRGFilter ])
        (reg:SI 13 a3 [ ExtTRGFilter ])) "../Peripheral/src/ch32v30x_tim.c":764 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":765 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI tmpsmcr (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":765 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":767 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 13 a3)
        (reg/v:SI 78 [ ExtTRGFilter ])) "../Peripheral/src/ch32v30x_tim.c":767 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 12 a2)
        (reg/v:SI 77 [ TIM_ExtTRGPolarity ])) "../Peripheral/src/ch32v30x_tim.c":767 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 11 a1)
        (reg/v:SI 76 [ TIM_ExtTRGPrescaler ])) "../Peripheral/src/ch32v30x_tim.c":767 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 10 a0)
        (reg/v/f:SI 75 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":767 -1
     (nil))
(call_insn 16 15 17 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_ETRConfig") [flags 0x3] <function_decl 06a5fd20 TIM_ETRConfig>) [0 TIM_ETRConfig S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":767 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_ETRConfig") [flags 0x3] <function_decl 06a5fd20 TIM_ETRConfig>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(debug_insn 17 16 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":768 -1
     (nil))
(insn 19 17 20 2 (set (reg:HI 80)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_3(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":768 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 73 [ tmpsmcr ])
        (zero_extend:SI (reg:HI 80))) "../Peripheral/src/ch32v30x_tim.c":768 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 73 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":768 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":769 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:HI D#1 (and:HI (subreg:HI (reg/v:SI 73 [ tmpsmcr ]) 0)
        (const_int -8 [0xfffffffffffffff8]))) "../Peripheral/src/ch32v30x_tim.c":769 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:HI tmpsmcr (debug_expr:HI D#1)) "../Peripheral/src/ch32v30x_tim.c":769 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":770 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:HI tmpsmcr (ior:HI (debug_expr:HI D#1)
        (const_int 7 [0x7]))) "../Peripheral/src/ch32v30x_tim.c":770 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":771 -1
     (nil))
(insn 28 27 29 2 (set (reg:SI 81)
        (and:SI (reg/v:SI 73 [ tmpsmcr ])
            (const_int -120 [0xffffffffffffff88]))) -1
     (nil))
(insn 29 28 30 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) -1
     (nil))
(debug_insn 30 29 31 2 (var_location:HI tmpsmcr (ior:HI (subreg:HI (reg:SI 72 [ _1 ]) 0)
        (const_int 7 [0x7]))) "../Peripheral/src/ch32v30x_tim.c":771 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":772 -1
     (nil))
(insn 32 31 33 2 (set (reg:SI 82)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 119 [0x77]))) "../Peripheral/src/ch32v30x_tim.c":772 -1
     (nil))
(insn 33 32 34 2 (set (reg/v:SI 74 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 82) 0))) "../Peripheral/src/ch32v30x_tim.c":772 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 74 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":772 -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":773 -1
     (nil))
(insn 36 35 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_3(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":773 -1
     (nil))

;; Function TIM_ETRClockMode2Config (TIM_ETRClockMode2Config, funcdef_no=52, decl_uid=5037, cgraph_uid=52, symbol_order=52)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 74 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":797 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 75 [ TIM_ExtTRGPrescaler ])
        (reg:SI 11 a1 [ TIM_ExtTRGPrescaler ])) "../Peripheral/src/ch32v30x_tim.c":797 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 76 [ TIM_ExtTRGPolarity ])
        (reg:SI 12 a2 [ TIM_ExtTRGPolarity ])) "../Peripheral/src/ch32v30x_tim.c":797 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 77 [ ExtTRGFilter ])
        (reg:SI 13 a3 [ ExtTRGFilter ])) "../Peripheral/src/ch32v30x_tim.c":797 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":798 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 13 a3)
        (reg/v:SI 77 [ ExtTRGFilter ])) "../Peripheral/src/ch32v30x_tim.c":798 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 12 a2)
        (reg/v:SI 76 [ TIM_ExtTRGPolarity ])) "../Peripheral/src/ch32v30x_tim.c":798 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 11 a1)
        (reg/v:SI 75 [ TIM_ExtTRGPrescaler ])) "../Peripheral/src/ch32v30x_tim.c":798 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 10 a0)
        (reg/v/f:SI 74 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":798 -1
     (nil))
(call_insn 14 13 15 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_ETRConfig") [flags 0x3] <function_decl 06a5fd20 TIM_ETRConfig>) [0 TIM_ETRConfig S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":798 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_ETRConfig") [flags 0x3] <function_decl 06a5fd20 TIM_ETRConfig>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(debug_insn 15 14 17 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":799 -1
     (nil))
(insn 17 15 18 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 74 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":799 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":799 -1
     (nil))
(insn 19 18 20 2 (set (reg:HI 80)
        (const_int 16384 [0x4000])) "../Peripheral/src/ch32v30x_tim.c":799 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 81)
        (ior:SI (reg:SI 72 [ _1 ])
            (subreg:SI (reg:HI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":799 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_tim.c":799 -1
     (nil))
(insn 22 21 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 74 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":799 -1
     (nil))

;; Function TIM_PrescalerConfig (TIM_PrescalerConfig, funcdef_no=54, decl_uid=5046, cgraph_uid=54, symbol_order=54)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":847 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ Prescaler ])
        (reg:SI 11 a1 [ Prescaler ])) "../Peripheral/src/ch32v30x_tim.c":847 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 74 [ TIM_PSCReloadMode ])
        (reg:SI 12 a2 [ TIM_PSCReloadMode ])) "../Peripheral/src/ch32v30x_tim.c":847 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":848 -1
     (nil))
(insn 9 8 10 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 40 [0x28])) [2 TIMx_2(D)->PSC+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 73 [ Prescaler ]) 0)) "../Peripheral/src/ch32v30x_tim.c":848 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":849 -1
     (nil))
(insn 11 10 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 20 [0x14])) [2 TIMx_2(D)->SWEVGR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ TIM_PSCReloadMode ]) 0)) "../Peripheral/src/ch32v30x_tim.c":849 -1
     (nil))

;; Function TIM_CounterModeConfig (TIM_CounterModeConfig, funcdef_no=55, decl_uid=5049, cgraph_uid=55, symbol_order=55)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":868 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_CounterMode ])
        (reg:SI 11 a1 [ TIM_CounterMode ])) "../Peripheral/src/ch32v30x_tim.c":868 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":869 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpcr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":869 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":871 -1
     (nil))
(insn 10 9 11 2 (set (reg:HI 77)
        (mem/v:HI (reg/v/f:SI 75 [ TIMx ]) [2 TIMx_2(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":871 -1
     (nil))
(insn 11 10 12 2 (set (reg/v:SI 72 [ tmpcr1 ])
        (zero_extend:SI (reg:HI 77))) "../Peripheral/src/ch32v30x_tim.c":871 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 72 [ tmpcr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":871 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":872 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 78)
        (and:SI (reg/v:SI 72 [ tmpcr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Peripheral/src/ch32v30x_tim.c":872 -1
     (nil))
(insn 15 14 16 2 (set (reg/v:SI 73 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 78) 0))) "../Peripheral/src/ch32v30x_tim.c":872 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 73 [ tmpcr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":872 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":873 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 79)
        (ior:SI (reg/v:SI 73 [ tmpcr1 ])
            (reg/v:SI 76 [ TIM_CounterMode ]))) "../Peripheral/src/ch32v30x_tim.c":873 -1
     (nil))
(insn 19 18 20 2 (set (reg/v:SI 74 [ tmpcr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":873 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:HI tmpcr1 (subreg:HI (reg/v:SI 74 [ tmpcr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":873 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":874 -1
     (nil))
(insn 22 21 0 2 (set (mem/v:HI (reg/v/f:SI 75 [ TIMx ]) [2 TIMx_2(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpcr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":874 -1
     (nil))

;; Function TIM_SelectInputTrigger (TIM_SelectInputTrigger, funcdef_no=56, decl_uid=5052, cgraph_uid=56, symbol_order=56)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":896 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_InputTriggerSource ])
        (reg:SI 11 a1 [ TIM_InputTriggerSource ])) "../Peripheral/src/ch32v30x_tim.c":896 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":897 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpsmcr (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":897 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":899 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_2(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":899 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 72 [ tmpsmcr ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":899 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 72 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":899 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":900 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpsmcr ])
            (const_int -113 [0xffffffffffffff8f]))) "../Peripheral/src/ch32v30x_tim.c":900 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 73 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":900 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 73 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":900 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":901 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpsmcr ])
            (reg/v:SI 76 [ TIM_InputTriggerSource ]))) "../Peripheral/src/ch32v30x_tim.c":901 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 74 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":901 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 74 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":901 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":902 -1
     (nil))
(insn 23 22 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_2(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":902 -1
     (nil))

;; Function TIM_EncoderInterfaceConfig (TIM_EncoderInterfaceConfig, funcdef_no=57, decl_uid=5057, cgraph_uid=57, symbol_order=57)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 83 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":929 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 84 [ TIM_EncoderMode ])
        (reg:SI 11 a1 [ TIM_EncoderMode ])) "../Peripheral/src/ch32v30x_tim.c":929 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 85 [ TIM_IC1Polarity ])
        (reg:SI 12 a2 [ TIM_IC1Polarity ])) "../Peripheral/src/ch32v30x_tim.c":929 -1
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 86 [ TIM_IC2Polarity ])
        (reg:SI 13 a3 [ TIM_IC2Polarity ])) "../Peripheral/src/ch32v30x_tim.c":929 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":930 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI tmpsmcr (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":930 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":931 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:HI tmpccmr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":931 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":932 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":932 -1
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":934 -1
     (nil))
(insn 17 15 18 2 (set (reg:HI 88)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":934 -1
     (nil))
(insn 18 17 19 2 (set (reg/v:SI 74 [ tmpsmcr ])
        (zero_extend:SI (reg:HI 88))) "../Peripheral/src/ch32v30x_tim.c":934 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 74 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":934 -1
     (nil))
(debug_insn 20 19 22 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":935 -1
     (nil))
(insn 22 20 23 2 (set (reg:HI 90)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_4(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":935 -1
     (nil))
(insn 23 22 24 2 (set (reg/v:SI 75 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 90))) "../Peripheral/src/ch32v30x_tim.c":935 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":935 -1
     (nil))
(debug_insn 25 24 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":936 -1
     (nil))
(insn 27 25 28 2 (set (reg:HI 92)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_4(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":936 -1
     (nil))
(insn 28 27 29 2 (set (reg/v:SI 76 [ tmpccer ])
        (zero_extend:SI (reg:HI 92))) "../Peripheral/src/ch32v30x_tim.c":936 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 76 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":936 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":937 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 93)
        (and:SI (reg/v:SI 74 [ tmpsmcr ])
            (const_int -8 [0xfffffffffffffff8]))) "../Peripheral/src/ch32v30x_tim.c":937 -1
     (nil))
(insn 32 31 33 2 (set (reg/v:SI 77 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 93) 0))) "../Peripheral/src/ch32v30x_tim.c":937 -1
     (nil))
(debug_insn 33 32 34 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 77 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":937 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":938 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 94)
        (ior:SI (reg/v:SI 77 [ tmpsmcr ])
            (reg/v:SI 84 [ TIM_EncoderMode ]))) "../Peripheral/src/ch32v30x_tim.c":938 -1
     (nil))
(insn 36 35 37 2 (set (reg/v:SI 78 [ tmpsmcr ])
        (zero_extend:SI (subreg:HI (reg:SI 94) 0))) "../Peripheral/src/ch32v30x_tim.c":938 -1
     (nil))
(debug_insn 37 36 38 2 (var_location:HI tmpsmcr (subreg:HI (reg/v:SI 78 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":938 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":939 -1
     (nil))
(insn 39 38 40 2 (set (reg:SI 95)
        (and:SI (reg/v:SI 75 [ tmpccmr1 ])
            (const_int -772 [0xfffffffffffffcfc]))) "../Peripheral/src/ch32v30x_tim.c":939 -1
     (nil))
(insn 40 39 41 2 (set (reg/v:SI 79 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 95) 0))) "../Peripheral/src/ch32v30x_tim.c":939 -1
     (nil))
(debug_insn 41 40 42 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 79 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":939 -1
     (nil))
(debug_insn 42 41 43 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":940 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 96)
        (ior:SI (reg/v:SI 79 [ tmpccmr1 ])
            (const_int 257 [0x101]))) "../Peripheral/src/ch32v30x_tim.c":940 -1
     (nil))
(insn 44 43 45 2 (set (reg/v:SI 80 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 96) 0))) "../Peripheral/src/ch32v30x_tim.c":940 -1
     (nil))
(debug_insn 45 44 46 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 80 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":940 -1
     (nil))
(debug_insn 46 45 47 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":941 -1
     (nil))
(insn 47 46 48 2 (set (reg:SI 97)
        (and:SI (reg/v:SI 76 [ tmpccer ])
            (const_int -35 [0xffffffffffffffdd]))) "../Peripheral/src/ch32v30x_tim.c":941 -1
     (nil))
(insn 48 47 49 2 (set (reg/v:SI 81 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 97) 0))) "../Peripheral/src/ch32v30x_tim.c":941 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 81 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":941 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":942 -1
     (nil))
(insn 51 50 52 2 (set (reg:SI 98)
        (ashift:SI (reg/v:SI 86 [ TIM_IC2Polarity ])
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":942 -1
     (nil))
(insn 52 51 53 2 (set (reg:HI 99)
        (subreg:HI (reg:SI 98) 0)) "../Peripheral/src/ch32v30x_tim.c":942 -1
     (nil))
(insn 53 52 54 2 (set (reg:SI 100)
        (ior:SI (reg/v:SI 85 [ TIM_IC1Polarity ])
            (subreg:SI (reg:HI 99) 0))) "../Peripheral/src/ch32v30x_tim.c":942 -1
     (nil))
(insn 54 53 55 2 (set (reg:HI 101)
        (subreg:HI (reg:SI 100) 0)) "../Peripheral/src/ch32v30x_tim.c":942 -1
     (nil))
(insn 55 54 56 2 (set (reg:SI 102)
        (ior:SI (reg/v:SI 81 [ tmpccer ])
            (subreg:SI (reg:HI 101) 0))) "../Peripheral/src/ch32v30x_tim.c":942 -1
     (nil))
(insn 56 55 57 2 (set (reg/v:SI 82 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 102) 0))) "../Peripheral/src/ch32v30x_tim.c":942 -1
     (nil))
(debug_insn 57 56 58 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 82 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":942 -1
     (nil))
(debug_insn 58 57 59 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":943 -1
     (nil))
(insn 59 58 60 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_4(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 78 [ tmpsmcr ]) 0)) "../Peripheral/src/ch32v30x_tim.c":943 -1
     (nil))
(debug_insn 60 59 61 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":944 -1
     (nil))
(insn 61 60 62 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_4(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 80 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":944 -1
     (nil))
(debug_insn 62 61 63 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":945 -1
     (nil))
(insn 63 62 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_4(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 82 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":945 -1
     (nil))

;; Function TIM_ForcedOC1Config (TIM_ForcedOC1Config, funcdef_no=58, decl_uid=5060, cgraph_uid=58, symbol_order=58)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":962 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_ForcedAction ])
        (reg:SI 11 a1 [ TIM_ForcedAction ])) "../Peripheral/src/ch32v30x_tim.c":962 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":963 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":963 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":965 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":965 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 72 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":965 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 72 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":965 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":966 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Peripheral/src/ch32v30x_tim.c":966 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":966 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 73 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":966 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":967 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg/v:SI 76 [ TIM_ForcedAction ]))) "../Peripheral/src/ch32v30x_tim.c":967 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":967 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":967 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":968 -1
     (nil))
(insn 23 22 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":968 -1
     (nil))

;; Function TIM_ForcedOC2Config (TIM_ForcedOC2Config, funcdef_no=59, decl_uid=5063, cgraph_uid=59, symbol_order=59)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":985 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_ForcedAction ])
        (reg:SI 11 a1 [ TIM_ForcedAction ])) "../Peripheral/src/ch32v30x_tim.c":985 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":986 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":986 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":988 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":988 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":988 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 73 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":988 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":989 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 82)
        (const_int -28672 [0xffffffffffff9000])) "../Peripheral/src/ch32v30x_tim.c":989 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":989 -1
     (expr_list:REG_EQUAL (const_int -28673 [0xffffffffffff8fff])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg:SI 81))) "../Peripheral/src/ch32v30x_tim.c":989 -1
     (nil))
(insn 18 17 19 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":989 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":989 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":990 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_ForcedAction ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":990 -1
     (nil))
(insn 22 21 23 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../Peripheral/src/ch32v30x_tim.c":990 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccmr1 ])
            (subreg:SI (reg:HI 84) 0))) "../Peripheral/src/ch32v30x_tim.c":990 -1
     (nil))
(insn 24 23 25 2 (set (reg/v:SI 75 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_tim.c":990 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":990 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":991 -1
     (nil))
(insn 27 26 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":991 -1
     (nil))

;; Function TIM_ForcedOC3Config (TIM_ForcedOC3Config, funcdef_no=60, decl_uid=5066, cgraph_uid=60, symbol_order=60)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1008 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_ForcedAction ])
        (reg:SI 11 a1 [ TIM_ForcedAction ])) "../Peripheral/src/ch32v30x_tim.c":1008 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1009 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1009 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1011 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1011 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 72 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1011 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 72 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1011 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1012 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr2 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Peripheral/src/ch32v30x_tim.c":1012 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1012 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 73 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1012 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1013 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg/v:SI 76 [ TIM_ForcedAction ]))) "../Peripheral/src/ch32v30x_tim.c":1013 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1013 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1013 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1014 -1
     (nil))
(insn 23 22 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1014 -1
     (nil))

;; Function TIM_ForcedOC4Config (TIM_ForcedOC4Config, funcdef_no=61, decl_uid=5069, cgraph_uid=61, symbol_order=61)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1031 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_ForcedAction ])
        (reg:SI 11 a1 [ TIM_ForcedAction ])) "../Peripheral/src/ch32v30x_tim.c":1031 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1032 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1032 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1034 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1034 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1034 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 73 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1034 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1035 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 82)
        (const_int -28672 [0xffffffffffff9000])) "../Peripheral/src/ch32v30x_tim.c":1035 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":1035 -1
     (expr_list:REG_EQUAL (const_int -28673 [0xffffffffffff8fff])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg:SI 81))) "../Peripheral/src/ch32v30x_tim.c":1035 -1
     (nil))
(insn 18 17 19 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1035 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1035 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1036 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_ForcedAction ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1036 -1
     (nil))
(insn 22 21 23 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../Peripheral/src/ch32v30x_tim.c":1036 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccmr2 ])
            (subreg:SI (reg:HI 84) 0))) "../Peripheral/src/ch32v30x_tim.c":1036 -1
     (nil))
(insn 24 23 25 2 (set (reg/v:SI 75 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_tim.c":1036 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 75 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1036 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1037 -1
     (nil))
(insn 27 26 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1037 -1
     (nil))

;; Function TIM_ARRPreloadConfig (TIM_ARRPreloadConfig, funcdef_no=62, decl_uid=5072, cgraph_uid=62, symbol_order=62)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 16 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1051 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_tim.c":1051 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1052 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":1052 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 18)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 11 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1054 -1
     (nil))
(insn 11 10 12 4 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1054 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1054 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 79)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 128 [0x80]))) "../Peripheral/src/ch32v30x_tim.c":1054 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1054 -1
     (nil))
(insn 15 14 16 4 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1054 -1
     (nil))
(jump_insn 16 15 17 4 (set (pc)
        (label_ref:SI 28)) 250 {jump}
     (nil)
 -> 28)
(barrier 17 16 18)
(code_label 18 17 19 5 79 (nil) [1 uses])
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1058 -1
     (nil))
(insn 21 20 22 5 (set (reg:HI 80)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1058 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 80))) "../Peripheral/src/ch32v30x_tim.c":1058 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 81)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Peripheral/src/ch32v30x_tim.c":1058 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_tim.c":1058 -1
     (nil))
(insn 25 24 28 5 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1058 -1
     (nil))
(code_label 28 25 29 7 78 (nil) [1 uses])
(note 29 28 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_SelectCOM (TIM_SelectCOM, funcdef_no=63, decl_uid=5075, cgraph_uid=63, symbol_order=63)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 17 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1073 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_tim.c":1073 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1074 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":1074 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 19)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 12 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1076 -1
     (nil))
(insn 12 10 13 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1076 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1076 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":1076 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1076 -1
     (nil))
(insn 16 15 17 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1076 -1
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (label_ref:SI 30)) 250 {jump}
     (nil)
 -> 30)
(barrier 18 17 19)
(code_label 19 18 20 5 83 (nil) [1 uses])
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1080 -1
     (nil))
(insn 23 21 24 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1080 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_tim.c":1080 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Peripheral/src/ch32v30x_tim.c":1080 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1080 -1
     (nil))
(insn 27 26 30 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1080 -1
     (nil))
(code_label 30 27 31 7 82 (nil) [1 uses])
(note 31 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_SelectCCDMA (TIM_SelectCCDMA, funcdef_no=64, decl_uid=5078, cgraph_uid=64, symbol_order=64)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 17 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1095 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_tim.c":1095 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1096 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":1096 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 19)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 12 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1098 -1
     (nil))
(insn 12 10 13 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1098 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1098 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1098 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1098 -1
     (nil))
(insn 16 15 17 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1098 -1
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (label_ref:SI 30)) 250 {jump}
     (nil)
 -> 30)
(barrier 18 17 19)
(code_label 19 18 20 5 87 (nil) [1 uses])
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1102 -1
     (nil))
(insn 23 21 24 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1102 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_tim.c":1102 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Peripheral/src/ch32v30x_tim.c":1102 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1102 -1
     (nil))
(insn 27 26 30 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1102 -1
     (nil))
(code_label 30 27 31 7 86 (nil) [1 uses])
(note 31 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_CCPreloadControl (TIM_CCPreloadControl, funcdef_no=65, decl_uid=5081, cgraph_uid=65, symbol_order=65)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 17 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1117 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_tim.c":1117 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1118 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":1118 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 19)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 12 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1120 -1
     (nil))
(insn 12 10 13 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1120 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1120 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 1 [0x1]))) "../Peripheral/src/ch32v30x_tim.c":1120 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1120 -1
     (nil))
(insn 16 15 17 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1120 -1
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (label_ref:SI 30)) 250 {jump}
     (nil)
 -> 30)
(barrier 18 17 19)
(code_label 19 18 20 5 91 (nil) [1 uses])
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1124 -1
     (nil))
(insn 23 21 24 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1124 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_tim.c":1124 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Peripheral/src/ch32v30x_tim.c":1124 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1124 -1
     (nil))
(insn 27 26 30 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1124 -1
     (nil))
(code_label 30 27 31 7 90 (nil) [1 uses])
(note 31 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_OC1PreloadConfig (TIM_OC1PreloadConfig, funcdef_no=66, decl_uid=5084, cgraph_uid=66, symbol_order=66)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1141 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCPreload ])
        (reg:SI 11 a1 [ TIM_OCPreload ])) "../Peripheral/src/ch32v30x_tim.c":1141 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1142 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1142 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1144 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1144 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 72 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1144 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 72 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1144 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1145 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr1 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Peripheral/src/ch32v30x_tim.c":1145 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1145 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 73 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1145 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1146 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg/v:SI 76 [ TIM_OCPreload ]))) "../Peripheral/src/ch32v30x_tim.c":1146 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1146 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1146 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1147 -1
     (nil))
(insn 23 22 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1147 -1
     (nil))

;; Function TIM_OC2PreloadConfig (TIM_OC2PreloadConfig, funcdef_no=67, decl_uid=5087, cgraph_uid=67, symbol_order=67)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1163 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCPreload ])
        (reg:SI 11 a1 [ TIM_OCPreload ])) "../Peripheral/src/ch32v30x_tim.c":1163 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1164 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1164 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1166 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1166 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1166 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 73 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1166 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1167 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 82)
        (const_int -4096 [0xfffffffffffff000])) "../Peripheral/src/ch32v30x_tim.c":1167 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int 2047 [0x7ff]))) "../Peripheral/src/ch32v30x_tim.c":1167 -1
     (expr_list:REG_EQUAL (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg:SI 81))) "../Peripheral/src/ch32v30x_tim.c":1167 -1
     (nil))
(insn 18 17 19 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1167 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1167 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1168 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_OCPreload ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1168 -1
     (nil))
(insn 22 21 23 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../Peripheral/src/ch32v30x_tim.c":1168 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccmr1 ])
            (subreg:SI (reg:HI 84) 0))) "../Peripheral/src/ch32v30x_tim.c":1168 -1
     (nil))
(insn 24 23 25 2 (set (reg/v:SI 75 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_tim.c":1168 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1168 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1169 -1
     (nil))
(insn 27 26 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1169 -1
     (nil))

;; Function TIM_OC3PreloadConfig (TIM_OC3PreloadConfig, funcdef_no=68, decl_uid=5090, cgraph_uid=68, symbol_order=68)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1185 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCPreload ])
        (reg:SI 11 a1 [ TIM_OCPreload ])) "../Peripheral/src/ch32v30x_tim.c":1185 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1186 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1186 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1188 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1188 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 72 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1188 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 72 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1188 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1189 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr2 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Peripheral/src/ch32v30x_tim.c":1189 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1189 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 73 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1189 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1190 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg/v:SI 76 [ TIM_OCPreload ]))) "../Peripheral/src/ch32v30x_tim.c":1190 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1190 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1190 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1191 -1
     (nil))
(insn 23 22 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1191 -1
     (nil))

;; Function TIM_OC4PreloadConfig (TIM_OC4PreloadConfig, funcdef_no=69, decl_uid=5093, cgraph_uid=69, symbol_order=69)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1207 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCPreload ])
        (reg:SI 11 a1 [ TIM_OCPreload ])) "../Peripheral/src/ch32v30x_tim.c":1207 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1208 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1208 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1210 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1210 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1210 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 73 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1210 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1211 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 82)
        (const_int -4096 [0xfffffffffffff000])) "../Peripheral/src/ch32v30x_tim.c":1211 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int 2047 [0x7ff]))) "../Peripheral/src/ch32v30x_tim.c":1211 -1
     (expr_list:REG_EQUAL (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg:SI 81))) "../Peripheral/src/ch32v30x_tim.c":1211 -1
     (nil))
(insn 18 17 19 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1211 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1211 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1212 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_OCPreload ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1212 -1
     (nil))
(insn 22 21 23 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../Peripheral/src/ch32v30x_tim.c":1212 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccmr2 ])
            (subreg:SI (reg:HI 84) 0))) "../Peripheral/src/ch32v30x_tim.c":1212 -1
     (nil))
(insn 24 23 25 2 (set (reg/v:SI 75 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_tim.c":1212 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 75 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1212 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1213 -1
     (nil))
(insn 27 26 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1213 -1
     (nil))

;; Function TIM_OC1FastConfig (TIM_OC1FastConfig, funcdef_no=70, decl_uid=5096, cgraph_uid=70, symbol_order=70)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1229 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCFast ])
        (reg:SI 11 a1 [ TIM_OCFast ])) "../Peripheral/src/ch32v30x_tim.c":1229 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1230 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1230 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1232 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1232 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 72 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1232 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 72 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1232 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1233 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr1 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Peripheral/src/ch32v30x_tim.c":1233 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1233 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 73 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1233 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1234 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg/v:SI 76 [ TIM_OCFast ]))) "../Peripheral/src/ch32v30x_tim.c":1234 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1234 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1234 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1235 -1
     (nil))
(insn 23 22 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1235 -1
     (nil))

;; Function TIM_OC2FastConfig (TIM_OC2FastConfig, funcdef_no=71, decl_uid=5099, cgraph_uid=71, symbol_order=71)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1251 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCFast ])
        (reg:SI 11 a1 [ TIM_OCFast ])) "../Peripheral/src/ch32v30x_tim.c":1251 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1252 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1252 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1254 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1254 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1254 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 73 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1254 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1255 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr1 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Peripheral/src/ch32v30x_tim.c":1255 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1255 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1255 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1256 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 81)
        (ashift:SI (reg/v:SI 77 [ TIM_OCFast ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1256 -1
     (nil))
(insn 20 19 21 2 (set (reg:HI 82)
        (subreg:HI (reg:SI 81) 0)) "../Peripheral/src/ch32v30x_tim.c":1256 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ior:SI (reg/v:SI 74 [ tmpccmr1 ])
            (subreg:SI (reg:HI 82) 0))) "../Peripheral/src/ch32v30x_tim.c":1256 -1
     (nil))
(insn 22 21 23 2 (set (reg/v:SI 75 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1256 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1256 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1257 -1
     (nil))
(insn 25 24 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1257 -1
     (nil))

;; Function TIM_OC3FastConfig (TIM_OC3FastConfig, funcdef_no=72, decl_uid=5102, cgraph_uid=72, symbol_order=72)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1273 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCFast ])
        (reg:SI 11 a1 [ TIM_OCFast ])) "../Peripheral/src/ch32v30x_tim.c":1273 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1274 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1274 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1276 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1276 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 72 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1276 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 72 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1276 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1277 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr2 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Peripheral/src/ch32v30x_tim.c":1277 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1277 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 73 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1277 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1278 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg/v:SI 76 [ TIM_OCFast ]))) "../Peripheral/src/ch32v30x_tim.c":1278 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1278 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1278 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1279 -1
     (nil))
(insn 23 22 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1279 -1
     (nil))

;; Function TIM_OC4FastConfig (TIM_OC4FastConfig, funcdef_no=73, decl_uid=5105, cgraph_uid=73, symbol_order=73)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1295 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCFast ])
        (reg:SI 11 a1 [ TIM_OCFast ])) "../Peripheral/src/ch32v30x_tim.c":1295 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1296 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1296 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1298 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1298 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1298 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 73 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1298 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1299 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr2 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Peripheral/src/ch32v30x_tim.c":1299 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1299 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1299 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1300 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 81)
        (ashift:SI (reg/v:SI 77 [ TIM_OCFast ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1300 -1
     (nil))
(insn 20 19 21 2 (set (reg:HI 82)
        (subreg:HI (reg:SI 81) 0)) "../Peripheral/src/ch32v30x_tim.c":1300 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ior:SI (reg/v:SI 74 [ tmpccmr2 ])
            (subreg:SI (reg:HI 82) 0))) "../Peripheral/src/ch32v30x_tim.c":1300 -1
     (nil))
(insn 22 21 23 2 (set (reg/v:SI 75 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1300 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 75 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1300 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1301 -1
     (nil))
(insn 25 24 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1301 -1
     (nil))

;; Function TIM_ClearOC1Ref (TIM_ClearOC1Ref, funcdef_no=74, decl_uid=5108, cgraph_uid=74, symbol_order=74)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1317 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCClear ])
        (reg:SI 11 a1 [ TIM_OCClear ])) "../Peripheral/src/ch32v30x_tim.c":1317 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1318 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1318 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1320 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1320 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 72 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1320 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 72 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1320 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1321 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr1 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Peripheral/src/ch32v30x_tim.c":1321 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1321 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 73 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1321 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1322 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg/v:SI 76 [ TIM_OCClear ]))) "../Peripheral/src/ch32v30x_tim.c":1322 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1322 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1322 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1323 -1
     (nil))
(insn 23 22 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_2(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1323 -1
     (nil))

;; Function TIM_ClearOC2Ref (TIM_ClearOC2Ref, funcdef_no=75, decl_uid=5111, cgraph_uid=75, symbol_order=75)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1339 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCClear ])
        (reg:SI 11 a1 [ TIM_OCClear ])) "../Peripheral/src/ch32v30x_tim.c":1339 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1340 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1340 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1342 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1342 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccmr1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1342 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 73 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1342 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1343 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 82)
        (const_int 32768 [0x8000])) "../Peripheral/src/ch32v30x_tim.c":1343 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":1343 -1
     (expr_list:REG_EQUAL (const_int 32767 [0x7fff])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr1 ])
            (reg:SI 81))) "../Peripheral/src/ch32v30x_tim.c":1343 -1
     (nil))
(insn 18 17 19 2 (set (reg/v:SI 74 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1343 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 74 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1343 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1344 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_OCClear ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1344 -1
     (nil))
(insn 22 21 23 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../Peripheral/src/ch32v30x_tim.c":1344 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccmr1 ])
            (subreg:SI (reg:HI 84) 0))) "../Peripheral/src/ch32v30x_tim.c":1344 -1
     (nil))
(insn 24 23 25 2 (set (reg/v:SI 75 [ tmpccmr1 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_tim.c":1344 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:HI tmpccmr1 (subreg:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1344 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1345 -1
     (nil))
(insn 27 26 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_3(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1345 -1
     (nil))

;; Function TIM_ClearOC3Ref (TIM_ClearOC3Ref, funcdef_no=76, decl_uid=5114, cgraph_uid=76, symbol_order=76)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1361 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCClear ])
        (reg:SI 11 a1 [ TIM_OCClear ])) "../Peripheral/src/ch32v30x_tim.c":1361 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1362 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1362 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1364 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1364 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 72 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1364 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 72 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1364 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1365 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccmr2 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Peripheral/src/ch32v30x_tim.c":1365 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1365 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 73 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1365 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1366 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg/v:SI 76 [ TIM_OCClear ]))) "../Peripheral/src/ch32v30x_tim.c":1366 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1366 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1366 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1367 -1
     (nil))
(insn 23 22 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_2(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1367 -1
     (nil))

;; Function TIM_ClearOC4Ref (TIM_ClearOC4Ref, funcdef_no=77, decl_uid=5117, cgraph_uid=77, symbol_order=77)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1383 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCClear ])
        (reg:SI 11 a1 [ TIM_OCClear ])) "../Peripheral/src/ch32v30x_tim.c":1383 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1384 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccmr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1384 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1386 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1386 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1386 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 73 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1386 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1387 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 82)
        (const_int 32768 [0x8000])) "../Peripheral/src/ch32v30x_tim.c":1387 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":1387 -1
     (expr_list:REG_EQUAL (const_int 32767 [0x7fff])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccmr2 ])
            (reg:SI 81))) "../Peripheral/src/ch32v30x_tim.c":1387 -1
     (nil))
(insn 18 17 19 2 (set (reg/v:SI 74 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1387 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 74 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1387 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1388 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_OCClear ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1388 -1
     (nil))
(insn 22 21 23 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../Peripheral/src/ch32v30x_tim.c":1388 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccmr2 ])
            (subreg:SI (reg:HI 84) 0))) "../Peripheral/src/ch32v30x_tim.c":1388 -1
     (nil))
(insn 24 23 25 2 (set (reg/v:SI 75 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_tim.c":1388 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 75 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1388 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1389 -1
     (nil))
(insn 27 26 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_3(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1389 -1
     (nil))

;; Function TIM_OC1PolarityConfig (TIM_OC1PolarityConfig, funcdef_no=78, decl_uid=5120, cgraph_uid=78, symbol_order=78)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1405 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCPolarity ])
        (reg:SI 11 a1 [ TIM_OCPolarity ])) "../Peripheral/src/ch32v30x_tim.c":1405 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1406 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1406 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1408 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_2(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1408 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 72 [ tmpccer ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1408 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 72 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1408 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1409 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccer ])
            (const_int -3 [0xfffffffffffffffd]))) "../Peripheral/src/ch32v30x_tim.c":1409 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1409 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 73 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1409 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1410 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccer ])
            (reg/v:SI 76 [ TIM_OCPolarity ]))) "../Peripheral/src/ch32v30x_tim.c":1410 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1410 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 74 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1410 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1411 -1
     (nil))
(insn 23 22 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_2(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1411 -1
     (nil))

;; Function TIM_OC1NPolarityConfig (TIM_OC1NPolarityConfig, funcdef_no=79, decl_uid=5123, cgraph_uid=79, symbol_order=79)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 75 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1427 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 76 [ TIM_OCNPolarity ])
        (reg:SI 11 a1 [ TIM_OCNPolarity ])) "../Peripheral/src/ch32v30x_tim.c":1427 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1428 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1428 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1430 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 78)
        (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_2(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1430 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 72 [ tmpccer ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1430 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 72 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1430 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1431 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 79)
        (and:SI (reg/v:SI 72 [ tmpccer ])
            (const_int -9 [0xfffffffffffffff7]))) "../Peripheral/src/ch32v30x_tim.c":1431 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1431 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 73 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1431 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1432 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 80)
        (ior:SI (reg/v:SI 73 [ tmpccer ])
            (reg/v:SI 76 [ TIM_OCNPolarity ]))) "../Peripheral/src/ch32v30x_tim.c":1432 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1432 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 74 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1432 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1433 -1
     (nil))
(insn 23 22 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 75 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_2(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 74 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1433 -1
     (nil))

;; Function TIM_OC2PolarityConfig (TIM_OC2PolarityConfig, funcdef_no=80, decl_uid=5126, cgraph_uid=80, symbol_order=80)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1449 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCPolarity ])
        (reg:SI 11 a1 [ TIM_OCPolarity ])) "../Peripheral/src/ch32v30x_tim.c":1449 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1450 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1450 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1452 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1452 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1452 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 73 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1452 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1453 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccer ])
            (const_int -33 [0xffffffffffffffdf]))) "../Peripheral/src/ch32v30x_tim.c":1453 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1453 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 74 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1453 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1454 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 81)
        (ashift:SI (reg/v:SI 77 [ TIM_OCPolarity ])
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":1454 -1
     (nil))
(insn 20 19 21 2 (set (reg:HI 82)
        (subreg:HI (reg:SI 81) 0)) "../Peripheral/src/ch32v30x_tim.c":1454 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ior:SI (reg/v:SI 74 [ tmpccer ])
            (subreg:SI (reg:HI 82) 0))) "../Peripheral/src/ch32v30x_tim.c":1454 -1
     (nil))
(insn 22 21 23 2 (set (reg/v:SI 75 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1454 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1454 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1455 -1
     (nil))
(insn 25 24 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1455 -1
     (nil))

;; Function TIM_OC2NPolarityConfig (TIM_OC2NPolarityConfig, funcdef_no=81, decl_uid=5129, cgraph_uid=81, symbol_order=81)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1471 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCNPolarity ])
        (reg:SI 11 a1 [ TIM_OCNPolarity ])) "../Peripheral/src/ch32v30x_tim.c":1471 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1472 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1472 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1474 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1474 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1474 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 73 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1474 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1475 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccer ])
            (const_int -129 [0xffffffffffffff7f]))) "../Peripheral/src/ch32v30x_tim.c":1475 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1475 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 74 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1475 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1476 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 81)
        (ashift:SI (reg/v:SI 77 [ TIM_OCNPolarity ])
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":1476 -1
     (nil))
(insn 20 19 21 2 (set (reg:HI 82)
        (subreg:HI (reg:SI 81) 0)) "../Peripheral/src/ch32v30x_tim.c":1476 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ior:SI (reg/v:SI 74 [ tmpccer ])
            (subreg:SI (reg:HI 82) 0))) "../Peripheral/src/ch32v30x_tim.c":1476 -1
     (nil))
(insn 22 21 23 2 (set (reg/v:SI 75 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1476 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1476 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1477 -1
     (nil))
(insn 25 24 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1477 -1
     (nil))

;; Function TIM_OC3PolarityConfig (TIM_OC3PolarityConfig, funcdef_no=82, decl_uid=5132, cgraph_uid=82, symbol_order=82)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1493 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCPolarity ])
        (reg:SI 11 a1 [ TIM_OCPolarity ])) "../Peripheral/src/ch32v30x_tim.c":1493 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1494 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1494 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1496 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1496 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1496 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 73 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1496 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1497 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccer ])
            (const_int -513 [0xfffffffffffffdff]))) "../Peripheral/src/ch32v30x_tim.c":1497 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1497 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 74 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1497 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1498 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 81)
        (ashift:SI (reg/v:SI 77 [ TIM_OCPolarity ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1498 -1
     (nil))
(insn 20 19 21 2 (set (reg:HI 82)
        (subreg:HI (reg:SI 81) 0)) "../Peripheral/src/ch32v30x_tim.c":1498 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ior:SI (reg/v:SI 74 [ tmpccer ])
            (subreg:SI (reg:HI 82) 0))) "../Peripheral/src/ch32v30x_tim.c":1498 -1
     (nil))
(insn 22 21 23 2 (set (reg/v:SI 75 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1498 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1498 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1499 -1
     (nil))
(insn 25 24 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1499 -1
     (nil))

;; Function TIM_OC3NPolarityConfig (TIM_OC3NPolarityConfig, funcdef_no=83, decl_uid=5135, cgraph_uid=83, symbol_order=83)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1515 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCNPolarity ])
        (reg:SI 11 a1 [ TIM_OCNPolarity ])) "../Peripheral/src/ch32v30x_tim.c":1515 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1516 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1516 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1518 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1518 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1518 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 73 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1518 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1519 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 82)
        (const_int -4096 [0xfffffffffffff000])) "../Peripheral/src/ch32v30x_tim.c":1519 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int 2047 [0x7ff]))) "../Peripheral/src/ch32v30x_tim.c":1519 -1
     (expr_list:REG_EQUAL (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccer ])
            (reg:SI 81))) "../Peripheral/src/ch32v30x_tim.c":1519 -1
     (nil))
(insn 18 17 19 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1519 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 74 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1519 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1520 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_OCNPolarity ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1520 -1
     (nil))
(insn 22 21 23 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../Peripheral/src/ch32v30x_tim.c":1520 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccer ])
            (subreg:SI (reg:HI 84) 0))) "../Peripheral/src/ch32v30x_tim.c":1520 -1
     (nil))
(insn 24 23 25 2 (set (reg/v:SI 75 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_tim.c":1520 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1520 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1521 -1
     (nil))
(insn 27 26 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1521 -1
     (nil))

;; Function TIM_OC4PolarityConfig (TIM_OC4PolarityConfig, funcdef_no=84, decl_uid=5138, cgraph_uid=84, symbol_order=84)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1537 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OCPolarity ])
        (reg:SI 11 a1 [ TIM_OCPolarity ])) "../Peripheral/src/ch32v30x_tim.c":1537 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1538 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1538 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1540 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1540 -1
     (nil))
(insn 12 11 13 2 (set (reg/v:SI 73 [ tmpccer ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1540 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 73 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1540 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1541 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 82)
        (const_int -8192 [0xffffffffffffe000])) "../Peripheral/src/ch32v30x_tim.c":1541 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":1541 -1
     (expr_list:REG_EQUAL (const_int -8193 [0xffffffffffffdfff])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 80)
        (and:SI (reg/v:SI 73 [ tmpccer ])
            (reg:SI 81))) "../Peripheral/src/ch32v30x_tim.c":1541 -1
     (nil))
(insn 18 17 19 2 (set (reg/v:SI 74 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1541 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 74 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1541 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1542 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 83)
        (ashift:SI (reg/v:SI 77 [ TIM_OCPolarity ])
            (const_int 12 [0xc]))) "../Peripheral/src/ch32v30x_tim.c":1542 -1
     (nil))
(insn 22 21 23 2 (set (reg:HI 84)
        (subreg:HI (reg:SI 83) 0)) "../Peripheral/src/ch32v30x_tim.c":1542 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 85)
        (ior:SI (reg/v:SI 74 [ tmpccer ])
            (subreg:SI (reg:HI 84) 0))) "../Peripheral/src/ch32v30x_tim.c":1542 -1
     (nil))
(insn 24 23 25 2 (set (reg/v:SI 75 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_tim.c":1542 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:HI tmpccer (subreg:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1542 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1543 -1
     (nil))
(insn 27 26 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_3(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 75 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1543 -1
     (nil))

;; Function TIM_CCxCmd (TIM_CCxCmd, funcdef_no=85, decl_uid=5142, cgraph_uid=85, symbol_order=85)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 83 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1564 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 84 [ TIM_Channel ])
        (reg:SI 11 a1 [ TIM_Channel ])) "../Peripheral/src/ch32v30x_tim.c":1564 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 85 [ TIM_CCx ])
        (reg:SI 12 a2 [ TIM_CCx ])) "../Peripheral/src/ch32v30x_tim.c":1564 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1565 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:HI tmp (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1565 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1567 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 72 [ _1 ])
        (reg/v:SI 84 [ TIM_Channel ])) "../Peripheral/src/ch32v30x_tim.c":1567 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:HI tmp (subreg:HI (ashift:SI (const_int 1 [0x1])
            (reg:SI 72 [ _1 ])) 0)) "../Peripheral/src/ch32v30x_tim.c":1567 -1
     (nil))
(debug_insn 13 12 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1568 -1
     (nil))
(insn 15 13 16 2 (set (reg:HI 87)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1568 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 87))) "../Peripheral/src/ch32v30x_tim.c":1568 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 89)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":1567 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 88)
        (ashift:SI (reg:SI 89)
            (subreg:QI (reg:SI 72 [ _1 ]) 0))) "../Peripheral/src/ch32v30x_tim.c":1567 -1
     (nil))
(insn 19 18 20 2 (set (reg:HI 90)
        (subreg:HI (reg:SI 88) 0)) "../Peripheral/src/ch32v30x_tim.c":1568 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 91)
        (not:SI (subreg:SI (reg:HI 90) 0))) "../Peripheral/src/ch32v30x_tim.c":1568 -1
     (nil))
(insn 21 20 22 2 (set (reg:HI 92)
        (subreg:HI (reg:SI 91) 0)) "../Peripheral/src/ch32v30x_tim.c":1568 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 93)
        (and:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 92) 0))) "../Peripheral/src/ch32v30x_tim.c":1568 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 93) 0))) "../Peripheral/src/ch32v30x_tim.c":1568 -1
     (nil))
(insn 24 23 25 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1568 -1
     (nil))
(debug_insn 25 24 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1569 -1
     (nil))
(insn 27 25 28 2 (set (reg:HI 95)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1569 -1
     (nil))
(insn 28 27 29 2 (set (reg:SI 77 [ _6 ])
        (zero_extend:SI (reg:HI 95))) "../Peripheral/src/ch32v30x_tim.c":1569 -1
     (nil))
(insn 29 28 30 2 (set (reg:SI 96)
        (ashift:SI (reg/v:SI 85 [ TIM_CCx ])
            (subreg:QI (reg:SI 72 [ _1 ]) 0))) "../Peripheral/src/ch32v30x_tim.c":1569 -1
     (nil))
(insn 30 29 31 2 (set (reg:HI 97)
        (subreg:HI (reg:SI 96) 0)) "../Peripheral/src/ch32v30x_tim.c":1569 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 98)
        (ior:SI (reg:SI 77 [ _6 ])
            (subreg:SI (reg:HI 97) 0))) "../Peripheral/src/ch32v30x_tim.c":1569 -1
     (nil))
(insn 32 31 33 2 (set (reg:SI 81 [ _10 ])
        (zero_extend:SI (subreg:HI (reg:SI 98) 0))) "../Peripheral/src/ch32v30x_tim.c":1569 -1
     (nil))
(insn 33 32 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 81 [ _10 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1569 -1
     (nil))

;; Function TIM_CCxNCmd (TIM_CCxNCmd, funcdef_no=86, decl_uid=5146, cgraph_uid=86, symbol_order=86)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 83 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1589 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 84 [ TIM_Channel ])
        (reg:SI 11 a1 [ TIM_Channel ])) "../Peripheral/src/ch32v30x_tim.c":1589 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 85 [ TIM_CCxN ])
        (reg:SI 12 a2 [ TIM_CCxN ])) "../Peripheral/src/ch32v30x_tim.c":1589 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1590 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:HI tmp (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1590 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1592 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 72 [ _1 ])
        (reg/v:SI 84 [ TIM_Channel ])) "../Peripheral/src/ch32v30x_tim.c":1592 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:HI tmp (subreg:HI (ashift:SI (const_int 4 [0x4])
            (reg:SI 72 [ _1 ])) 0)) "../Peripheral/src/ch32v30x_tim.c":1592 -1
     (nil))
(debug_insn 13 12 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1593 -1
     (nil))
(insn 15 13 16 2 (set (reg:HI 87)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1593 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 87))) "../Peripheral/src/ch32v30x_tim.c":1593 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 89)
        (const_int 4 [0x4])) "../Peripheral/src/ch32v30x_tim.c":1592 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 88)
        (ashift:SI (reg:SI 89)
            (subreg:QI (reg:SI 72 [ _1 ]) 0))) "../Peripheral/src/ch32v30x_tim.c":1592 -1
     (nil))
(insn 19 18 20 2 (set (reg:HI 90)
        (subreg:HI (reg:SI 88) 0)) "../Peripheral/src/ch32v30x_tim.c":1593 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 91)
        (not:SI (subreg:SI (reg:HI 90) 0))) "../Peripheral/src/ch32v30x_tim.c":1593 -1
     (nil))
(insn 21 20 22 2 (set (reg:HI 92)
        (subreg:HI (reg:SI 91) 0)) "../Peripheral/src/ch32v30x_tim.c":1593 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 93)
        (and:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 92) 0))) "../Peripheral/src/ch32v30x_tim.c":1593 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 93) 0))) "../Peripheral/src/ch32v30x_tim.c":1593 -1
     (nil))
(insn 24 23 25 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1593 -1
     (nil))
(debug_insn 25 24 27 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1594 -1
     (nil))
(insn 27 25 28 2 (set (reg:HI 95)
        (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1594 -1
     (nil))
(insn 28 27 29 2 (set (reg:SI 77 [ _6 ])
        (zero_extend:SI (reg:HI 95))) "../Peripheral/src/ch32v30x_tim.c":1594 -1
     (nil))
(insn 29 28 30 2 (set (reg:SI 96)
        (ashift:SI (reg/v:SI 85 [ TIM_CCxN ])
            (subreg:QI (reg:SI 72 [ _1 ]) 0))) "../Peripheral/src/ch32v30x_tim.c":1594 -1
     (nil))
(insn 30 29 31 2 (set (reg:HI 97)
        (subreg:HI (reg:SI 96) 0)) "../Peripheral/src/ch32v30x_tim.c":1594 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 98)
        (ior:SI (reg:SI 77 [ _6 ])
            (subreg:SI (reg:HI 97) 0))) "../Peripheral/src/ch32v30x_tim.c":1594 -1
     (nil))
(insn 32 31 33 2 (set (reg:SI 81 [ _10 ])
        (zero_extend:SI (subreg:HI (reg:SI 98) 0))) "../Peripheral/src/ch32v30x_tim.c":1594 -1
     (nil))
(insn 33 32 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 83 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_14(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 81 [ _10 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1594 -1
     (nil))

;; Function TIM_SelectOCxM (TIM_SelectOCxM, funcdef_no=87, decl_uid=5150, cgraph_uid=87, symbol_order=87)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 51 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 101 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1620 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 102 [ TIM_Channel ])
        (reg:SI 11 a1 [ TIM_Channel ])) "../Peripheral/src/ch32v30x_tim.c":1620 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 103 [ TIM_OCMode ])
        (reg:SI 12 a2 [ TIM_OCMode ])) "../Peripheral/src/ch32v30x_tim.c":1620 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1621 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI tmp (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1621 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1622 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:HI tmp1 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":1622 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1624 -1
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 95 [ tmp ])
        (reg/v/f:SI 101 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1624 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI tmp (reg/v:SI 95 [ tmp ])) "../Peripheral/src/ch32v30x_tim.c":1624 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1625 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 96 [ tmp ])
        (plus:SI (reg/v:SI 95 [ tmp ])
            (const_int 24 [0x18]))) "../Peripheral/src/ch32v30x_tim.c":1625 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI tmp (reg/v:SI 96 [ tmp ])) "../Peripheral/src/ch32v30x_tim.c":1625 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1626 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI tmp1 (subreg:HI (ashift:SI (const_int 1 [0x1])
            (zero_extend:SI (subreg:HI (reg/v:SI 102 [ TIM_Channel ]) 0))) 0)) "../Peripheral/src/ch32v30x_tim.c":1626 -1
     (nil))
(debug_insn 20 19 22 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1627 -1
     (nil))
(insn 22 20 23 2 (set (reg:HI 105)
        (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_25(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1627 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 105))) "../Peripheral/src/ch32v30x_tim.c":1627 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 107)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":1626 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 106)
        (ashift:SI (reg:SI 107)
            (subreg:QI (reg/v:SI 102 [ TIM_Channel ]) 0))) "../Peripheral/src/ch32v30x_tim.c":1626 -1
     (nil))
(insn 26 25 27 2 (set (reg:HI 108)
        (subreg:HI (reg:SI 106) 0)) "../Peripheral/src/ch32v30x_tim.c":1627 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 109)
        (not:SI (subreg:SI (reg:HI 108) 0))) "../Peripheral/src/ch32v30x_tim.c":1627 -1
     (nil))
(insn 28 27 29 2 (set (reg:HI 110)
        (subreg:HI (reg:SI 109) 0)) "../Peripheral/src/ch32v30x_tim.c":1627 -1
     (nil))
(insn 29 28 30 2 (set (reg:SI 111)
        (and:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 110) 0))) "../Peripheral/src/ch32v30x_tim.c":1627 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 111) 0))) "../Peripheral/src/ch32v30x_tim.c":1627 -1
     (nil))
(insn 31 30 32 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 101 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_25(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1627 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1629 -1
     (nil))
(insn 33 32 34 2 (set (reg:SI 112)
        (and:SI (reg/v:SI 102 [ TIM_Channel ])
            (const_int -9 [0xfffffffffffffff7]))) "../Peripheral/src/ch32v30x_tim.c":1629 -1
     (nil))
(insn 34 33 35 2 (set (reg:HI 113)
        (subreg:HI (reg:SI 112) 0)) "../Peripheral/src/ch32v30x_tim.c":1629 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 114)
        (zero_extend:SI (reg:HI 113))) "../Peripheral/src/ch32v30x_tim.c":1629 -1
     (nil))
(jump_insn 36 35 37 2 (set (pc)
        (if_then_else (ne (reg:SI 114)
                (const_int 0 [0]))
            (label_ref 53)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":1629 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 53)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1631 -1
     (nil))
(debug_insn 39 38 40 4 (var_location:SI tmp (plus:SI (zero_extend:SI (lshiftrt:HI (subreg:HI (reg/v:SI 102 [ TIM_Channel ]) 0)
                (const_int 1 [0x1])))
        (reg/v:SI 96 [ tmp ]))) "../Peripheral/src/ch32v30x_tim.c":1631 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1632 -1
     (nil))
(insn 41 40 42 4 (set (reg:SI 115)
        (lshiftrt:SI (reg/v:SI 102 [ TIM_Channel ])
            (const_int 1 [0x1]))) "../Peripheral/src/ch32v30x_tim.c":1631 -1
     (nil))
(insn 42 41 43 4 (set (reg:SI 116)
        (zero_extend:SI (subreg:HI (reg:SI 115) 0))) "../Peripheral/src/ch32v30x_tim.c":1631 -1
     (nil))
(insn 43 42 44 4 (set (reg/f:SI 79 [ tmp.0_8 ])
        (plus:SI (reg:SI 116)
            (reg/v:SI 96 [ tmp ]))) "../Peripheral/src/ch32v30x_tim.c":1631 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 80 [ _9 ])
        (mem/v:SI (reg/f:SI 79 [ tmp.0_8 ]) [5 *tmp.0_8+0 S4 A32])) "../Peripheral/src/ch32v30x_tim.c":1632 -1
     (nil))
(insn 45 44 46 4 (set (reg:SI 81 [ _10 ])
        (and:SI (reg:SI 80 [ _9 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Peripheral/src/ch32v30x_tim.c":1632 -1
     (nil))
(insn 46 45 47 4 (set (mem/v:SI (reg/f:SI 79 [ tmp.0_8 ]) [5 *tmp.0_8+0 S4 A32])
        (reg:SI 81 [ _10 ])) "../Peripheral/src/ch32v30x_tim.c":1632 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1633 -1
     (nil))
(insn 48 47 49 4 (set (reg:SI 82 [ _11 ])
        (mem/v:SI (reg/f:SI 79 [ tmp.0_8 ]) [5 *tmp.0_8+0 S4 A32])) "../Peripheral/src/ch32v30x_tim.c":1633 -1
     (nil))
(insn 49 48 50 4 (set (reg:SI 84 [ _13 ])
        (ior:SI (reg/v:SI 103 [ TIM_OCMode ])
            (reg:SI 82 [ _11 ]))) "../Peripheral/src/ch32v30x_tim.c":1633 -1
     (nil))
(insn 50 49 51 4 (set (mem/v:SI (reg/f:SI 79 [ tmp.0_8 ]) [5 *tmp.0_8+0 S4 A32])
        (reg:SI 84 [ _13 ])) "../Peripheral/src/ch32v30x_tim.c":1633 -1
     (nil))
(jump_insn 51 50 52 4 (set (pc)
        (label_ref:SI 77)) "../Peripheral/src/ch32v30x_tim.c":1633 250 {jump}
     (nil)
 -> 77)
(barrier 52 51 53)
(code_label 53 52 54 5 116 (nil) [1 uses])
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 76 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1637 -1
     (nil))
(debug_insn 76 55 56 5 (var_location:HI D#6 (subreg:HI (reg/v:SI 102 [ TIM_Channel ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1641 -1
     (nil))
(debug_insn 56 76 57 5 (var_location:SI tmp (plus:SI (zero_extend:SI (lshiftrt:HI (plus:HI (debug_expr:HI D#6)
                    (const_int -4 [0xfffffffffffffffc]))
                (const_int 1 [0x1])))
        (reg/v:SI 96 [ tmp ]))) "../Peripheral/src/ch32v30x_tim.c":1637 -1
     (nil))
(debug_insn 57 56 58 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1638 -1
     (nil))
(insn 58 57 59 5 (set (reg:SI 117)
        (plus:SI (reg/v:SI 102 [ TIM_Channel ])
            (const_int -4 [0xfffffffffffffffc]))) "../Peripheral/src/ch32v30x_tim.c":1637 -1
     (nil))
(insn 59 58 60 5 (set (reg:SI 118)
        (zero_extend:SI (subreg:HI (reg:SI 117) 0))) "../Peripheral/src/ch32v30x_tim.c":1637 -1
     (nil))
(insn 60 59 61 5 (set (reg:SI 119)
        (lshiftrt:SI (reg:SI 118)
            (const_int 1 [0x1]))) "../Peripheral/src/ch32v30x_tim.c":1637 -1
     (nil))
(insn 61 60 62 5 (set (reg:SI 120)
        (zero_extend:SI (subreg:HI (reg:SI 119) 0))) "../Peripheral/src/ch32v30x_tim.c":1637 -1
     (nil))
(insn 62 61 63 5 (set (reg/f:SI 88 [ tmp.4_17 ])
        (plus:SI (reg:SI 120)
            (reg/v:SI 96 [ tmp ]))) "../Peripheral/src/ch32v30x_tim.c":1637 -1
     (nil))
(insn 63 62 64 5 (set (reg:SI 89 [ _18 ])
        (mem/v:SI (reg/f:SI 88 [ tmp.4_17 ]) [5 *tmp.4_17+0 S4 A32])) "../Peripheral/src/ch32v30x_tim.c":1638 -1
     (nil))
(insn 64 63 65 5 (set (reg:SI 122)
        (const_int -28672 [0xffffffffffff9000])) "../Peripheral/src/ch32v30x_tim.c":1638 -1
     (nil))
(insn 65 64 66 5 (set (reg:SI 121)
        (plus:SI (reg:SI 122)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":1638 -1
     (expr_list:REG_EQUAL (const_int -28673 [0xffffffffffff8fff])
        (nil)))
(insn 66 65 67 5 (set (reg:SI 90 [ _19 ])
        (and:SI (reg:SI 89 [ _18 ])
            (reg:SI 121))) "../Peripheral/src/ch32v30x_tim.c":1638 -1
     (nil))
(insn 67 66 68 5 (set (mem/v:SI (reg/f:SI 88 [ tmp.4_17 ]) [5 *tmp.4_17+0 S4 A32])
        (reg:SI 90 [ _19 ])) "../Peripheral/src/ch32v30x_tim.c":1638 -1
     (nil))
(debug_insn 68 67 69 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1639 -1
     (nil))
(insn 69 68 70 5 (set (reg:SI 91 [ _20 ])
        (mem/v:SI (reg/f:SI 88 [ tmp.4_17 ]) [5 *tmp.4_17+0 S4 A32])) "../Peripheral/src/ch32v30x_tim.c":1639 -1
     (nil))
(insn 70 69 71 5 (set (reg:SI 123)
        (ashift:SI (reg/v:SI 103 [ TIM_OCMode ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1639 -1
     (nil))
(insn 71 70 72 5 (set (reg:SI 124)
        (zero_extend:SI (subreg:HI (reg:SI 123) 0))) "../Peripheral/src/ch32v30x_tim.c":1639 -1
     (nil))
(insn 72 71 73 5 (set (reg:SI 94 [ _23 ])
        (ior:SI (reg:SI 124)
            (reg:SI 91 [ _20 ]))) "../Peripheral/src/ch32v30x_tim.c":1639 -1
     (nil))
(insn 73 72 77 5 (set (mem/v:SI (reg/f:SI 88 [ tmp.4_17 ]) [5 *tmp.4_17+0 S4 A32])
        (reg:SI 94 [ _23 ])) "../Peripheral/src/ch32v30x_tim.c":1639 -1
     (nil))
(code_label 77 73 78 7 115 (nil) [1 uses])
(note 78 77 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_UpdateDisableConfig (TIM_UpdateDisableConfig, funcdef_no=88, decl_uid=5153, cgraph_uid=88, symbol_order=88)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 16 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1654 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_tim.c":1654 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1655 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":1655 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 18)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 11 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1657 -1
     (nil))
(insn 11 10 12 4 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1657 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1657 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 79)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 2 [0x2]))) "../Peripheral/src/ch32v30x_tim.c":1657 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1657 -1
     (nil))
(insn 15 14 16 4 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1657 -1
     (nil))
(jump_insn 16 15 17 4 (set (pc)
        (label_ref:SI 28)) 250 {jump}
     (nil)
 -> 28)
(barrier 17 16 18)
(code_label 18 17 19 5 120 (nil) [1 uses])
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1661 -1
     (nil))
(insn 21 20 22 5 (set (reg:HI 80)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1661 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 80))) "../Peripheral/src/ch32v30x_tim.c":1661 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 81)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Peripheral/src/ch32v30x_tim.c":1661 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_tim.c":1661 -1
     (nil))
(insn 25 24 28 5 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1661 -1
     (nil))
(code_label 28 25 29 7 119 (nil) [1 uses])
(note 29 28 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_UpdateRequestConfig (TIM_UpdateRequestConfig, funcdef_no=89, decl_uid=5156, cgraph_uid=89, symbol_order=89)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 16 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1678 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_UpdateSource ])
        (reg:SI 11 a1 [ TIM_UpdateSource ])) "../Peripheral/src/ch32v30x_tim.c":1678 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1679 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ TIM_UpdateSource ])
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":1679 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 18)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 11 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1681 -1
     (nil))
(insn 11 10 12 4 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1681 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1681 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 79)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":1681 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1681 -1
     (nil))
(insn 15 14 16 4 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1681 -1
     (nil))
(jump_insn 16 15 17 4 (set (pc)
        (label_ref:SI 28)) 250 {jump}
     (nil)
 -> 28)
(barrier 17 16 18)
(code_label 18 17 19 5 124 (nil) [1 uses])
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1685 -1
     (nil))
(insn 21 20 22 5 (set (reg:HI 80)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1685 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 80))) "../Peripheral/src/ch32v30x_tim.c":1685 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 81)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Peripheral/src/ch32v30x_tim.c":1685 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_tim.c":1685 -1
     (nil))
(insn 25 24 28 5 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_8(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1685 -1
     (nil))
(code_label 28 25 29 7 123 (nil) [1 uses])
(note 29 28 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_SelectHallSensor (TIM_SelectHallSensor, funcdef_no=90, decl_uid=5159, cgraph_uid=90, symbol_order=90)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 17 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1700 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_tim.c":1700 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1701 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":1701 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 19)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 12 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1703 -1
     (nil))
(insn 12 10 13 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1703 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1703 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 128 [0x80]))) "../Peripheral/src/ch32v30x_tim.c":1703 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1703 -1
     (nil))
(insn 16 15 17 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1703 -1
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (label_ref:SI 30)) 250 {jump}
     (nil)
 -> 30)
(barrier 18 17 19)
(code_label 19 18 20 5 128 (nil) [1 uses])
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1707 -1
     (nil))
(insn 23 21 24 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1707 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_tim.c":1707 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Peripheral/src/ch32v30x_tim.c":1707 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1707 -1
     (nil))
(insn 27 26 30 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_8(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1707 -1
     (nil))
(code_label 30 27 31 7 127 (nil) [1 uses])
(note 31 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_SelectOnePulseMode (TIM_SelectOnePulseMode, funcdef_no=91, decl_uid=5162, cgraph_uid=91, symbol_order=91)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1724 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_OPMode ])
        (reg:SI 11 a1 [ TIM_OPMode ])) "../Peripheral/src/ch32v30x_tim.c":1724 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1725 -1
     (nil))
(insn 8 7 9 2 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1725 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1725 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Peripheral/src/ch32v30x_tim.c":1725 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1725 -1
     (nil))
(insn 12 11 13 2 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1725 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1726 -1
     (nil))
(insn 14 13 15 2 (set (reg:HI 80)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1726 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 80))) "../Peripheral/src/ch32v30x_tim.c":1726 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 81)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_OPMode ]))) "../Peripheral/src/ch32v30x_tim.c":1726 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_tim.c":1726 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1726 -1
     (nil))

;; Function TIM_SelectOutputTrigger (TIM_SelectOutputTrigger, funcdef_no=92, decl_uid=5165, cgraph_uid=92, symbol_order=92)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1752 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_TRGOSource ])
        (reg:SI 11 a1 [ TIM_TRGOSource ])) "../Peripheral/src/ch32v30x_tim.c":1752 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1753 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_6(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1753 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1753 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Peripheral/src/ch32v30x_tim.c":1753 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1753 -1
     (nil))
(insn 13 12 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_6(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1753 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1754 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_6(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1754 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_tim.c":1754 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 83)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_TRGOSource ]))) "../Peripheral/src/ch32v30x_tim.c":1754 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1754 -1
     (nil))
(insn 20 19 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 4 [0x4])) [2 TIMx_6(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1754 -1
     (nil))

;; Function TIM_SelectSlaveMode (TIM_SelectSlaveMode, funcdef_no=93, decl_uid=5168, cgraph_uid=93, symbol_order=93)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1776 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_SlaveMode ])
        (reg:SI 11 a1 [ TIM_SlaveMode ])) "../Peripheral/src/ch32v30x_tim.c":1776 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1777 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1777 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1777 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Peripheral/src/ch32v30x_tim.c":1777 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1777 -1
     (nil))
(insn 13 12 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1777 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1778 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1778 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_tim.c":1778 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 83)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_SlaveMode ]))) "../Peripheral/src/ch32v30x_tim.c":1778 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1778 -1
     (nil))
(insn 20 19 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1778 -1
     (nil))

;; Function TIM_SelectMasterSlaveMode (TIM_SelectMasterSlaveMode, funcdef_no=94, decl_uid=5171, cgraph_uid=94, symbol_order=94)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1795 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_MasterSlaveMode ])
        (reg:SI 11 a1 [ TIM_MasterSlaveMode ])) "../Peripheral/src/ch32v30x_tim.c":1795 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1796 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1796 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1796 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Peripheral/src/ch32v30x_tim.c":1796 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1796 -1
     (nil))
(insn 13 12 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1796 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1797 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1797 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_tim.c":1797 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 83)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_MasterSlaveMode ]))) "../Peripheral/src/ch32v30x_tim.c":1797 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1797 -1
     (nil))
(insn 20 19 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 8 [0x8])) [2 TIMx_6(D)->SMCFGR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1797 -1
     (nil))

;; Function TIM_SetCounter (TIM_SetCounter, funcdef_no=95, decl_uid=5174, cgraph_uid=95, symbol_order=95)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1811 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ Counter ])
        (reg:SI 11 a1 [ Counter ])) "../Peripheral/src/ch32v30x_tim.c":1811 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1812 -1
     (nil))
(insn 8 7 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 36 [0x24])) [2 TIMx_2(D)->CNT+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 73 [ Counter ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1812 -1
     (nil))

;; Function TIM_SetAutoreload (TIM_SetAutoreload, funcdef_no=96, decl_uid=5177, cgraph_uid=96, symbol_order=96)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1826 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ Autoreload ])
        (reg:SI 11 a1 [ Autoreload ])) "../Peripheral/src/ch32v30x_tim.c":1826 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1827 -1
     (nil))
(insn 8 7 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 44 [0x2c])) [2 TIMx_2(D)->ATRLR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 73 [ Autoreload ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1827 -1
     (nil))

;; Function TIM_SetCompare1 (TIM_SetCompare1, funcdef_no=97, decl_uid=5180, cgraph_uid=97, symbol_order=97)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1841 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ Compare1 ])
        (reg:SI 11 a1 [ Compare1 ])) "../Peripheral/src/ch32v30x_tim.c":1841 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1842 -1
     (nil))
(insn 8 7 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 52 [0x34])) [2 TIMx_2(D)->CH1CVR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 73 [ Compare1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1842 -1
     (nil))

;; Function TIM_SetCompare2 (TIM_SetCompare2, funcdef_no=98, decl_uid=5183, cgraph_uid=98, symbol_order=98)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1856 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ Compare2 ])
        (reg:SI 11 a1 [ Compare2 ])) "../Peripheral/src/ch32v30x_tim.c":1856 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1857 -1
     (nil))
(insn 8 7 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 56 [0x38])) [2 TIMx_2(D)->CH2CVR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 73 [ Compare2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1857 -1
     (nil))

;; Function TIM_SetCompare3 (TIM_SetCompare3, funcdef_no=99, decl_uid=5186, cgraph_uid=99, symbol_order=99)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1871 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ Compare3 ])
        (reg:SI 11 a1 [ Compare3 ])) "../Peripheral/src/ch32v30x_tim.c":1871 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1872 -1
     (nil))
(insn 8 7 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 60 [0x3c])) [2 TIMx_2(D)->CH3CVR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 73 [ Compare3 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1872 -1
     (nil))

;; Function TIM_SetCompare4 (TIM_SetCompare4, funcdef_no=100, decl_uid=5189, cgraph_uid=100, symbol_order=100)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 72 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1886 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 73 [ Compare4 ])
        (reg:SI 11 a1 [ Compare4 ])) "../Peripheral/src/ch32v30x_tim.c":1886 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1887 -1
     (nil))
(insn 8 7 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 72 [ TIMx ])
                (const_int 64 [0x40])) [2 TIMx_2(D)->CH4CVR+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 73 [ Compare4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1887 -1
     (nil))

;; Function TIM_SetIC1Prescaler (TIM_SetIC1Prescaler, funcdef_no=101, decl_uid=5192, cgraph_uid=101, symbol_order=101)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1905 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_ICPSC ])
        (reg:SI 11 a1 [ TIM_ICPSC ])) "../Peripheral/src/ch32v30x_tim.c":1905 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1906 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_6(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1906 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1906 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -13 [0xfffffffffffffff3]))) "../Peripheral/src/ch32v30x_tim.c":1906 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1906 -1
     (nil))
(insn 13 12 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_6(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1906 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1907 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_6(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1907 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_tim.c":1907 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 83)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_ICPSC ]))) "../Peripheral/src/ch32v30x_tim.c":1907 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1907 -1
     (nil))
(insn 20 19 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_6(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1907 -1
     (nil))

;; Function TIM_SetIC2Prescaler (TIM_SetIC2Prescaler, funcdef_no=102, decl_uid=5195, cgraph_uid=102, symbol_order=102)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 77 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1925 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ TIM_ICPSC ])
        (reg:SI 11 a1 [ TIM_ICPSC ])) "../Peripheral/src/ch32v30x_tim.c":1925 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1926 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 80)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_7(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1926 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 80))) "../Peripheral/src/ch32v30x_tim.c":1926 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 83)
        (const_int -4096 [0xfffffffffffff000])) "../Peripheral/src/ch32v30x_tim.c":1926 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 82)
        (plus:SI (reg:SI 83)
            (const_int 1023 [0x3ff]))) "../Peripheral/src/ch32v30x_tim.c":1926 -1
     (expr_list:REG_EQUAL (const_int -3073 [0xfffffffffffff3ff])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 81)
        (and:SI (reg:SI 72 [ _1 ])
            (reg:SI 82))) "../Peripheral/src/ch32v30x_tim.c":1926 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_tim.c":1926 -1
     (nil))
(insn 15 14 16 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_7(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1926 -1
     (nil))
(debug_insn 16 15 18 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1927 -1
     (nil))
(insn 18 16 19 2 (set (reg:HI 85)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_7(D)->CHCTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1927 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 85))) "../Peripheral/src/ch32v30x_tim.c":1927 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 86)
        (ashift:SI (reg/v:SI 78 [ TIM_ICPSC ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1927 -1
     (nil))
(insn 21 20 22 2 (set (reg:HI 87)
        (subreg:HI (reg:SI 86) 0)) "../Peripheral/src/ch32v30x_tim.c":1927 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 88)
        (ior:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 87) 0))) "../Peripheral/src/ch32v30x_tim.c":1927 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 88) 0))) "../Peripheral/src/ch32v30x_tim.c":1927 -1
     (nil))
(insn 24 23 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 24 [0x18])) [2 TIMx_7(D)->CHCTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1927 -1
     (nil))

;; Function TIM_PWMIConfig (TIM_PWMIConfig, funcdef_no=36, decl_uid=4985, cgraph_uid=36, symbol_order=36)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9
Edge 2->4 redirected to 12
Edge 4->6 redirected to 13


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 58 from 12 to 13.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:SI 84 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":372 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 85 [ TIM_ICInitStruct ])
        (reg:SI 11 a1 [ TIM_ICInitStruct ])) "../Peripheral/src/ch32v30x_tim.c":372 -1
     (nil))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":373 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:HI icoppositepolarity (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":373 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":374 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:HI icoppositeselection (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":374 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":376 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 2 [0x2])) [2 TIM_ICInitStruct_16(D)->TIM_ICPolarity+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":376 -1
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:SI 72 [ _1 ])
                (const_int 0 [0]))
            (label_ref:SI 92)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":376 180 {*branchsi}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 92)
(note 18 17 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 18 89 4 (set (reg/v:SI 81 [ icoppositepolarity ])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":382 -1
     (nil))
(jump_insn 89 6 90 4 (set (pc)
        (label_ref 19)) -1
     (nil)
 -> 19)
(barrier 90 89 92)
(code_label 92 90 91 5 148 (nil) [1 uses])
(note 91 92 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 91 19 5 (set (reg/v:SI 81 [ icoppositepolarity ])
        (const_int 2 [0x2])) "../Peripheral/src/ch32v30x_tim.c":378 -1
     (nil))
(code_label 19 5 20 6 144 (nil) [1 uses])
(note 20 19 21 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 6 (var_location:HI icoppositepolarity (subreg:HI (reg/v:SI 81 [ icoppositepolarity ]) 0)) -1
     (nil))
(debug_insn 22 21 23 6 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":385 -1
     (nil))
(insn 23 22 24 6 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 4 [0x4])) [2 TIM_ICInitStruct_16(D)->TIM_ICSelection+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":385 -1
     (nil))
(insn 24 23 25 6 (set (reg:SI 86)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":385 -1
     (nil))
(jump_insn 25 24 26 6 (set (pc)
        (if_then_else (eq (reg:SI 73 [ _2 ])
                (reg:SI 86))
            (label_ref:SI 96)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":385 180 {*branchsi}
     (int_list:REG_BR_PROB 365072228 (nil))
 -> 96)
(note 26 25 8 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 8 26 93 7 (set (reg/v:SI 82 [ icoppositeselection ])
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_tim.c":391 -1
     (nil))
(jump_insn 93 8 94 7 (set (pc)
        (label_ref 27)) -1
     (nil)
 -> 27)
(barrier 94 93 96)
(code_label 96 94 95 8 149 (nil) [1 uses])
(note 95 96 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 95 27 8 (set (reg/v:SI 82 [ icoppositeselection ])
        (const_int 2 [0x2])) "../Peripheral/src/ch32v30x_tim.c":387 -1
     (nil))
(code_label 27 7 28 9 145 (nil) [1 uses])
(note 28 27 29 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 9 (var_location:HI icoppositeselection (subreg:HI (reg/v:SI 82 [ icoppositeselection ]) 0)) -1
     (nil))
(debug_insn 30 29 31 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":394 -1
     (nil))
(insn 31 30 32 9 (set (reg:SI 83 [ pretmp_31 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 8 [0x8])) [2 TIM_ICInitStruct_16(D)->TIM_ICFilter+0 S2 A16]))) -1
     (nil))
(insn 32 31 33 9 (set (reg:SI 87)
        (zero_extend:SI (mem:HI (reg/v/f:SI 85 [ TIM_ICInitStruct ]) [2 TIM_ICInitStruct_16(D)->TIM_Channel+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":394 -1
     (nil))
(jump_insn 33 32 34 9 (set (pc)
        (if_then_else (ne (reg:SI 87)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":394 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 60)
(note 34 33 35 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 10 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":396 -1
     (nil))
(insn 36 35 37 10 (set (reg:SI 13 a3)
        (reg:SI 83 [ pretmp_31 ])) "../Peripheral/src/ch32v30x_tim.c":396 -1
     (nil))
(insn 37 36 38 10 (set (reg:SI 12 a2)
        (reg:SI 73 [ _2 ])) "../Peripheral/src/ch32v30x_tim.c":396 -1
     (nil))
(insn 38 37 39 10 (set (reg:SI 11 a1)
        (reg:SI 72 [ _1 ])) "../Peripheral/src/ch32v30x_tim.c":396 -1
     (nil))
(insn 39 38 40 10 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":396 -1
     (nil))
(call_insn 40 39 41 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066f0ac8 TI1_Config>) [0 TI1_Config S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":396 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066f0ac8 TI1_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(debug_insn 41 40 42 10 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":398 -1
     (nil))
(insn 42 41 43 10 (set (reg:SI 88)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_16(D)->TIM_ICPrescaler+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":398 -1
     (nil))
(insn 43 42 44 10 (set (reg:SI 11 a1)
        (reg:SI 88)) "../Peripheral/src/ch32v30x_tim.c":398 -1
     (nil))
(insn 44 43 45 10 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":398 -1
     (nil))
(call_insn 45 44 46 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC1Prescaler") [flags 0x3] <function_decl 066f03c0 TIM_SetIC1Prescaler>) [0 TIM_SetIC1Prescaler S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":398 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC1Prescaler") [flags 0x3] <function_decl 066f03c0 TIM_SetIC1Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 46 45 47 10 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":399 -1
     (nil))
(insn 47 46 48 10 (set (reg:SI 89)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 8 [0x8])) [2 TIM_ICInitStruct_16(D)->TIM_ICFilter+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":399 -1
     (nil))
(insn 48 47 49 10 (set (reg:SI 13 a3)
        (reg:SI 89)) "../Peripheral/src/ch32v30x_tim.c":399 -1
     (nil))
(insn 49 48 50 10 (set (reg:SI 12 a2)
        (reg/v:SI 82 [ icoppositeselection ])) "../Peripheral/src/ch32v30x_tim.c":399 -1
     (nil))
(insn 50 49 51 10 (set (reg:SI 11 a1)
        (reg/v:SI 81 [ icoppositepolarity ])) "../Peripheral/src/ch32v30x_tim.c":399 -1
     (nil))
(insn 51 50 52 10 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":399 -1
     (nil))
(call_insn 52 51 53 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 066f0b40 TI2_Config>) [0 TI2_Config S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":399 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 066f0b40 TI2_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(debug_insn 53 52 54 10 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":400 -1
     (nil))
(insn 54 53 55 10 (set (reg:SI 90)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_16(D)->TIM_ICPrescaler+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":400 -1
     (nil))
(insn 55 54 56 10 (set (reg:SI 11 a1)
        (reg:SI 90)) "../Peripheral/src/ch32v30x_tim.c":400 -1
     (nil))
(insn 56 55 57 10 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":400 -1
     (nil))
(call_insn 57 56 58 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC2Prescaler") [flags 0x3] <function_decl 066f0438 TIM_SetIC2Prescaler>) [0 TIM_SetIC2Prescaler S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":400 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC2Prescaler") [flags 0x3] <function_decl 066f0438 TIM_SetIC2Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 58 57 59 10 (set (pc)
        (label_ref:SI 87)) 250 {jump}
     (nil)
 -> 87)
(barrier 59 58 60)
(code_label 60 59 61 11 146 (nil) [1 uses])
(note 61 60 62 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 11 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":404 -1
     (nil))
(insn 63 62 64 11 (set (reg:SI 13 a3)
        (reg:SI 83 [ pretmp_31 ])) "../Peripheral/src/ch32v30x_tim.c":404 -1
     (nil))
(insn 64 63 65 11 (set (reg:SI 12 a2)
        (reg:SI 73 [ _2 ])) "../Peripheral/src/ch32v30x_tim.c":404 -1
     (nil))
(insn 65 64 66 11 (set (reg:SI 11 a1)
        (reg:SI 72 [ _1 ])) "../Peripheral/src/ch32v30x_tim.c":404 -1
     (nil))
(insn 66 65 67 11 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":404 -1
     (nil))
(call_insn 67 66 68 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 066f0b40 TI2_Config>) [0 TI2_Config S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":404 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 066f0b40 TI2_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(debug_insn 68 67 69 11 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":406 -1
     (nil))
(insn 69 68 70 11 (set (reg:SI 91)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_16(D)->TIM_ICPrescaler+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":406 -1
     (nil))
(insn 70 69 71 11 (set (reg:SI 11 a1)
        (reg:SI 91)) "../Peripheral/src/ch32v30x_tim.c":406 -1
     (nil))
(insn 71 70 72 11 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":406 -1
     (nil))
(call_insn 72 71 73 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC2Prescaler") [flags 0x3] <function_decl 066f0438 TIM_SetIC2Prescaler>) [0 TIM_SetIC2Prescaler S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":406 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC2Prescaler") [flags 0x3] <function_decl 066f0438 TIM_SetIC2Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 73 72 74 11 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":407 -1
     (nil))
(insn 74 73 75 11 (set (reg:SI 92)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 8 [0x8])) [2 TIM_ICInitStruct_16(D)->TIM_ICFilter+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":407 -1
     (nil))
(insn 75 74 76 11 (set (reg:SI 13 a3)
        (reg:SI 92)) "../Peripheral/src/ch32v30x_tim.c":407 -1
     (nil))
(insn 76 75 77 11 (set (reg:SI 12 a2)
        (reg/v:SI 82 [ icoppositeselection ])) "../Peripheral/src/ch32v30x_tim.c":407 -1
     (nil))
(insn 77 76 78 11 (set (reg:SI 11 a1)
        (reg/v:SI 81 [ icoppositepolarity ])) "../Peripheral/src/ch32v30x_tim.c":407 -1
     (nil))
(insn 78 77 79 11 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":407 -1
     (nil))
(call_insn 79 78 80 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066f0ac8 TI1_Config>) [0 TI1_Config S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":407 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066f0ac8 TI1_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(debug_insn 80 79 81 11 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":408 -1
     (nil))
(insn 81 80 82 11 (set (reg:SI 93)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 85 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_16(D)->TIM_ICPrescaler+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":408 -1
     (nil))
(insn 82 81 83 11 (set (reg:SI 11 a1)
        (reg:SI 93)) "../Peripheral/src/ch32v30x_tim.c":408 -1
     (nil))
(insn 83 82 84 11 (set (reg:SI 10 a0)
        (reg/v/f:SI 84 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":408 -1
     (nil))
(call_insn 84 83 87 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC1Prescaler") [flags 0x3] <function_decl 066f03c0 TIM_SetIC1Prescaler>) [0 TIM_SetIC1Prescaler S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":408 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC1Prescaler") [flags 0x3] <function_decl 066f03c0 TIM_SetIC1Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(code_label 87 84 88 13 143 (nil) [1 uses])
(note 88 87 0 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_SetIC3Prescaler (TIM_SetIC3Prescaler, funcdef_no=103, decl_uid=5198, cgraph_uid=103, symbol_order=103)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1945 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_ICPSC ])
        (reg:SI 11 a1 [ TIM_ICPSC ])) "../Peripheral/src/ch32v30x_tim.c":1945 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1946 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_6(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1946 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":1946 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -13 [0xfffffffffffffff3]))) "../Peripheral/src/ch32v30x_tim.c":1946 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_tim.c":1946 -1
     (nil))
(insn 13 12 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_6(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1946 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1947 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_6(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1947 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_tim.c":1947 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 83)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_ICPSC ]))) "../Peripheral/src/ch32v30x_tim.c":1947 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_tim.c":1947 -1
     (nil))
(insn 20 19 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_6(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1947 -1
     (nil))

;; Function TIM_SetIC4Prescaler (TIM_SetIC4Prescaler, funcdef_no=104, decl_uid=5201, cgraph_uid=104, symbol_order=104)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 77 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1965 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ TIM_ICPSC ])
        (reg:SI 11 a1 [ TIM_ICPSC ])) "../Peripheral/src/ch32v30x_tim.c":1965 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1966 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 80)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_7(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1966 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 80))) "../Peripheral/src/ch32v30x_tim.c":1966 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 83)
        (const_int -4096 [0xfffffffffffff000])) "../Peripheral/src/ch32v30x_tim.c":1966 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 82)
        (plus:SI (reg:SI 83)
            (const_int 1023 [0x3ff]))) "../Peripheral/src/ch32v30x_tim.c":1966 -1
     (expr_list:REG_EQUAL (const_int -3073 [0xfffffffffffff3ff])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 81)
        (and:SI (reg:SI 72 [ _1 ])
            (reg:SI 82))) "../Peripheral/src/ch32v30x_tim.c":1966 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_tim.c":1966 -1
     (nil))
(insn 15 14 16 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_7(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1966 -1
     (nil))
(debug_insn 16 15 18 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1967 -1
     (nil))
(insn 18 16 19 2 (set (reg:HI 85)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_7(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1967 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 85))) "../Peripheral/src/ch32v30x_tim.c":1967 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 86)
        (ashift:SI (reg/v:SI 78 [ TIM_ICPSC ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":1967 -1
     (nil))
(insn 21 20 22 2 (set (reg:HI 87)
        (subreg:HI (reg:SI 86) 0)) "../Peripheral/src/ch32v30x_tim.c":1967 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 88)
        (ior:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 87) 0))) "../Peripheral/src/ch32v30x_tim.c":1967 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 88) 0))) "../Peripheral/src/ch32v30x_tim.c":1967 -1
     (nil))
(insn 24 23 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_7(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1967 -1
     (nil))

;; Function TIM_ICInit (TIM_ICInit, funcdef_no=35, decl_uid=4982, cgraph_uid=35, symbol_order=35)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 25 from 10 to 11.
Redirecting jump 44 from 10 to 11.
Redirecting jump 123 from 10 to 11.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 104 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":328 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 105 [ TIM_ICInitStruct ])
        (reg:SI 11 a1 [ TIM_ICInitStruct ])) "../Peripheral/src/ch32v30x_tim.c":328 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":329 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 105 [ TIM_ICInitStruct ]) [2 TIM_ICInitStruct_20(D)->TIM_Channel+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":329 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 82 [ pretmp_37 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 105 [ TIM_ICInitStruct ])
                    (const_int 2 [0x2])) [2 TIM_ICInitStruct_20(D)->TIM_ICPolarity+0 S2 A16]))) -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 94 [ pretmp_49 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 105 [ TIM_ICInitStruct ])
                    (const_int 4 [0x4])) [2 TIM_ICInitStruct_20(D)->TIM_ICSelection+0 S2 A16]))) -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 102 [ pretmp_65 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 105 [ TIM_ICInitStruct ])
                    (const_int 8 [0x8])) [2 TIM_ICInitStruct_20(D)->TIM_ICFilter+0 S2 A16]))) -1
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:SI 72 [ _1 ])
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":329 -1
     (int_list:REG_BR_PROB 719407028 (nil))
 -> 27)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":331 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 13 a3)
        (reg:SI 102 [ pretmp_65 ])) "../Peripheral/src/ch32v30x_tim.c":331 -1
     (nil))
(insn 16 15 17 4 (set (reg:SI 12 a2)
        (reg:SI 94 [ pretmp_49 ])) "../Peripheral/src/ch32v30x_tim.c":331 -1
     (nil))
(insn 17 16 18 4 (set (reg:SI 11 a1)
        (reg:SI 82 [ pretmp_37 ])) "../Peripheral/src/ch32v30x_tim.c":331 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 10 a0)
        (reg/v/f:SI 104 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":331 -1
     (nil))
(call_insn 19 18 20 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066f0ac8 TI1_Config>) [0 TI1_Config S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":331 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI1_Config") [flags 0x3] <function_decl 066f0ac8 TI1_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(debug_insn 20 19 21 4 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":334 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 106)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 105 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_20(D)->TIM_ICPrescaler+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":334 -1
     (nil))
(insn 22 21 23 4 (set (reg:SI 11 a1)
        (reg:SI 106)) "../Peripheral/src/ch32v30x_tim.c":334 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 10 a0)
        (reg/v/f:SI 104 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":334 -1
     (nil))
(call_insn 24 23 25 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC1Prescaler") [flags 0x3] <function_decl 066f03c0 TIM_SetIC1Prescaler>) [0 TIM_SetIC1Prescaler S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":334 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC1Prescaler") [flags 0x3] <function_decl 066f03c0 TIM_SetIC1Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 25 24 26 4 (set (pc)
        (label_ref:SI 210)) 250 {jump}
     (nil)
 -> 210)
(barrier 26 25 27)
(code_label 27 26 28 5 155 (nil) [1 uses])
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":336 -1
     (nil))
(insn 30 29 31 5 (set (reg:SI 107)
        (const_int 4 [0x4])) "../Peripheral/src/ch32v30x_tim.c":336 -1
     (nil))
(jump_insn 31 30 32 5 (set (pc)
        (if_then_else (ne (reg:SI 72 [ _1 ])
                (reg:SI 107))
            (label_ref 46)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":336 -1
     (int_list:REG_BR_PROB 856416484 (nil))
 -> 46)
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 6 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":338 -1
     (nil))
(insn 34 33 35 6 (set (reg:SI 13 a3)
        (reg:SI 102 [ pretmp_65 ])) "../Peripheral/src/ch32v30x_tim.c":338 -1
     (nil))
(insn 35 34 36 6 (set (reg:SI 12 a2)
        (reg:SI 94 [ pretmp_49 ])) "../Peripheral/src/ch32v30x_tim.c":338 -1
     (nil))
(insn 36 35 37 6 (set (reg:SI 11 a1)
        (reg:SI 82 [ pretmp_37 ])) "../Peripheral/src/ch32v30x_tim.c":338 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 10 a0)
        (reg/v/f:SI 104 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":338 -1
     (nil))
(call_insn 38 37 39 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 066f0b40 TI2_Config>) [0 TI2_Config S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":338 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TI2_Config") [flags 0x3] <function_decl 066f0b40 TI2_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (expr_list:HI (use (reg:SI 12 a2))
                (expr_list:HI (use (reg:SI 13 a3))
                    (nil))))))
(debug_insn 39 38 40 6 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":341 -1
     (nil))
(insn 40 39 41 6 (set (reg:SI 108)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 105 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_20(D)->TIM_ICPrescaler+0 S2 A16]))) "../Peripheral/src/ch32v30x_tim.c":341 -1
     (nil))
(insn 41 40 42 6 (set (reg:SI 11 a1)
        (reg:SI 108)) "../Peripheral/src/ch32v30x_tim.c":341 -1
     (nil))
(insn 42 41 43 6 (set (reg:SI 10 a0)
        (reg/v/f:SI 104 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":341 -1
     (nil))
(call_insn 43 42 44 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC2Prescaler") [flags 0x3] <function_decl 066f0438 TIM_SetIC2Prescaler>) [0 TIM_SetIC2Prescaler S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":341 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC2Prescaler") [flags 0x3] <function_decl 066f0438 TIM_SetIC2Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 44 43 45 6 (set (pc)
        (label_ref:SI 210)) 250 {jump}
     (nil)
 -> 210)
(barrier 45 44 46)
(code_label 46 45 47 7 157 (nil) [1 uses])
(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 7 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":343 -1
     (nil))
(insn 49 48 50 7 (set (reg:SI 100 [ pretmp_63 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 105 [ TIM_ICInitStruct ])
                    (const_int 6 [0x6])) [2 TIM_ICInitStruct_20(D)->TIM_ICPrescaler+0 S2 A16]))) -1
     (nil))
(insn 50 49 51 7 (set (reg:SI 109)
        (const_int 8 [0x8])) "../Peripheral/src/ch32v30x_tim.c":343 -1
     (nil))
(jump_insn 51 50 52 7 (set (pc)
        (if_then_else (ne (reg:SI 72 [ _1 ])
                (reg:SI 109))
            (label_ref 125)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":343 -1
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 125)
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 54 53 55 8 (var_location:HI D#9 (mem:HI (plus:SI (reg/v/f:SI 105 [ TIM_ICInitStruct ])
            (const_int 2 [0x2])) [2 TIM_ICInitStruct_20(D)->TIM_ICPolarity+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 55 54 56 8 (var_location:HI D#8 (mem:HI (plus:SI (reg/v/f:SI 105 [ TIM_ICInitStruct ])
            (const_int 4 [0x4])) [2 TIM_ICInitStruct_20(D)->TIM_ICSelection+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 56 55 57 8 (var_location:HI D#7 (mem:HI (plus:SI (reg/v/f:SI 105 [ TIM_ICInitStruct ])
            (const_int 8 [0x8])) [2 TIM_ICInitStruct_20(D)->TIM_ICFilter+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 57 56 58 8 (var_location:SI TIMx (reg/v/f:SI 104 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 58 57 59 8 (var_location:HI TIM_ICPolarity (debug_expr:HI D#9)) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 59 58 60 8 (var_location:HI TIM_ICSelection (debug_expr:HI D#8)) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 60 59 61 8 (var_location:HI TIM_ICFilter (debug_expr:HI D#7)) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 61 60 62 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2307 -1
     (nil))
(debug_insn 62 61 63 8 (var_location:HI tmpccmr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2307 -1
     (nil))
(debug_insn 63 62 64 8 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2307 -1
     (nil))
(debug_insn 64 63 65 8 (var_location:HI tmp (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2307 -1
     (nil))
(debug_insn 65 64 67 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2309 -1
     (nil))
(insn 67 65 68 8 (set (reg:HI 111)
        (mem/v:HI (plus:SI (reg/v/f:SI 104 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2309 -1
     (nil))
(insn 68 67 69 8 (set (reg:SI 75 [ _30 ])
        (zero_extend:SI (reg:HI 111))) "../Peripheral/src/ch32v30x_tim.c":2309 -1
     (nil))
(insn 69 68 70 8 (set (reg:SI 112)
        (and:SI (reg:SI 75 [ _30 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Peripheral/src/ch32v30x_tim.c":2309 -1
     (nil))
(insn 70 69 71 8 (set (reg:SI 76 [ _31 ])
        (zero_extend:SI (subreg:HI (reg:SI 112) 0))) "../Peripheral/src/ch32v30x_tim.c":2309 -1
     (nil))
(insn 71 70 72 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 104 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 76 [ _31 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2309 -1
     (nil))
(debug_insn 72 71 74 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2310 -1
     (nil))
(insn 74 72 75 8 (set (reg:HI 114)
        (mem/v:HI (plus:SI (reg/v/f:SI 104 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2310 -1
     (nil))
(insn 75 74 76 8 (set (reg/v:SI 77 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 114))) "../Peripheral/src/ch32v30x_tim.c":2310 -1
     (nil))
(debug_insn 76 75 77 8 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 77 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2310 -1
     (nil))
(debug_insn 77 76 79 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2311 -1
     (nil))
(insn 79 77 80 8 (set (reg:HI 116)
        (mem/v:HI (plus:SI (reg/v/f:SI 104 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2311 -1
     (nil))
(insn 80 79 81 8 (set (reg/v:SI 78 [ tmpccer ])
        (zero_extend:SI (reg:HI 116))) "../Peripheral/src/ch32v30x_tim.c":2311 -1
     (nil))
(debug_insn 81 80 82 8 (var_location:HI tmpccer (subreg:HI (reg/v:SI 78 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2311 -1
     (nil))
(debug_insn 82 81 83 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2312 -1
     (nil))
(debug_insn 83 82 84 8 (var_location:HI tmp (ashift:HI (subreg:HI (reg:SI 82 [ pretmp_37 ]) 0)
        (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":2312 -1
     (nil))
(debug_insn 84 83 85 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2313 -1
     (nil))
(debug_insn 85 84 86 8 (var_location:HI tmpccmr2 (and:HI (subreg:HI (reg/v:SI 77 [ tmpccmr2 ]) 0)
        (const_int -244 [0xffffffffffffff0c]))) "../Peripheral/src/ch32v30x_tim.c":2313 -1
     (nil))
(debug_insn 86 85 87 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2314 -1
     (nil))
(insn 87 86 88 8 (set (reg:SI 117)
        (and:SI (reg/v:SI 77 [ tmpccmr2 ])
            (const_int -244 [0xffffffffffffff0c]))) "../Peripheral/src/ch32v30x_tim.c":2313 -1
     (nil))
(insn 88 87 89 8 (set (reg:HI 118)
        (subreg:HI (reg:SI 117) 0)) -1
     (nil))
(insn 89 88 90 8 (set (reg:SI 119)
        (ior:SI (reg:SI 94 [ pretmp_49 ])
            (subreg:SI (reg:HI 118) 0))) -1
     (nil))
(insn 90 89 91 8 (set (reg:SI 101 [ _64 ])
        (zero_extend:SI (subreg:HI (reg:SI 119) 0))) -1
     (nil))
(insn 91 90 92 8 (set (reg:SI 120)
        (ashift:SI (reg:SI 102 [ pretmp_65 ])
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_tim.c":2314 -1
     (nil))
(insn 92 91 93 8 (set (reg:HI 121)
        (subreg:HI (reg:SI 120) 0)) "../Peripheral/src/ch32v30x_tim.c":2314 -1
     (nil))
(insn 93 92 94 8 (set (reg:SI 122)
        (ior:SI (reg:SI 101 [ _64 ])
            (subreg:SI (reg:HI 121) 0))) "../Peripheral/src/ch32v30x_tim.c":2314 -1
     (nil))
(insn 94 93 95 8 (set (reg/v:SI 83 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 122) 0))) "../Peripheral/src/ch32v30x_tim.c":2314 -1
     (nil))
(debug_insn 95 94 96 8 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 83 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2314 -1
     (nil))
(debug_insn 96 95 97 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2316 -1
     (nil))
(debug_insn 97 96 98 8 (var_location:HI tmpccer (and:HI (subreg:HI (reg/v:SI 78 [ tmpccer ]) 0)
        (const_int -513 [0xfffffffffffffdff]))) "../Peripheral/src/ch32v30x_tim.c":2316 -1
     (nil))
(debug_insn 98 97 99 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2317 -1
     (nil))
(insn 99 98 100 8 (set (reg:SI 123)
        (ashift:SI (reg:SI 82 [ pretmp_37 ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":2312 -1
     (nil))
(insn 100 99 101 8 (set (reg:SI 124)
        (and:SI (reg/v:SI 78 [ tmpccer ])
            (const_int -513 [0xfffffffffffffdff]))) "../Peripheral/src/ch32v30x_tim.c":2316 -1
     (nil))
(insn 101 100 102 8 (set (reg:HI 125)
        (subreg:HI (reg:SI 123) 0)) "../Peripheral/src/ch32v30x_tim.c":2317 -1
     (nil))
(insn 102 101 103 8 (set (reg:HI 126)
        (subreg:HI (reg:SI 124) 0)) "../Peripheral/src/ch32v30x_tim.c":2317 -1
     (nil))
(insn 103 102 104 8 (set (reg:SI 127)
        (ior:SI (subreg:SI (reg:HI 125) 0)
            (subreg:SI (reg:HI 126) 0))) "../Peripheral/src/ch32v30x_tim.c":2317 -1
     (nil))
(insn 104 103 105 8 (set (reg:SI 85 [ _40 ])
        (zero_extend:SI (subreg:HI (reg:SI 127) 0))) "../Peripheral/src/ch32v30x_tim.c":2317 -1
     (nil))
(insn 105 104 106 8 (set (reg:SI 128)
        (ior:SI (reg:SI 85 [ _40 ])
            (const_int 256 [0x100]))) "../Peripheral/src/ch32v30x_tim.c":2317 -1
     (nil))
(insn 106 105 107 8 (set (reg/v:SI 86 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 128) 0))) "../Peripheral/src/ch32v30x_tim.c":2317 -1
     (nil))
(debug_insn 107 106 108 8 (var_location:HI tmpccer (subreg:HI (reg/v:SI 86 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2317 -1
     (nil))
(debug_insn 108 107 109 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2319 -1
     (nil))
(insn 109 108 110 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 104 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 83 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2319 -1
     (nil))
(debug_insn 110 109 111 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2320 -1
     (nil))
(insn 111 110 112 8 (set (mem/v:HI (plus:SI (reg/v/f:SI 104 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 86 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2320 -1
     (nil))
(debug_insn 112 111 113 8 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 113 112 114 8 (var_location:HI TIM_ICPolarity (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 114 113 115 8 (var_location:HI TIM_ICSelection (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 115 114 116 8 (var_location:HI TIM_ICFilter (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 116 115 117 8 (var_location:HI tmp (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 117 116 118 8 (var_location:HI tmpccer (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 118 117 119 8 (var_location:HI tmpccmr2 (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":345 -1
     (nil))
(debug_insn 119 118 120 8 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":348 -1
     (nil))
(insn 120 119 121 8 (set (reg:SI 11 a1)
        (reg:SI 100 [ pretmp_63 ])) "../Peripheral/src/ch32v30x_tim.c":348 -1
     (nil))
(insn 121 120 122 8 (set (reg:SI 10 a0)
        (reg/v/f:SI 104 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":348 -1
     (nil))
(call_insn 122 121 123 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC3Prescaler") [flags 0x3] <function_decl 066f04b0 TIM_SetIC3Prescaler>) [0 TIM_SetIC3Prescaler S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":348 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC3Prescaler") [flags 0x3] <function_decl 066f04b0 TIM_SetIC3Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 123 122 124 8 (set (pc)
        (label_ref:SI 210)) 250 {jump}
     (nil)
 -> 210)
(barrier 124 123 125)
(code_label 125 124 126 9 158 (nil) [1 uses])
(note 126 125 127 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 128 127 129 9 (var_location:HI D#12 (mem:HI (plus:SI (reg/v/f:SI 105 [ TIM_ICInitStruct ])
            (const_int 2 [0x2])) [2 TIM_ICInitStruct_20(D)->TIM_ICPolarity+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 129 128 130 9 (var_location:HI D#11 (mem:HI (plus:SI (reg/v/f:SI 105 [ TIM_ICInitStruct ])
            (const_int 4 [0x4])) [2 TIM_ICInitStruct_20(D)->TIM_ICSelection+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 130 129 131 9 (var_location:HI D#10 (mem:HI (plus:SI (reg/v/f:SI 105 [ TIM_ICInitStruct ])
            (const_int 8 [0x8])) [2 TIM_ICInitStruct_20(D)->TIM_ICFilter+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 131 130 132 9 (var_location:SI TIMx (reg/v/f:SI 104 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 132 131 133 9 (var_location:HI TIM_ICPolarity (debug_expr:HI D#12)) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 133 132 134 9 (var_location:HI TIM_ICSelection (debug_expr:HI D#11)) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 134 133 135 9 (var_location:HI TIM_ICFilter (debug_expr:HI D#10)) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 135 134 136 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2347 -1
     (nil))
(debug_insn 136 135 137 9 (var_location:HI tmpccmr2 (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2347 -1
     (nil))
(debug_insn 137 136 138 9 (var_location:HI tmpccer (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2347 -1
     (nil))
(debug_insn 138 137 139 9 (var_location:HI tmp (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2347 -1
     (nil))
(debug_insn 139 138 141 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2349 -1
     (nil))
(insn 141 139 142 9 (set (reg:HI 130)
        (mem/v:HI (plus:SI (reg/v/f:SI 104 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2349 -1
     (nil))
(insn 142 141 143 9 (set (reg:SI 87 [ _42 ])
        (zero_extend:SI (reg:HI 130))) "../Peripheral/src/ch32v30x_tim.c":2349 -1
     (nil))
(insn 143 142 144 9 (set (reg:SI 133)
        (const_int -4096 [0xfffffffffffff000])) "../Peripheral/src/ch32v30x_tim.c":2349 -1
     (nil))
(insn 144 143 145 9 (set (reg:SI 132)
        (plus:SI (reg:SI 133)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":2349 -1
     (expr_list:REG_EQUAL (const_int -4097 [0xffffffffffffefff])
        (nil)))
(insn 145 144 146 9 (set (reg:SI 131)
        (and:SI (reg:SI 87 [ _42 ])
            (reg:SI 132))) "../Peripheral/src/ch32v30x_tim.c":2349 -1
     (nil))
(insn 146 145 147 9 (set (reg:SI 88 [ _43 ])
        (zero_extend:SI (subreg:HI (reg:SI 131) 0))) "../Peripheral/src/ch32v30x_tim.c":2349 -1
     (nil))
(insn 147 146 148 9 (set (mem/v:HI (plus:SI (reg/v/f:SI 104 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg:SI 88 [ _43 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2349 -1
     (nil))
(debug_insn 148 147 150 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2350 -1
     (nil))
(insn 150 148 151 9 (set (reg:HI 135)
        (mem/v:HI (plus:SI (reg/v/f:SI 104 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2350 -1
     (nil))
(insn 151 150 152 9 (set (reg/v:SI 89 [ tmpccmr2 ])
        (zero_extend:SI (reg:HI 135))) "../Peripheral/src/ch32v30x_tim.c":2350 -1
     (nil))
(debug_insn 152 151 153 9 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 89 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2350 -1
     (nil))
(debug_insn 153 152 155 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2351 -1
     (nil))
(insn 155 153 156 9 (set (reg:HI 137)
        (mem/v:HI (plus:SI (reg/v/f:SI 104 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2351 -1
     (nil))
(insn 156 155 157 9 (set (reg/v:SI 90 [ tmpccer ])
        (zero_extend:SI (reg:HI 137))) "../Peripheral/src/ch32v30x_tim.c":2351 -1
     (nil))
(debug_insn 157 156 158 9 (var_location:HI tmpccer (subreg:HI (reg/v:SI 90 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2351 -1
     (nil))
(debug_insn 158 157 159 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2352 -1
     (nil))
(debug_insn 159 158 160 9 (var_location:HI tmp (ashift:HI (subreg:HI (reg:SI 82 [ pretmp_37 ]) 0)
        (const_int 12 [0xc]))) "../Peripheral/src/ch32v30x_tim.c":2352 -1
     (nil))
(debug_insn 160 159 161 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2353 -1
     (nil))
(insn 161 160 162 9 (set (reg:SI 140)
        (const_int 4096 [0x1000])) "../Peripheral/src/ch32v30x_tim.c":2353 -1
     (nil))
(insn 162 161 163 9 (set (reg:SI 139)
        (plus:SI (reg:SI 140)
            (const_int -769 [0xfffffffffffffcff]))) "../Peripheral/src/ch32v30x_tim.c":2353 -1
     (expr_list:REG_EQUAL (const_int 3327 [0xcff])
        (nil)))
(insn 163 162 164 9 (set (reg:SI 138)
        (and:SI (reg/v:SI 89 [ tmpccmr2 ])
            (reg:SI 139))) "../Peripheral/src/ch32v30x_tim.c":2353 -1
     (nil))
(insn 164 163 165 9 (set (reg/v:SI 92 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 138) 0))) "../Peripheral/src/ch32v30x_tim.c":2353 -1
     (nil))
(debug_insn 165 164 166 9 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 92 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2353 -1
     (nil))
(debug_insn 166 165 167 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2354 -1
     (nil))
(debug_insn 167 166 168 9 (var_location:HI tmpccmr2 (ior:HI (ashift:HI (subreg:HI (reg:SI 94 [ pretmp_49 ]) 0)
            (const_int 8 [0x8]))
        (subreg:HI (reg/v:SI 92 [ tmpccmr2 ]) 0))) "../Peripheral/src/ch32v30x_tim.c":2354 -1
     (nil))
(debug_insn 168 167 169 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2355 -1
     (nil))
(insn 169 168 170 9 (set (reg:SI 141)
        (ashift:SI (reg:SI 94 [ pretmp_49 ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_tim.c":2354 -1
     (nil))
(insn 170 169 171 9 (set (reg:SI 142)
        (ashift:SI (reg:SI 102 [ pretmp_65 ])
            (const_int 12 [0xc]))) "../Peripheral/src/ch32v30x_tim.c":2355 -1
     (nil))
(insn 171 170 172 9 (set (reg:HI 143)
        (subreg:HI (reg:SI 141) 0)) "../Peripheral/src/ch32v30x_tim.c":2355 -1
     (nil))
(insn 172 171 173 9 (set (reg:HI 144)
        (subreg:HI (reg:SI 142) 0)) "../Peripheral/src/ch32v30x_tim.c":2355 -1
     (nil))
(insn 173 172 174 9 (set (reg:SI 145)
        (ior:SI (subreg:SI (reg:HI 143) 0)
            (subreg:SI (reg:HI 144) 0))) "../Peripheral/src/ch32v30x_tim.c":2355 -1
     (nil))
(insn 174 173 175 9 (set (reg:HI 146)
        (subreg:HI (reg:SI 145) 0)) "../Peripheral/src/ch32v30x_tim.c":2355 -1
     (nil))
(insn 175 174 176 9 (set (reg:SI 147)
        (ior:SI (reg/v:SI 92 [ tmpccmr2 ])
            (subreg:SI (reg:HI 146) 0))) "../Peripheral/src/ch32v30x_tim.c":2355 -1
     (nil))
(insn 176 175 177 9 (set (reg/v:SI 96 [ tmpccmr2 ])
        (zero_extend:SI (subreg:HI (reg:SI 147) 0))) "../Peripheral/src/ch32v30x_tim.c":2355 -1
     (nil))
(debug_insn 177 176 178 9 (var_location:HI tmpccmr2 (subreg:HI (reg/v:SI 96 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2355 -1
     (nil))
(debug_insn 178 177 179 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2357 -1
     (nil))
(debug_insn 179 178 180 9 (var_location:HI tmpccer (and:HI (subreg:HI (reg/v:SI 90 [ tmpccer ]) 0)
        (const_int -8193 [0xffffffffffffdfff]))) "../Peripheral/src/ch32v30x_tim.c":2357 -1
     (nil))
(debug_insn 180 179 181 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2358 -1
     (nil))
(insn 181 180 182 9 (set (reg:SI 148)
        (ashift:SI (reg:SI 82 [ pretmp_37 ])
            (const_int 12 [0xc]))) "../Peripheral/src/ch32v30x_tim.c":2352 -1
     (nil))
(insn 182 181 183 9 (set (reg:SI 151)
        (const_int -8192 [0xffffffffffffe000])) "../Peripheral/src/ch32v30x_tim.c":2357 -1
     (nil))
(insn 183 182 184 9 (set (reg:SI 150)
        (plus:SI (reg:SI 151)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_tim.c":2357 -1
     (expr_list:REG_EQUAL (const_int -8193 [0xffffffffffffdfff])
        (nil)))
(insn 184 183 185 9 (set (reg:SI 149)
        (and:SI (reg/v:SI 90 [ tmpccer ])
            (reg:SI 150))) "../Peripheral/src/ch32v30x_tim.c":2357 -1
     (nil))
(insn 185 184 186 9 (set (reg:HI 152)
        (subreg:HI (reg:SI 148) 0)) "../Peripheral/src/ch32v30x_tim.c":2358 -1
     (nil))
(insn 186 185 187 9 (set (reg:HI 153)
        (subreg:HI (reg:SI 149) 0)) "../Peripheral/src/ch32v30x_tim.c":2358 -1
     (nil))
(insn 187 186 188 9 (set (reg:SI 154)
        (ior:SI (subreg:SI (reg:HI 152) 0)
            (subreg:SI (reg:HI 153) 0))) "../Peripheral/src/ch32v30x_tim.c":2358 -1
     (nil))
(insn 188 187 189 9 (set (reg:SI 98 [ _53 ])
        (zero_extend:SI (subreg:HI (reg:SI 154) 0))) "../Peripheral/src/ch32v30x_tim.c":2358 -1
     (nil))
(insn 189 188 190 9 (set (reg:HI 155)
        (const_int 4096 [0x1000])) "../Peripheral/src/ch32v30x_tim.c":2358 -1
     (nil))
(insn 190 189 191 9 (set (reg:SI 156)
        (ior:SI (reg:SI 98 [ _53 ])
            (subreg:SI (reg:HI 155) 0))) "../Peripheral/src/ch32v30x_tim.c":2358 -1
     (nil))
(insn 191 190 192 9 (set (reg/v:SI 99 [ tmpccer ])
        (zero_extend:SI (subreg:HI (reg:SI 156) 0))) "../Peripheral/src/ch32v30x_tim.c":2358 -1
     (nil))
(debug_insn 192 191 193 9 (var_location:HI tmpccer (subreg:HI (reg/v:SI 99 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2358 -1
     (nil))
(debug_insn 193 192 194 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2360 -1
     (nil))
(insn 194 193 195 9 (set (mem/v:HI (plus:SI (reg/v/f:SI 104 [ TIMx ])
                (const_int 28 [0x1c])) [2 TIMx_21(D)->CHCTLR2+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 96 [ tmpccmr2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2360 -1
     (nil))
(debug_insn 195 194 196 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2361 -1
     (nil))
(insn 196 195 197 9 (set (mem/v:HI (plus:SI (reg/v/f:SI 104 [ TIMx ])
                (const_int 32 [0x20])) [2 TIMx_21(D)->CCER+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 99 [ tmpccer ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2361 -1
     (nil))
(debug_insn 197 196 198 9 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 198 197 199 9 (var_location:HI TIM_ICPolarity (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 199 198 200 9 (var_location:HI TIM_ICSelection (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 200 199 201 9 (var_location:HI TIM_ICFilter (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 201 200 202 9 (var_location:HI tmp (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 202 201 203 9 (var_location:HI tmpccer (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 203 202 204 9 (var_location:HI tmpccmr2 (clobber (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":352 -1
     (nil))
(debug_insn 204 203 205 9 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":355 -1
     (nil))
(insn 205 204 206 9 (set (reg:SI 11 a1)
        (reg:SI 100 [ pretmp_63 ])) "../Peripheral/src/ch32v30x_tim.c":355 -1
     (nil))
(insn 206 205 207 9 (set (reg:SI 10 a0)
        (reg/v/f:SI 104 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":355 -1
     (nil))
(call_insn 207 206 210 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIM_SetIC4Prescaler") [flags 0x3] <function_decl 066f0528 TIM_SetIC4Prescaler>) [0 TIM_SetIC4Prescaler S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_tim.c":355 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIM_SetIC4Prescaler") [flags 0x3] <function_decl 066f0528 TIM_SetIC4Prescaler>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:HI (use (reg:SI 11 a1))
            (nil))))
(code_label 210 207 211 11 154 (nil) [3 uses])
(note 211 210 0 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

;; Function TIM_SetClockDivision (TIM_SetClockDivision, funcdef_no=105, decl_uid=5204, cgraph_uid=105, symbol_order=105)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1984 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_CKD ])
        (reg:SI 11 a1 [ TIM_CKD ])) "../Peripheral/src/ch32v30x_tim.c":1984 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1985 -1
     (nil))
(insn 8 7 9 2 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1985 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_tim.c":1985 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 79)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Peripheral/src/ch32v30x_tim.c":1985 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_tim.c":1985 -1
     (nil))
(insn 12 11 13 2 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1985 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":1986 -1
     (nil))
(insn 14 13 15 2 (set (reg:HI 80)
        (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":1986 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 80))) "../Peripheral/src/ch32v30x_tim.c":1986 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 81)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ TIM_CKD ]))) "../Peripheral/src/ch32v30x_tim.c":1986 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_tim.c":1986 -1
     (nil))
(insn 18 17 0 2 (set (mem/v:HI (reg/v/f:SI 76 [ TIMx ]) [2 TIMx_6(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":1986 -1
     (nil))

;; Function TIM_GetCapture1 (TIM_GetCapture1, funcdef_no=106, decl_uid=5206, cgraph_uid=106, symbol_order=106)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 11.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":1999 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2000 -1
     (nil))
(insn 8 6 9 2 (set (reg:HI 75)
        (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 52 [0x34])) [2 TIMx_2(D)->CH1CVR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2000 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ <retval> ])
        (zero_extend:SI (reg:HI 75))) "../Peripheral/src/ch32v30x_tim.c":2000 -1
     (nil))
(insn 10 9 14 2 (set (reg:SI 72 [ <retval> ])
        (reg:SI 72 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2000 -1
     (nil))
(insn 14 10 15 2 (set (reg/i:SI 10 a0)
        (reg:SI 72 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2001 -1
     (nil))
(insn 15 14 0 2 (use (reg/i:SI 10 a0)) "../Peripheral/src/ch32v30x_tim.c":2001 -1
     (nil))

;; Function TIM_GetCapture2 (TIM_GetCapture2, funcdef_no=107, decl_uid=5208, cgraph_uid=107, symbol_order=107)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 11.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":2013 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2014 -1
     (nil))
(insn 8 6 9 2 (set (reg:HI 75)
        (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 56 [0x38])) [2 TIMx_2(D)->CH2CVR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2014 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ <retval> ])
        (zero_extend:SI (reg:HI 75))) "../Peripheral/src/ch32v30x_tim.c":2014 -1
     (nil))
(insn 10 9 14 2 (set (reg:SI 72 [ <retval> ])
        (reg:SI 72 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2014 -1
     (nil))
(insn 14 10 15 2 (set (reg/i:SI 10 a0)
        (reg:SI 72 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2015 -1
     (nil))
(insn 15 14 0 2 (use (reg/i:SI 10 a0)) "../Peripheral/src/ch32v30x_tim.c":2015 -1
     (nil))

;; Function TIM_GetCapture3 (TIM_GetCapture3, funcdef_no=108, decl_uid=5210, cgraph_uid=108, symbol_order=108)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 11.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":2027 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2028 -1
     (nil))
(insn 8 6 9 2 (set (reg:HI 75)
        (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 60 [0x3c])) [2 TIMx_2(D)->CH3CVR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2028 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ <retval> ])
        (zero_extend:SI (reg:HI 75))) "../Peripheral/src/ch32v30x_tim.c":2028 -1
     (nil))
(insn 10 9 14 2 (set (reg:SI 72 [ <retval> ])
        (reg:SI 72 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2028 -1
     (nil))
(insn 14 10 15 2 (set (reg/i:SI 10 a0)
        (reg:SI 72 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2029 -1
     (nil))
(insn 15 14 0 2 (use (reg/i:SI 10 a0)) "../Peripheral/src/ch32v30x_tim.c":2029 -1
     (nil))

;; Function TIM_GetCapture4 (TIM_GetCapture4, funcdef_no=109, decl_uid=5212, cgraph_uid=109, symbol_order=109)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 11.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":2041 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2042 -1
     (nil))
(insn 8 6 9 2 (set (reg:HI 75)
        (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 64 [0x40])) [2 TIMx_2(D)->CH4CVR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2042 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ <retval> ])
        (zero_extend:SI (reg:HI 75))) "../Peripheral/src/ch32v30x_tim.c":2042 -1
     (nil))
(insn 10 9 14 2 (set (reg:SI 72 [ <retval> ])
        (reg:SI 72 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2042 -1
     (nil))
(insn 14 10 15 2 (set (reg/i:SI 10 a0)
        (reg:SI 72 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2043 -1
     (nil))
(insn 15 14 0 2 (use (reg/i:SI 10 a0)) "../Peripheral/src/ch32v30x_tim.c":2043 -1
     (nil))

;; Function TIM_GetCounter (TIM_GetCounter, funcdef_no=110, decl_uid=5214, cgraph_uid=110, symbol_order=110)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 11.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":2055 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2056 -1
     (nil))
(insn 8 6 9 2 (set (reg:HI 75)
        (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 36 [0x24])) [2 TIMx_2(D)->CNT+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2056 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ <retval> ])
        (zero_extend:SI (reg:HI 75))) "../Peripheral/src/ch32v30x_tim.c":2056 -1
     (nil))
(insn 10 9 14 2 (set (reg:SI 72 [ <retval> ])
        (reg:SI 72 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2056 -1
     (nil))
(insn 14 10 15 2 (set (reg/i:SI 10 a0)
        (reg:SI 72 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2057 -1
     (nil))
(insn 15 14 0 2 (use (reg/i:SI 10 a0)) "../Peripheral/src/ch32v30x_tim.c":2057 -1
     (nil))

;; Function TIM_GetPrescaler (TIM_GetPrescaler, funcdef_no=111, decl_uid=5216, cgraph_uid=111, symbol_order=111)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 11.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":2069 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2070 -1
     (nil))
(insn 8 6 9 2 (set (reg:HI 75)
        (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 40 [0x28])) [2 TIMx_2(D)->PSC+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2070 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ <retval> ])
        (zero_extend:SI (reg:HI 75))) "../Peripheral/src/ch32v30x_tim.c":2070 -1
     (nil))
(insn 10 9 14 2 (set (reg:SI 72 [ <retval> ])
        (reg:SI 72 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2070 -1
     (nil))
(insn 14 10 15 2 (set (reg/i:SI 10 a0)
        (reg:SI 72 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2071 -1
     (nil))
(insn 15 14 0 2 (use (reg/i:SI 10 a0)) "../Peripheral/src/ch32v30x_tim.c":2071 -1
     (nil))

;; Function TIM_GetFlagStatus (TIM_GetFlagStatus, funcdef_no=112, decl_uid=5219, cgraph_uid=112, symbol_order=112)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 19.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":2097 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ TIM_FLAG ])
        (reg:SI 11 a1 [ TIM_FLAG ])) "../Peripheral/src/ch32v30x_tim.c":2097 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2098 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI bitstatus (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2098 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2100 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ TIMx ])
                (const_int 16 [0x10])) [2 TIMx_5(D)->INTFR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2100 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_tim.c":2100 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI bitstatus (zero_extend:SI (ne:QI (and:HI (subreg:HI (reg:SI 72 [ _1 ]) 0)
                (subreg:HI (reg/v:SI 77 [ TIM_FLAG ]) 0))
            (const_int 0 [0])))) -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2109 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 81)
        (and:SI (reg:SI 72 [ _1 ])
            (reg/v:SI 77 [ TIM_FLAG ]))) "../Peripheral/src/ch32v30x_tim.c":2100 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 83)
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_tim.c":2100 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 84)
        (ne:SI (reg:SI 83)
            (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":2100 -1
     (nil))
(insn 18 17 22 2 (set (reg:SI 75 [ <retval> ])
        (reg:SI 84)) "../Peripheral/src/ch32v30x_tim.c":2109 -1
     (nil))
(insn 22 18 23 2 (set (reg/i:SI 10 a0)
        (reg:SI 75 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2110 -1
     (nil))
(insn 23 22 0 2 (use (reg/i:SI 10 a0)) "../Peripheral/src/ch32v30x_tim.c":2110 -1
     (nil))

;; Function TIM_ClearFlag (TIM_ClearFlag, funcdef_no=113, decl_uid=5222, cgraph_uid=113, symbol_order=113)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":2136 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 74 [ TIM_FLAG ])
        (reg:SI 11 a1 [ TIM_FLAG ])) "../Peripheral/src/ch32v30x_tim.c":2136 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2137 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 75)
        (not:SI (reg/v:SI 74 [ TIM_FLAG ]))) "../Peripheral/src/ch32v30x_tim.c":2137 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (subreg:HI (reg:SI 75) 0))) "../Peripheral/src/ch32v30x_tim.c":2137 -1
     (nil))
(insn 10 9 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 16 [0x10])) [2 TIMx_4(D)->INTFR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 72 [ _1 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2137 -1
     (nil))

;; Function TIM_GetITStatus (TIM_GetITStatus, funcdef_no=114, decl_uid=5225, cgraph_uid=114, symbol_order=114)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4
Edge 2->4 redirected to 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 43 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 37.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 78 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":2160 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 79 [ TIM_IT ])
        (reg:SI 11 a1 [ TIM_IT ])) "../Peripheral/src/ch32v30x_tim.c":2160 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2161 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI bitstatus (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2161 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2162 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:HI itstatus (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2162 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:HI itenable (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2162 -1
     (nil))
(debug_insn 13 12 15 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2164 -1
     (nil))
(insn 15 13 16 2 (set (reg:HI 81)
        (mem/v:HI (plus:SI (reg/v/f:SI 78 [ TIMx ])
                (const_int 16 [0x10])) [2 TIMx_5(D)->INTFR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2164 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 81))) "../Peripheral/src/ch32v30x_tim.c":2164 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI itstatus (and:HI (subreg:HI (reg:SI 72 [ _1 ]) 0)
        (subreg:HI (reg/v:SI 79 [ TIM_IT ]) 0))) "../Peripheral/src/ch32v30x_tim.c":2164 -1
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2166 -1
     (nil))
(insn 20 18 21 2 (set (reg:HI 83)
        (mem/v:HI (plus:SI (reg/v/f:SI 78 [ TIMx ])
                (const_int 12 [0xc])) [2 TIMx_5(D)->DMAINTENR+0 S2 A16])) "../Peripheral/src/ch32v30x_tim.c":2166 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (reg:HI 83))) "../Peripheral/src/ch32v30x_tim.c":2166 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:HI itenable (and:HI (subreg:HI (reg:SI 73 [ _2 ]) 0)
        (subreg:HI (reg/v:SI 79 [ TIM_IT ]) 0))) "../Peripheral/src/ch32v30x_tim.c":2166 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2167 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 84)
        (and:SI (reg:SI 72 [ _1 ])
            (reg/v:SI 79 [ TIM_IT ]))) "../Peripheral/src/ch32v30x_tim.c":2164 -1
     (nil))
(insn 25 24 26 2 (set (reg:HI 85)
        (subreg:HI (reg:SI 84) 0)) "../Peripheral/src/ch32v30x_tim.c":2167 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 86)
        (zero_extend:SI (reg:HI 85))) "../Peripheral/src/ch32v30x_tim.c":2167 -1
     (nil))
(jump_insn 27 26 28 2 (set (pc)
        (if_then_else (eq (reg:SI 86)
                (const_int 0 [0]))
            (label_ref:SI 46)
            (pc))) "../Peripheral/src/ch32v30x_tim.c":2167 180 {*branchsi}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 46)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 4 (set (reg:SI 87)
        (and:SI (reg:SI 73 [ _2 ])
            (reg/v:SI 79 [ TIM_IT ]))) "../Peripheral/src/ch32v30x_tim.c":2166 -1
     (nil))
(insn 30 29 31 4 (set (reg:SI 89)
        (zero_extend:SI (subreg:HI (reg:SI 87) 0))) "../Peripheral/src/ch32v30x_tim.c":2167 -1
     (nil))
(insn 31 30 32 4 (set (reg:SI 90)
        (ne:SI (reg:SI 89)
            (const_int 0 [0]))) "../Peripheral/src/ch32v30x_tim.c":2167 -1
     (nil))
(insn 32 31 43 4 (set (reg/v:SI 77 [ <retval> ])
        (reg:SI 90)) "../Peripheral/src/ch32v30x_tim.c":2173 -1
     (nil))
(jump_insn 43 32 44 4 (set (pc)
        (label_ref:SI 39)) 250 {jump}
     (nil)
 -> 39)
(barrier 44 43 46)
(code_label 46 44 45 5 171 (nil) [1 uses])
(note 45 46 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 45 35 5 (set (reg/v:SI 77 [ <retval> ])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_tim.c":2173 -1
     (nil))
(debug_insn 35 5 36 5 (var_location:SI bitstatus (reg/v:SI 77 [ <retval> ])) -1
     (nil))
(debug_insn 36 35 39 5 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2176 -1
     (nil))
(code_label 39 36 42 7 169 (nil) [1 uses])
(note 42 39 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 40 42 41 7 (set (reg/i:SI 10 a0)
        (reg/v:SI 77 [ <retval> ])) "../Peripheral/src/ch32v30x_tim.c":2177 -1
     (nil))
(insn 41 40 0 7 (use (reg/i:SI 10 a0)) "../Peripheral/src/ch32v30x_tim.c":2177 -1
     (nil))

;; Function TIM_ClearITPendingBit (TIM_ClearITPendingBit, funcdef_no=123, decl_uid=5228, cgraph_uid=115, symbol_order=115)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 73 [ TIMx ])
        (reg:SI 10 a0 [ TIMx ])) "../Peripheral/src/ch32v30x_tim.c":2198 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 74 [ TIM_IT ])
        (reg:SI 11 a1 [ TIM_IT ])) "../Peripheral/src/ch32v30x_tim.c":2198 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:SI TIMx (reg/v/f:SI 73 [ TIMx ])) -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI TIM_FLAG (subreg:HI (reg/v:SI 74 [ TIM_IT ]) 0)) -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Peripheral/src/ch32v30x_tim.c":2137 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 75)
        (not:SI (reg/v:SI 74 [ TIM_IT ]))) "../Peripheral/src/ch32v30x_tim.c":2137 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 72 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 75) 0))) "../Peripheral/src/ch32v30x_tim.c":2137 -1
     (nil))
(insn 12 11 13 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 73 [ TIMx ])
                (const_int 16 [0x10])) [2 TIMx_2(D)->INTFR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 72 [ _5 ]) 0)) "../Peripheral/src/ch32v30x_tim.c":2137 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 14 13 0 2 (var_location:HI TIM_FLAG (clobber (const_int 0 [0]))) -1
     (nil))
