$date
	Fri Nov 22 01:37:53 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mod6Counter_tb $end
$var wire 3 ! q [3:1] $end
$var reg 1 " clk $end
$scope module uut $end
$var wire 1 " clk $end
$var reg 1 # d1 $end
$var reg 1 $ d2 $end
$var reg 1 % d3 $end
$var reg 3 & qOut [3:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
1#
0"
b0 !
$end
#100
0#
1$
b1 !
b1 &
1"
#200
0"
#300
1#
b10 !
b10 &
1"
#400
0"
#500
0#
0$
1%
b11 !
b11 &
1"
#600
0"
#700
1#
b100 !
b100 &
1"
#800
0"
#900
0#
1$
b101 !
b101 &
1"
#1000
0"
#1100
0$
0%
b110 !
b110 &
1"
#1200
0"
#1300
1#
b0 !
b0 &
1"
#1400
0"
#1500
0#
1$
b1 !
b1 &
1"
#1600
0"
#1700
1#
b10 !
b10 &
1"
#1800
0"
#1900
0#
0$
1%
b11 !
b11 &
1"
#2000
0"
#2100
1#
b100 !
b100 &
1"
#2200
0"
#2300
0#
1$
b101 !
b101 &
1"
#2400
0"
#2500
0$
0%
b110 !
b110 &
1"
#2600
0"
#2700
1#
b0 !
b0 &
1"
#2800
0"
#2900
0#
1$
b1 !
b1 &
1"
#3000
0"
#3100
1#
b10 !
b10 &
1"
#3200
0"
#3300
0#
0$
1%
b11 !
b11 &
1"
#3400
0"
#3500
1#
b100 !
b100 &
1"
#3600
0"
#3700
0#
1$
b101 !
b101 &
1"
#3800
0"
#3900
0$
0%
b110 !
b110 &
1"
#4000
0"
#4100
1#
b0 !
b0 &
1"
#4200
0"
#4300
0#
1$
b1 !
b1 &
1"
#4400
0"
#4500
1#
b10 !
b10 &
1"
#4600
0"
#4700
0#
0$
1%
b11 !
b11 &
1"
#4800
0"
#4900
1#
b100 !
b100 &
1"
#5000
