// Seed: 3146467849
module module_0 #(
    parameter id_0 = 32'd69,
    parameter id_1 = 32'd38
) (
    input wand _id_0,
    input wire _id_1
);
  integer [id_1 : 1] id_3[id_0];
  wire id_4;
endmodule
module module_1 #(
    parameter id_15 = 32'd54,
    parameter id_2  = 32'd67,
    parameter id_20 = 32'd46,
    parameter id_6  = 32'd68
) (
    input supply0 id_0,
    input tri id_1,
    input tri _id_2,
    output wor id_3
    , _id_20,
    output tri0 id_4,
    input supply1 id_5,
    input supply0 _id_6,
    input wire id_7,
    output wire id_8,
    input uwire id_9,
    output supply0 id_10,
    output wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri1 _id_15,
    input tri1 id_16,
    input supply1 id_17,
    input wor id_18
);
  assign id_20 = id_9;
  logic [id_2 : id_6] id_21[id_15 : id_20];
  parameter id_22 = -1;
  module_0 modCall_1 (
      id_20,
      id_20
  );
  assign modCall_1._id_1 = 0;
endmodule
