# SPDX-License-Identifier: MIT
# SPDX-FileCopyrightText: 2024-2025 sean galloway
#
# RTL Design Sherpa - Industry-Standard RTL Design and Verification
# https://github.com/sean-galloway/RTLDesignSherpa
#
# Module: test_apb_xbar_2to4
# Purpose: Test for 2-to-4 APB Crossbar
#
# Documentation: PRD.md
# Subsystem: tests
#
# Author: sean galloway
# Created: 2025-10-18

"""
Test for 2-to-4 APB Crossbar

This test validates the arbitration and address decode functionality of apb_xbar_2to4,
which routes two masters to four slaves with round-robin arbitration.

Address Map (same for both masters):
  Slave 0: [0x1000_0000, 0x1000_FFFF] - 64KB
  Slave 1: [0x1001_0000, 0x1001_FFFF] - 64KB
  Slave 2: [0x1002_0000, 0x1002_FFFF] - 64KB
  Slave 3: [0x1003_0000, 0x1003_FFFF] - 64KB

Purpose: Test arbitration when multiple masters access same slave.
"""

import os
import sys
import random
import pytest
import cocotb
from cocotb.clock import Clock
from cocotb.triggers import RisingEdge, Timer

from cocotb_test.simulator import run

# Add CocoTB framework to path
sys.path.insert(0, os.path.join(os.path.dirname(__file__), '../../bin'))


@cocotb.test(timeout_time=100, timeout_unit='us')
async def apb_xbar_2to4_test(dut):
    """Test 2-to-4 APB crossbar with arbitration and stress scenarios"""

    log = dut._log
    log.info("=" * 80)
    log.info("Starting 2-to-4 APB Crossbar Test")
    log.info("=" * 80)

    # Start clock
    clock = Clock(dut.pclk, 10, units="ns")
    cocotb.start_soon(clock.start())

    # Reset
    dut.presetn.value = 0
    # Initialize master 0 inputs
    dut.m0_apb_PSEL.value = 0
    dut.m0_apb_PENABLE.value = 0
    dut.m0_apb_PADDR.value = 0
    dut.m0_apb_PWRITE.value = 0
    dut.m0_apb_PWDATA.value = 0
    dut.m0_apb_PSTRB.value = 0
    dut.m0_apb_PPROT.value = 0
    # Initialize master 1 inputs
    dut.m1_apb_PSEL.value = 0
    dut.m1_apb_PENABLE.value = 0
    dut.m1_apb_PADDR.value = 0
    dut.m1_apb_PWRITE.value = 0
    dut.m1_apb_PWDATA.value = 0
    dut.m1_apb_PSTRB.value = 0
    dut.m1_apb_PPROT.value = 0

    # Initialize all slave inputs
    for i in range(4):
        getattr(dut, f"s{i}_apb_PRDATA").value = 0
        getattr(dut, f"s{i}_apb_PSLVERR").value = 0
        getattr(dut, f"s{i}_apb_PREADY").value = 0

    await Timer(100, units="ns")
    dut.presetn.value = 1
    await RisingEdge(dut.pclk)
    log.info("Reset complete")

    # Simple memory models for each slave
    memories = [{}, {}, {}, {}]

    # Delay profiles for each slave (min_delay, max_delay)
    # Slave 0: Fast (0-1 cycles)
    # Slave 1: Medium (0-3 cycles)
    # Slave 2: Slow (1-5 cycles)
    # Slave 3: Very slow (2-8 cycles)
    delay_profiles = [
        (0, 1),   # Slave 0: fast
        (0, 3),   # Slave 1: medium
        (1, 5),   # Slave 2: slow
        (2, 8),   # Slave 3: very slow
    ]

    async def slave_response(slave_id):
        """Slave responds to transactions with random delays"""
        min_delay, max_delay = delay_profiles[slave_id]
        while True:
            await RisingEdge(dut.pclk)
            psel_signal = getattr(dut, f"s{slave_id}_apb_PSEL")
            penable_signal = getattr(dut, f"s{slave_id}_apb_PENABLE")

            if psel_signal.value == 1 and penable_signal.value == 1:
                # Random delay before responding
                delay = random.randint(min_delay, max_delay)
                for _ in range(delay):
                    getattr(dut, f"s{slave_id}_apb_PREADY").value = 0
                    await RisingEdge(dut.pclk)

                addr = int(getattr(dut, f"s{slave_id}_apb_PADDR").value)
                pwrite = getattr(dut, f"s{slave_id}_apb_PWRITE")

                if pwrite.value == 1:
                    # Write
                    data = int(getattr(dut, f"s{slave_id}_apb_PWDATA").value)
                    memories[slave_id][addr] = data
                    log.info(f"Slave {slave_id} write: addr=0x{addr:08X}, data=0x{data:08X} (delay={delay})")
                else:
                    # Read
                    data = memories[slave_id].get(addr, 0xDEADBEE0 + slave_id)
                    getattr(dut, f"s{slave_id}_apb_PRDATA").value = data
                    log.info(f"Slave {slave_id} read: addr=0x{addr:08X}, data=0x{data:08X} (delay={delay})")

                getattr(dut, f"s{slave_id}_apb_PREADY").value = 1
                getattr(dut, f"s{slave_id}_apb_PSLVERR").value = 0
            else:
                getattr(dut, f"s{slave_id}_apb_PREADY").value = 0
                getattr(dut, f"s{slave_id}_apb_PSLVERR").value = 0
                getattr(dut, f"s{slave_id}_apb_PRDATA").value = 0

    # Start slave response handlers
    for i in range(4):
        cocotb.start_soon(slave_response(i))

    # Wait for initialization
    await Timer(200, units="ns")

    # Helper function for APB write
    async def apb_write(master_id, addr, data):
        """Perform APB write transaction"""
        m_prefix = f"m{master_id}_apb"
        await RisingEdge(dut.pclk)
        # Setup phase
        getattr(dut, f"{m_prefix}_PSEL").value = 1
        getattr(dut, f"{m_prefix}_PENABLE").value = 0
        getattr(dut, f"{m_prefix}_PADDR").value = addr
        getattr(dut, f"{m_prefix}_PWRITE").value = 1
        getattr(dut, f"{m_prefix}_PWDATA").value = data
        getattr(dut, f"{m_prefix}_PSTRB").value = 0xF
        await RisingEdge(dut.pclk)
        # Access phase
        getattr(dut, f"{m_prefix}_PENABLE").value = 1
        # Wait for PREADY
        timeout = 0
        while getattr(dut, f"{m_prefix}_PREADY").value == 0:
            await RisingEdge(dut.pclk)
            timeout += 1
            if timeout > 100:
                log.error(f"Master {master_id} write timeout at addr 0x{addr:08X}")
                break
        await RisingEdge(dut.pclk)
        # Idle
        getattr(dut, f"{m_prefix}_PSEL").value = 0
        getattr(dut, f"{m_prefix}_PENABLE").value = 0

    # Helper function for APB read
    async def apb_read(master_id, addr):
        """Perform APB read transaction"""
        m_prefix = f"m{master_id}_apb"
        await RisingEdge(dut.pclk)
        # Setup phase
        getattr(dut, f"{m_prefix}_PSEL").value = 1
        getattr(dut, f"{m_prefix}_PENABLE").value = 0
        getattr(dut, f"{m_prefix}_PADDR").value = addr
        getattr(dut, f"{m_prefix}_PWRITE").value = 0
        await RisingEdge(dut.pclk)
        # Access phase
        getattr(dut, f"{m_prefix}_PENABLE").value = 1
        # Wait for PREADY
        timeout = 0
        while getattr(dut, f"{m_prefix}_PREADY").value == 0:
            await RisingEdge(dut.pclk)
            timeout += 1
            if timeout > 100:
                log.error(f"Master {master_id} read timeout at addr 0x{addr:08X}")
                return 0, 1
        rdata = int(getattr(dut, f"{m_prefix}_PRDATA").value)
        pslverr = int(getattr(dut, f"{m_prefix}_PSLVERR").value)
        await RisingEdge(dut.pclk)
        # Idle
        getattr(dut, f"{m_prefix}_PSEL").value = 0
        getattr(dut, f"{m_prefix}_PENABLE").value = 0
        return rdata, pslverr

    # Test 1: Each master writes to different slaves (no contention)
    log.info("Test 1: Masters access different slaves (no contention)")
    base_addr = 0x10000000

    # Master 0 writes to slave 0
    await apb_write(0, base_addr + 0x100, 0xCAFE0000)
    # Master 1 writes to slave 1
    await apb_write(1, base_addr + 0x10100, 0xBEEF0001)

    # Read back
    rdata, pslverr = await apb_read(0, base_addr + 0x100)
    assert rdata == 0xCAFE0000, f"Master 0 read mismatch"
    rdata, pslverr = await apb_read(1, base_addr + 0x10100)
    assert rdata == 0xBEEF0001, f"Master 1 read mismatch"
    log.info("  Test 1: PASS")
    await Timer(100, units="ns")

    # Test 2: Both masters access same slave (arbitration test)
    log.info("Test 2: Both masters access same slave (arbitration)")

    # Sequential access to same slave
    for i in range(5):
        addr0 = base_addr + 0x200 + (i * 4)
        addr1 = base_addr + 0x300 + (i * 4)
        data0 = 0x1000 + i
        data1 = 0x2000 + i

        await apb_write(0, addr0, data0)
        await apb_write(1, addr1, data1)

        rdata, pslverr = await apb_read(0, addr0)
        assert rdata == data0, f"Master 0 arb test failed at iteration {i}"
        rdata, pslverr = await apb_read(1, addr1)
        assert rdata == data1, f"Master 1 arb test failed at iteration {i}"

    log.info("  Test 2: PASS")
    await Timer(100, units="ns")

    # Test 3: Interleaved access across different slaves
    log.info("Test 3: Interleaved access across slaves")

    for i in range(10):
        m0_slave = random.randint(0, 3)
        m1_slave = random.randint(0, 3)

        m0_addr = base_addr + (m0_slave << 16) + random.randint(0, 0xFFF0)
        m1_addr = base_addr + (m1_slave << 16) + random.randint(0, 0xFFF0)

        m0_data = 0xA0000000 + i
        m1_data = 0xB0000000 + i

        await apb_write(0, m0_addr, m0_data)
        await apb_write(1, m1_addr, m1_data)

        rdata, pslverr = await apb_read(0, m0_addr)
        assert rdata == m0_data, f"M0 interleaved test failed at {i}"
        rdata, pslverr = await apb_read(1, m1_addr)
        assert rdata == m1_data, f"M1 interleaved test failed at {i}"

        log.info(f"  Iteration {i}: M0->S{m0_slave}, M1->S{m1_slave} - PASS")

    log.info("  Test 3: PASS")
    await Timer(100, units="ns")

    # Test 4: Concurrent masters hammering same slave (stress arbitration)
    log.info("Test 4: Concurrent access to same slave (arbitration stress)")

    async def master_hammer(master_id, base_offset, num_transactions):
        """Master performs rapid transactions"""
        for i in range(num_transactions):
            addr = base_addr + base_offset + (i * 4)
            data = (master_id << 24) | i
            await apb_write(master_id, addr, data)

    # Both masters hammer slave 0 simultaneously
    m0_task = cocotb.start_soon(master_hammer(0, 0x00400, 20))
    m1_task = cocotb.start_soon(master_hammer(1, 0x00800, 20))
    await m0_task
    await m1_task

    # Verify all writes
    for i in range(20):
        addr0 = base_addr + 0x00400 + (i * 4)
        addr1 = base_addr + 0x00800 + (i * 4)
        rdata, _ = await apb_read(0, addr0)
        expected0 = (0 << 24) | i
        assert rdata == expected0, f"M0 concurrent test failed at {i}"
        rdata, _ = await apb_read(1, addr1)
        expected1 = (1 << 24) | i
        assert rdata == expected1, f"M1 concurrent test failed at {i}"

    log.info("  Test 4: PASS")
    await Timer(100, units="ns")

    # Test 5: Burst accesses across all slaves with varying delays
    log.info("Test 5: Burst access to all slaves (delay tolerance)")

    for master_id in range(2):
        for slave_id in range(4):
            base_offset = (slave_id << 16) + 0x01000 + (master_id * 0x0200)
            for i in range(10):
                addr = base_addr + base_offset + (i * 4)
                data = 0xC0000000 | (master_id << 20) | (slave_id << 16) | i
                await apb_write(master_id, addr, data)

            # Verify burst
            for i in range(10):
                addr = base_addr + base_offset + (i * 4)
                expected = 0xC0000000 | (master_id << 20) | (slave_id << 16) | i
                rdata, _ = await apb_read(master_id, addr)
                assert rdata == expected, f"M{master_id} burst to S{slave_id} failed at {i}"

    log.info("  Test 5: PASS")
    await Timer(100, units="ns")

    # Test 6: Random chaos - both masters, all slaves, random patterns
    log.info("Test 6: Random chaos (comprehensive stress)")

    transaction_log = []

    async def random_master_activity(master_id, num_ops):
        """Master performs random operations"""
        for _ in range(num_ops):
            slave_id = random.randint(0, 3)
            offset = random.randint(0, 0xFFF0) & 0xFFFC  # Align to 4 bytes
            addr = base_addr + (slave_id << 16) + offset

            if random.random() < 0.5:  # 50% writes, 50% reads
                data = random.randint(0, 0xFFFFFFFF)
                await apb_write(master_id, addr, data)
                transaction_log.append((master_id, 'W', addr, data))
            else:
                rdata, _ = await apb_read(master_id, addr)
                transaction_log.append((master_id, 'R', addr, rdata))

            # Small random delay between operations
            if random.random() < 0.3:  # 30% chance of delay
                await Timer(random.randint(1, 3) * 10, units="ns")

    # Both masters run chaos simultaneously
    m0_chaos = cocotb.start_soon(random_master_activity(0, 50))
    m1_chaos = cocotb.start_soon(random_master_activity(1, 50))
    await m0_chaos
    await m1_chaos

    log.info(f"  Completed {len(transaction_log)} random transactions")
    log.info("  Test 6: PASS")
    await Timer(100, units="ns")

    # Test 7: Back-to-back transactions with no idle cycles
    log.info("Test 7: Back-to-back transactions (maximum throughput)")

    async def back_to_back_writes(master_id, slave_id, count):
        """Perform back-to-back writes with no idle cycles"""
        base_offset = (slave_id << 16) + 0x02000 + (master_id * 0x0400)
        for i in range(count):
            addr = base_addr + base_offset + (i * 4)
            data = 0xD0000000 | (master_id << 20) | (slave_id << 16) | i
            # No await Timer between transactions - maximum rate
            await apb_write(master_id, addr, data)

    # Master 0 hammers slave 0, Master 1 hammers slave 2 (no contention)
    m0_b2b = cocotb.start_soon(back_to_back_writes(0, 0, 15))
    m1_b2b = cocotb.start_soon(back_to_back_writes(1, 2, 15))
    await m0_b2b
    await m1_b2b

    # Verify
    for master_id in range(2):
        slave_id = 0 if master_id == 0 else 2
        base_offset = (slave_id << 16) + 0x02000 + (master_id * 0x0400)
        for i in range(15):
            addr = base_addr + base_offset + (i * 4)
            expected = 0xD0000000 | (master_id << 20) | (slave_id << 16) | i
            rdata, _ = await apb_read(master_id, addr)
            assert rdata == expected, f"M{master_id} back-to-back test failed at {i}"

    log.info("  Test 7: PASS")
    await Timer(500, units="ns")

    log.info("=" * 80)
    log.info("2-to-4 APB Crossbar Test PASSED")
    log.info(f"Total transactions: {len(transaction_log) + 100 + 80 + 40 + 30}")
    log.info("=" * 80)


@pytest.mark.parametrize("aw,dw,base", [
    (32, 32, 0x10000000),
])
def test_apb_xbar_2to4(request, aw, dw, base):
    """Pytest wrapper for 2-to-4 crossbar test"""

    # Get repository root
    repo_root = os.path.abspath(os.path.join(os.path.dirname(__file__), '../..'))

    # RTL paths
    rtl_dict = {
        'rtl_gaxi':   os.path.join(repo_root, 'rtl', 'amba', 'gaxi'),
        'rtl_apb':    os.path.join(repo_root, 'rtl', 'amba', 'apb'),
        'rtl_integ':  os.path.join(repo_root, 'rtl', 'integ_amba', 'apb_xbar'),
    }

    # RTL sources - new architecture with apb_slave and apb_master modules
    verilog_sources = [
        os.path.join(rtl_dict['rtl_gaxi'], "gaxi_fifo_sync.sv"),
        os.path.join(rtl_dict['rtl_gaxi'], "gaxi_skid_buffer.sv"),
        os.path.join(rtl_dict['rtl_apb'],  "apb_slave.sv"),
        os.path.join(rtl_dict['rtl_apb'],  "apb_master.sv"),
        os.path.join(repo_root, 'rtl', 'common', 'arbiter_priority_encoder.sv'),
        os.path.join(repo_root, 'rtl', 'common', 'arbiter_round_robin.sv'),
        os.path.join(repo_root, 'rtl', 'common', 'encoder.sv'),
        os.path.join(rtl_dict['rtl_apb'],  "xbar", "apb_xbar_2to4.sv"),
        os.path.join(rtl_dict['rtl_integ'], "apb_xbar_2to4_wrap.sv"),
    ]

    # Simulation parameters
    parameters = {
        'ADDR_WIDTH': aw,
        'DATA_WIDTH': dw,
        'BASE_ADDR':  base,
    }

    # Compile arguments
    compile_args = [
        "--trace",
        "--trace-structs",
        "--trace-depth", "99",
        "--no-timing",
    ]

    module = os.path.splitext(os.path.basename(__file__))[0]
    sim_build = os.path.join(repo_root, 'val', 'integ_amba', 'local_sim_build',
                             f'test_apb_xbar_2to4_aw{aw:03d}_dw{dw:03d}_base{base:08X}')

    run(
        verilog_sources=verilog_sources,
        toplevel="apb_xbar_2to4_wrap",
        module=module,
        parameters=parameters,
        simulator="verilator",
        compile_args=compile_args,
        sim_build=sim_build,
        work_dir=sim_build,
    )


if __name__ == "__main__":
    pytest.main([__file__, "-v"])
