#############################
#          GraphBig         #
#############################
PCM Test Beginning:
===================
INFO: Linux perf interface to program uncore PMUs is present
Initializing RMIDs
INFO: Linux perf interface to program uncore PMUs is present
Initializing RMIDs
make[1]: Nothing to be done for 'all'.
Running bfs, output in output.log
Running dfs, output in output.log
Running connectedcomponent, output in output.log
Running dc, output in output.log
Running kcore, output in output.log
Running sssp, output in output.log
Running tc, output in output.log
Running topomorph, output in output.log
Running pagerank, output in output.log
Running graphcoloring, output in output.log
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   729.74 --|
|--            Writes(MB/s):   305.00 --|
|-- Mem Ch  1: Reads (MB/s):   725.66 --|
|--            Writes(MB/s):   301.03 --|
|-- NODE 0 Mem Read (MB/s) :  1455.39 --|
|-- NODE 0 Mem Write(MB/s) :   606.03 --|
|-- NODE 0 P. Write (T/s):      63978 --|
|-- NODE 0 Memory (MB/s):     2061.42 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       1455.39                --|
            |--                System Write Throughput(MB/s):        606.03                --|
            |--               System Memory Throughput(MB/s):       2061.42                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.55   0.01    0.76      35 M     69 M    0.50    0.19    0.01    0.01     3416   335279        0     64
   1    0     0.18   0.96   0.19    1.53     627 M    681 M    0.08    0.19    0.00    0.00     3248   792062        0     65
   2    0     0.00   0.52   0.01    0.83      29 M     44 M    0.34    0.20    0.01    0.01     3304   708979        0     65
   3    0     0.01   0.62   0.01    0.81      32 M     45 M    0.30    0.28    0.01    0.01     3248   800587        0     65
   4    0     0.01   0.69   0.01    0.84      30 M     42 M    0.29    0.31    0.01    0.01     3192   525284        0     64
   5    0     0.00   0.56   0.01    0.83      30 M     44 M    0.32    0.22    0.01    0.01     3304   584825        0     63
   6    0     0.04   0.80   0.04    1.35     269 M    287 M    0.06    0.12    0.01    0.01     3192   832639        0     63
   7    0     0.02   0.34   0.06    1.36     481 M    543 M    0.12    0.05    0.03    0.03     3304   743938        0     64
   8    0     0.11   0.90   0.12    1.50     427 M    465 M    0.08    0.20    0.00    0.00     3304   739571        0     65
   9    0     0.00   0.57   0.01    0.86      27 M     38 M    0.30    0.25    0.01    0.01     3304   759278        0     65
  10    0     0.05   0.63   0.07    1.42     134 M    182 M    0.26    0.20    0.00    0.00     3304   605640        0     64
  11    0     0.18   0.98   0.18    1.54    1238 M   1290 M    0.04    0.12    0.01    0.01     3248   737277        0     64
  12    0     0.13   0.49   0.27    1.53     686 M    890 M    0.23    0.10    0.01    0.01     3304   712306        0     64
  13    0     0.09   0.78   0.11    1.48     423 M    469 M    0.10    0.19    0.01    0.01     3248   851124        0     64
  14    0     0.00   0.46   0.01    0.85      27 M     42 M    0.35    0.14    0.01    0.01     3248   911744        0     64
  15    0     0.05   0.83   0.06    1.51     318 M    337 M    0.06    0.13    0.01    0.01     3304   889151        0     65
  16    0     0.01   0.65   0.01    0.85      28 M     41 M    0.30    0.28    0.01    0.01     3304   785915        0     65
  17    0     0.00   0.55   0.01    0.92      24 M     35 M    0.30    0.18    0.01    0.01     3304   185608        0     65
  18    0     0.00   0.54   0.01    0.93      24 M     34 M    0.30    0.16    0.01    0.01     3304   706087        0     64
  19    0     0.00   0.58   0.01    0.87      28 M     41 M    0.32    0.21    0.01    0.01     3304   571485        0     63
  20    0     0.09   0.83   0.10    1.48     551 M    591 M    0.07    0.14    0.01    0.01     3304   650843        0     63
  21    0     0.10   0.94   0.11    1.52     432 M    474 M    0.09    0.17    0.00    0.01     3304   750766        0     64
  22    0     0.01   0.47   0.02    1.19     115 M    129 M    0.11    0.07    0.01    0.02     3304   730310        0     65
  23    0     0.01   1.11   0.01    0.97      35 M     49 M    0.29    0.54    0.00    0.00     3360   662571        0     65
  24    0     0.14   0.53   0.26    1.55     549 M    675 M    0.19    0.12    0.00    0.01     3304   635367        0     64
  25    0     0.06   0.61   0.10    1.53     448 M    502 M    0.11    0.05    0.01    0.01     3360   589210        0     64
  26    0     0.06   0.50   0.11    1.53     523 M    575 M    0.09    0.08    0.01    0.01     3416   826295        0     64
  27    0     0.04   0.28   0.13    1.52     987 M   1096 M    0.10    0.05    0.03    0.03     3360   800034        0     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.68   0.07    1.45    8571 M   9726 M    0.12    0.13    0.01    0.01    92400   19424175        0     58
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.68   0.07    1.45    8571 M   9726 M    0.12    0.13    0.01    0.01     N/A     N/A     N/A      N/A

 Instructions retired: 1207 G ; Active cycles: 1774 G ; Time (TSC):  867 Gticks ; C0 (active,non-halted) core residency: 5.04 %

 C1 core residency: 7.22 %; C3 core residency: 0.00 %; C6 core residency: 87.74 %; C7 core residency: 0.00 %;
 C0 package residency: 99.92 %; C2 package residency: 0.01 %; C3 package residency: 0.00 %; C6 package residency: 0.08 %; C7 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00001111116666666666666666666666666666666666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 1.36 => corresponds to 34.03 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.49 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    630.86    262.69  100 %     10484.87       0.00          83.75
---------------------------------------------------------------------------------------------------------------
INFO: Linux perf interface to program uncore PMUs is present
Initializing RMIDs
INFO: Linux perf interface to program uncore PMUs is present
Initializing RMIDs
make[1]: Nothing to be done for 'all'.
Running bfs, output in output.log
Running dfs, output in output.log
Running connectedcomponent, output in output.log
Running dc, output in output.log
Running kcore, output in output.log
Running sssp, output in output.log
Running tc, output in output.log
Running topomorph, output in output.log
Running pagerank, output in output.log
Running graphcoloring, output in output.log
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   743.28 --|
|--            Writes(MB/s):   305.54 --|
|-- Mem Ch  1: Reads (MB/s):   739.23 --|
|--            Writes(MB/s):   301.57 --|
|-- NODE 0 Mem Read (MB/s) :  1482.51 --|
|-- NODE 0 Mem Write(MB/s) :   607.11 --|
|-- NODE 0 P. Write (T/s):      64070 --|
|-- NODE 0 Memory (MB/s):     2089.62 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       1482.51                --|
            |--                System Write Throughput(MB/s):        607.11                --|
            |--               System Memory Throughput(MB/s):       2089.62                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.59   0.01    0.80      46 M     79 M    0.42    0.22    0.01    0.01     3696   333338        0     64
   1    0     0.01   0.11   0.07    1.39     514 M    580 M    0.11    0.05    0.07    0.08     3416   721153        0     65
   2    0     0.01   0.55   0.01    0.84      39 M     59 M    0.33    0.21    0.01    0.01     3360   707416        0     64
   3    0     0.00   0.52   0.01    0.89      34 M     49 M    0.30    0.17    0.01    0.01     3360   798719        0     65
   4    0     0.03   1.22   0.03    1.17     266 M    286 M    0.07    0.11    0.01    0.01     3360   523029        0     64
   5    0     0.05   1.00   0.05    1.37     132 M    155 M    0.15    0.26    0.00    0.00     3416   582483        0     63
   6    0     0.01   0.54   0.01    0.85      40 M     59 M    0.31    0.20    0.01    0.01     3416   807786        0     63
   7    0     0.01   0.58   0.01    0.86      39 M     56 M    0.30    0.22    0.01    0.01     3416   713606        0     64
   8    0     0.09   0.92   0.10    1.48     300 M    338 M    0.11    0.22    0.00    0.00     3416   691755        0     64
   9    0     0.24   0.62   0.39    1.55    1279 M   1437 M    0.11    0.13    0.01    0.01     3416   757385        1     63
  10    0     0.15   0.77   0.19    1.52    1106 M   1179 M    0.06    0.12    0.01    0.01     3472   591894        0     62
  11    0     0.05   0.30   0.17    1.49     341 M    515 M    0.34    0.04    0.01    0.01     3472   618244        0     64
  12    0     0.01   0.67   0.01    0.97      35 M     47 M    0.24    0.23    0.01    0.01     3416   658705        0     64
  13    0     0.13   0.78   0.16    1.53     718 M    768 M    0.06    0.15    0.01    0.01     3416   805068        0     65
  14    0     0.00   0.53   0.01    0.93      32 M     46 M    0.30    0.16    0.01    0.01     3416   910264        0     64
  15    0     0.00   0.32   0.01    1.16      56 M     71 M    0.21    0.08    0.02    0.02     3472   856017        0     65
  16    0     0.01   0.59   0.01    0.97      31 M     43 M    0.27    0.20    0.01    0.01     3472   783660        0     64
  17    0     0.00   0.54   0.01    1.00      30 M     40 M    0.26    0.15    0.01    0.01     3472   183943        0     65
  18    0     0.09   1.25   0.08    1.45     432 M    472 M    0.08    0.11    0.01    0.01     3472   704500        0     64
  19    0     0.07   0.84   0.09    1.50     380 M    406 M    0.06    0.16    0.01    0.01     3472   568810        0     63
  20    0     0.00   0.52   0.01    0.98      30 M     42 M    0.28    0.14    0.01    0.01     3472   590619        0     63
  21    0     0.00   0.58   0.01    0.97      31 M     43 M    0.26    0.19    0.01    0.01     3584   698146        0     64
  22    0     0.03   0.63   0.04    1.35     262 M    282 M    0.07    0.10    0.01    0.01     3584   719223        0     64
  23    0     0.05   0.44   0.13    1.52     415 M    483 M    0.14    0.10    0.01    0.01     3696   659716        0     63
  24    0     0.09   0.75   0.12    1.51     598 M    655 M    0.09    0.13    0.01    0.01     3696   571548        0     62
  25    0     0.13   0.66   0.20    1.54     701 M    822 M    0.15    0.12    0.01    0.01     3696   548094        0     64
  26    0     0.01   0.59   0.01    0.95      33 M     44 M    0.26    0.21    0.01    0.01     3696   777619        0     64
  27    0     0.11   0.77   0.14    1.53     825 M    859 M    0.04    0.11    0.01    0.01     3696   717281        0     65
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.67   0.07    1.45    8761 M   9928 M    0.12    0.13    0.01    0.01    97944   18600021        1     58
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.67   0.07    1.45    8761 M   9928 M    0.12    0.13    0.01    0.01     N/A     N/A     N/A      N/A

 Instructions retired: 1217 G ; Active cycles: 1810 G ; Time (TSC):  867 Gticks ; C0 (active,non-halted) core residency: 5.16 %

 C1 core residency: 7.13 %; C3 core residency: 0.00 %; C6 core residency: 87.71 %; C7 core residency: 0.00 %;
 C0 package residency: 99.96 %; C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.04 %; C7 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00001111116666666666666666666666666666666666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 1.34 => corresponds to 33.61 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.51 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    643.06    263.35  100 %     10493.60       0.00          83.94
---------------------------------------------------------------------------------------------------------------
INFO: Linux perf interface to program uncore PMUs is present
Initializing RMIDs
INFO: Linux perf interface to program uncore PMUs is present
Initializing RMIDs
make[1]: Nothing to be done for 'all'.
Running bfs, output in output.log
Running dfs, output in output.log
Running connectedcomponent, output in output.log
Running dc, output in output.log
Running kcore, output in output.log
Running sssp, output in output.log
Running tc, output in output.log
Running topomorph, output in output.log
Running pagerank, output in output.log
Running graphcoloring, output in output.log
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   752.22 --|
|--            Writes(MB/s):   308.82 --|
|-- Mem Ch  1: Reads (MB/s):   748.19 --|
|--            Writes(MB/s):   304.83 --|
|-- NODE 0 Mem Read (MB/s) :  1500.41 --|
|-- NODE 0 Mem Write(MB/s) :   613.65 --|
|-- NODE 0 P. Write (T/s):      64104 --|
|-- NODE 0 Memory (MB/s):     2114.06 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       1500.41                --|
            |--                System Write Throughput(MB/s):        613.65                --|
            |--               System Memory Throughput(MB/s):       2114.06                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.37   0.02    0.91      83 M    121 M    0.31    0.10    0.02    0.02     3136   330616        0     64
   1    0     0.00   0.49   0.01    0.90      35 M     50 M    0.31    0.14    0.01    0.01     2744   680414        1     64
   2    0     0.00   0.48   0.01    0.90      34 M     49 M    0.29    0.15    0.01    0.01     2800   705115        0     63
   3    0     0.09   0.65   0.13    1.49     754 M    832 M    0.09    0.10    0.01    0.01     2800   796825        0     63
   4    0     0.06   0.89   0.07    1.42     202 M    233 M    0.14    0.23    0.00    0.00     2688   496746        0     62
   5    0     0.11   0.84   0.14    1.48     642 M    685 M    0.06    0.15    0.01    0.01     2800   566057        0     62
   6    0     0.01   0.62   0.01    0.86      37 M     52 M    0.28    0.27    0.01    0.01     2744   805410        1     63
   7    0     0.07   0.88   0.08    1.44     304 M    334 M    0.09    0.21    0.00    0.01     2800   711358        0     64
   8    0     0.20   0.89   0.22    1.54    1280 M   1369 M    0.06    0.10    0.01    0.01     2968   657301        0     65
   9    0     0.23   0.70   0.33    1.55     842 M    969 M    0.13    0.16    0.00    0.00     2968   632657        0     65
  10    0     0.00   0.49   0.01    0.92      33 M     47 M    0.30    0.15    0.01    0.01     2744   497880        0     64
  11    0     0.00   0.51   0.01    0.94      32 M     45 M    0.28    0.14    0.01    0.01     2968   598912        0     65
  12    0     0.01   0.46   0.02    1.10     222 M    241 M    0.08    0.10    0.03    0.03     2968   656340        0     65
  13    0     0.03   0.35   0.09    1.46      85 M    176 M    0.51    0.08    0.00    0.01     2800   742030        0     65
  14    0     0.00   0.43   0.01    0.96      53 M     72 M    0.26    0.11    0.01    0.02     2856   908619        0     64
  15    0     0.00   0.53   0.01    1.00      30 M     41 M    0.27    0.15    0.01    0.01     2968   853044        0     64
  16    0     0.00   0.49   0.01    0.88      36 M     55 M    0.34    0.14    0.01    0.01     3024   781562        0     63
  17    0     0.04   0.84   0.05    1.39     179 M    205 M    0.13    0.18    0.01    0.01     3024   182043        0     63
  18    0     0.05   0.61   0.09    1.49     648 M    710 M    0.09    0.06    0.01    0.02     2968   652657        0     62
  19    0     0.01   0.86   0.01    0.99      59 M     73 M    0.18    0.27    0.01    0.01     3024   523280        0     62
  20    0     0.00   0.48   0.01    0.88      39 M     58 M    0.33    0.14    0.01    0.01     3080   588041        0     63
  21    0     0.16   0.89   0.18    1.53     702 M    749 M    0.06    0.17    0.01    0.01     3136   695915        0     64
  22    0     0.05   0.37   0.13    1.51     933 M   1010 M    0.08    0.07    0.02    0.02     3136   690806        0     65
  23    0     0.18   0.63   0.29    1.55    1302 M   1401 M    0.07    0.10    0.01    0.01     3136   620342        0     65
  24    0     0.01   0.68   0.01    0.90      36 M     48 M    0.25    0.28    0.01    0.01     3136   510039        0     64
  25    0     0.00   0.54   0.01    1.04      28 M     37 M    0.25    0.15    0.01    0.01     3136   471772        0     65
  26    0     0.00   0.55   0.01    1.01      28 M     38 M    0.26    0.17    0.01    0.01     3136   775304        0     65
  27    0     0.04   0.34   0.13    1.50     103 M    227 M    0.54    0.05    0.00    0.01     3136   629988        0     65
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.68   0.07    1.44    8776 M   9939 M    0.12    0.12    0.01    0.01    82824   17761073        2     57
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.68   0.07    1.44    8776 M   9939 M    0.12    0.12    0.01    0.01     N/A     N/A     N/A      N/A

 Instructions retired: 1212 G ; Active cycles: 1793 G ; Time (TSC):  857 Gticks ; C0 (active,non-halted) core residency: 5.17 %

 C1 core residency: 7.00 %; C3 core residency: 0.00 %; C6 core residency: 87.82 %; C7 core residency: 0.00 %;
 C0 package residency: 99.96 %; C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.03 %; C7 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00001111116666666666666666666666666666666666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 1.35 => corresponds to 33.79 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    643.35    263.12  100 %     10373.06       0.00          84.11
---------------------------------------------------------------------------------------------------------------
make[1]: Nothing to be done for 'all'.
Running bfs, output in output.log
Running dfs, output in output.log
Running connectedcomponent, output in output.log
Running dc, output in output.log
Running kcore, output in output.log
Running sssp, output in output.log
Running tc, output in output.log
Running topomorph, output in output.log
Running pagerank, output in output.log
Running graphcoloring, output in output.log
==================================================================
   ________                    .__   __________.___  ________ 
  /  _____/___________  ______ |  |__\______   \   |/  _____/ 
 /   \  __\_  __ \__  \ \____ \|  |  \|    |  _/   /   \  ___ 
 \    \_\  \  | \// __ \|  |_> >   Y  \    |   \   \    \_\  \
  \______  /__|  (____  /   __/|___|  /______  /___|\______  /
         \/           \/|__|        \/       \/            \/ 
                                                                 
==================================================================
Benchmark: BFS
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L3
Wrong cache type: L3
Wrong cache type: L3
loading data... 
== 3774768 vertices  16518947 edges
== time: 25.5181 sec

BFS root: 6009541
BFS finish: 
== time: 7.15256e-07 sec
PERF_COUNT_HW_CPU_CYCLES	==>	0
PERF_COUNT_HW_INSTRUCTIONS	==>	0
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	==>	0
PERF_COUNT_HW_BRANCH_MISSES	==>	0
PERF_COUNT_HW_CACHE_L1D_READ_ACCESS	==>	0
PERF_COUNT_HW_CACHE_L1D_READ_MISS	==>	0
PERF_COUNT_HW_CACHE_L1D_WRITE_ACCESS	==>	0
PERF_COUNT_HW_CACHE_L1I_READ_MISS	==>	0
PERF_COUNT_HW_CACHE_L2_READ_ACCESS	==>	0
PERF_COUNT_HW_CACHE_L2_READ_MISS	==>	0
PERF_COUNT_HW_CACHE_L2_WRITE_ACCESS	==>	0
PERF_COUNT_HW_CACHE_L3_READ_ACCESS	==>	0
PERF_COUNT_HW_CACHE_L3_READ_MISS	==>	0
PERF_COUNT_HW_CACHE_L3_WRITE_ACCESS	==>	0
PERF_COUNT_HW_CACHE_MISSES	==>	0
==================================================================
==================================================================
   ________                    .__   __________.___  ________ 
  /  _____/___________  ______ |  |__\______   \   |/  _____/ 
 /   \  __\_  __ \__  \ \____ \|  |  \|    |  _/   /   \  ___ 
 \    \_\  \  | \// __ \|  |_> >   Y  \    |   \   \    \_\  \
  \______  /__|  (____  /   __/|___|  /______  /___|\______  /
         \/           \/|__|        \/       \/            \/ 
                                                                 
==================================================================
Benchmark: DFS
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L3
Wrong cache type: L3
Wrong cache type: L3
loading data... 
== 3774768 vertices  16518947 edges
== time: 23.2309 sec

DFS root: 248533

DFS finish: 
== w-1 g-0 b-0
== time: 0.00600624 sec
PERF_COUNT_HW_CPU_CYCLES	==>	17168
PERF_COUNT_HW_INSTRUCTIONS	==>	7207
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	==>	1627
PERF_COUNT_HW_BRANCH_MISSES	==>	108
PERF_COUNT_HW_CACHE_L1D_READ_ACCESS	==>	2162
PERF_COUNT_HW_CACHE_L1D_READ_MISS	==>	96
PERF_COUNT_HW_CACHE_L1D_WRITE_ACCESS	==>	1950
PERF_COUNT_HW_CACHE_L1I_READ_MISS	==>	199
PERF_COUNT_HW_CACHE_L2_READ_ACCESS	==>	2162
PERF_COUNT_HW_CACHE_L2_READ_MISS	==>	92
PERF_COUNT_HW_CACHE_L2_WRITE_ACCESS	==>	1950
PERF_COUNT_HW_CACHE_L3_READ_ACCESS	==>	2465
PERF_COUNT_HW_CACHE_L3_READ_MISS	==>	68
PERF_COUNT_HW_CACHE_L3_WRITE_ACCESS	==>	1385
PERF_COUNT_HW_CACHE_MISSES	==>	124
==================================================================
==================================================================
   ________                    .__   __________.___  ________ 
  /  _____/___________  ______ |  |__\______   \   |/  _____/ 
 /   \  __\_  __ \__  \ \____ \|  |  \|    |  _/   /   \  ___ 
 \    \_\  \  | \// __ \|  |_> >   Y  \    |   \   \    \_\  \
  \______  /__|  (____  /   __/|___|  /______  /___|\______  /
         \/           \/|__|        \/       \/            \/ 
                                                                 
==================================================================
Benchmark: connected component
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L3
Wrong cache type: L3
Wrong cache type: L3
loading data... 
== 3774768 vertices  16518947 edges
== time: 24.9646 sec

computing connected component...
== total component num: 3769451
== time: 14.3836 sec
PERF_COUNT_HW_CPU_CYCLES	==>	87857578738
PERF_COUNT_HW_INSTRUCTIONS	==>	28408967532
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	==>	6548185960
PERF_COUNT_HW_BRANCH_MISSES	==>	41275115
PERF_COUNT_HW_CACHE_L1D_READ_ACCESS	==>	5837357948
PERF_COUNT_HW_CACHE_L1D_READ_MISS	==>	286855742
PERF_COUNT_HW_CACHE_L1D_WRITE_ACCESS	==>	3085868675
PERF_COUNT_HW_CACHE_L1I_READ_MISS	==>	1571714
PERF_COUNT_HW_CACHE_L2_READ_ACCESS	==>	5828942607
PERF_COUNT_HW_CACHE_L2_READ_MISS	==>	284668646
PERF_COUNT_HW_CACHE_L2_WRITE_ACCESS	==>	3085756096
PERF_COUNT_HW_CACHE_L3_READ_ACCESS	==>	5828943267
PERF_COUNT_HW_CACHE_L3_READ_MISS	==>	284607186
PERF_COUNT_HW_CACHE_L3_WRITE_ACCESS	==>	3085741067
PERF_COUNT_HW_CACHE_MISSES	==>	71763653
==================================================================
==================================================================
   ________                    .__   __________.___  ________ 
  /  _____/___________  ______ |  |__\______   \   |/  _____/ 
 /   \  __\_  __ \__  \ \____ \|  |  \|    |  _/   /   \  ___ 
 \    \_\  \  | \// __ \|  |_> >   Y  \    |   \   \    \_\  \
  \______  /__|  (____  /   __/|___|  /______  /___|\______  /
         \/           \/|__|        \/       \/            \/ 
                                                                 
==================================================================
Benchmark: Degree Centrality
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L3
Wrong cache type: L3
Wrong cache type: L3
loading data... 
== 3774768 vertices  16518947 edges
== time: 24.937 sec

computing DC for all vertices...
DC finish: 
== inDegree[Max-779 Min-0]  outDegree[Max-770 Min-0]
== time: 3.49756 sec
PERF_COUNT_HW_CPU_CYCLES	==>	12059997236
PERF_COUNT_HW_INSTRUCTIONS	==>	438672650
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	==>	104261242
PERF_COUNT_HW_BRANCH_MISSES	==>	2246581
PERF_COUNT_HW_CACHE_L1D_READ_ACCESS	==>	192604443
PERF_COUNT_HW_CACHE_L1D_READ_MISS	==>	116845270
PERF_COUNT_HW_CACHE_L1D_WRITE_ACCESS	==>	21476371
PERF_COUNT_HW_CACHE_L1I_READ_MISS	==>	189542
PERF_COUNT_HW_CACHE_L2_READ_ACCESS	==>	192567246
PERF_COUNT_HW_CACHE_L2_READ_MISS	==>	116854094
PERF_COUNT_HW_CACHE_L2_WRITE_ACCESS	==>	21456676
PERF_COUNT_HW_CACHE_L3_READ_ACCESS	==>	192567906
PERF_COUNT_HW_CACHE_L3_READ_MISS	==>	116880459
PERF_COUNT_HW_CACHE_L3_WRITE_ACCESS	==>	21526166
PERF_COUNT_HW_CACHE_MISSES	==>	73060874
==================================================================
==================================================================
   ________                    .__   __________.___  ________ 
  /  _____/___________  ______ |  |__\______   \   |/  _____/ 
 /   \  __\_  __ \__  \ \____ \|  |  \|    |  _/   /   \  ___ 
 \    \_\  \  | \// __ \|  |_> >   Y  \    |   \   \    \_\  \
  \______  /__|  (____  /   __/|___|  /______  /___|\______  /
         \/           \/|__|        \/       \/            \/ 
                                                                 
==================================================================
Benchmark: kCore decomposition
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L3
Wrong cache type: L3
Wrong cache type: L3
loading data... 
== 3774768 vertices  16518947 edges
== time: 24.0068 sec

computing kCore: k=6
== time: 1.84976 sec
PERF_COUNT_HW_CPU_CYCLES	==>	7489555366
PERF_COUNT_HW_INSTRUCTIONS	==>	610177495
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	==>	156289697
PERF_COUNT_HW_BRANCH_MISSES	==>	4773730
PERF_COUNT_HW_CACHE_L1D_READ_ACCESS	==>	245655513
PERF_COUNT_HW_CACHE_L1D_READ_MISS	==>	91726136
PERF_COUNT_HW_CACHE_L1D_WRITE_ACCESS	==>	8981861
PERF_COUNT_HW_CACHE_L1I_READ_MISS	==>	139327
PERF_COUNT_HW_CACHE_L2_READ_ACCESS	==>	245837998
PERF_COUNT_HW_CACHE_L2_READ_MISS	==>	92905705
PERF_COUNT_HW_CACHE_L2_WRITE_ACCESS	==>	9088801
PERF_COUNT_HW_CACHE_L3_READ_ACCESS	==>	245838658
PERF_COUNT_HW_CACHE_L3_READ_MISS	==>	92418919
PERF_COUNT_HW_CACHE_L3_WRITE_ACCESS	==>	8977285
PERF_COUNT_HW_CACHE_MISSES	==>	115476900
==================================================================
==================================================================
   ________                    .__   __________.___  ________ 
  /  _____/___________  ______ |  |__\______   \   |/  _____/ 
 /   \  __\_  __ \__  \ \____ \|  |  \|    |  _/   /   \  ___ 
 \    \_\  \  | \// __ \|  |_> >   Y  \    |   \   \    \_\  \
  \______  /__|  (____  /   __/|___|  /______  /___|\______  /
         \/           \/|__|        \/       \/            \/ 
                                                                 
==================================================================
Benchmark: sssp shortest path
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L3
Wrong cache type: L3
Wrong cache type: L3
loading data... 
== 3774768 vertices  16518947 edges
== time: 24.5374 sec

Shortest Path: source-248533...
== time: 0.00766999 sec
PERF_COUNT_HW_CPU_CYCLES	==>	94193
PERF_COUNT_HW_INSTRUCTIONS	==>	42446
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	==>	11051
PERF_COUNT_HW_BRANCH_MISSES	==>	245
PERF_COUNT_HW_CACHE_L1D_READ_ACCESS	==>	21835
PERF_COUNT_HW_CACHE_L1D_READ_MISS	==>	178
PERF_COUNT_HW_CACHE_L1D_WRITE_ACCESS	==>	4484
PERF_COUNT_HW_CACHE_L1I_READ_MISS	==>	332
PERF_COUNT_HW_CACHE_L2_READ_ACCESS	==>	25139
PERF_COUNT_HW_CACHE_L2_READ_MISS	==>	193
PERF_COUNT_HW_CACHE_L2_WRITE_ACCESS	==>	4484
PERF_COUNT_HW_CACHE_L3_READ_ACCESS	==>	25799
PERF_COUNT_HW_CACHE_L3_READ_MISS	==>	163
PERF_COUNT_HW_CACHE_L3_WRITE_ACCESS	==>	3294
PERF_COUNT_HW_CACHE_MISSES	==>	106
==================================================================
==================================================================
   ________                    .__   __________.___  ________ 
  /  _____/___________  ______ |  |__\______   \   |/  _____/ 
 /   \  __\_  __ \__  \ \____ \|  |  \|    |  _/   /   \  ___ 
 \    \_\  \  | \// __ \|  |_> >   Y  \    |   \   \    \_\  \
  \______  /__|  (____  /   __/|___|  /______  /___|\______  /
         \/           \/|__|        \/       \/            \/ 
                                                                 
==================================================================
Benchmark: triangle count
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L3
Wrong cache type: L3
Wrong cache type: L3
loading data... 
== 3774768 vertices  16518947 edges
== time: 25.4384 sec

preparing neighbor sets...
preparing workset...

computing triangle count...
== total triangle count: 8
== time: 0.693561 sec
PERF_COUNT_HW_CPU_CYCLES	==>	3520059109
PERF_COUNT_HW_INSTRUCTIONS	==>	285896890
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	==>	73444802
PERF_COUNT_HW_BRANCH_MISSES	==>	2263069
PERF_COUNT_HW_CACHE_L1D_READ_ACCESS	==>	118359993
PERF_COUNT_HW_CACHE_L1D_READ_MISS	==>	45436684
PERF_COUNT_HW_CACHE_L1D_WRITE_ACCESS	==>	7886286
PERF_COUNT_HW_CACHE_L1I_READ_MISS	==>	67652
PERF_COUNT_HW_CACHE_L2_READ_ACCESS	==>	118355227
PERF_COUNT_HW_CACHE_L2_READ_MISS	==>	45554481
PERF_COUNT_HW_CACHE_L2_WRITE_ACCESS	==>	7884985
PERF_COUNT_HW_CACHE_L3_READ_ACCESS	==>	118355887
PERF_COUNT_HW_CACHE_L3_READ_MISS	==>	44443614
PERF_COUNT_HW_CACHE_L3_WRITE_ACCESS	==>	7910835
PERF_COUNT_HW_CACHE_MISSES	==>	97954987
==================================================================
==================================================================
   ________                    .__   __________.___  ________ 
  /  _____/___________  ______ |  |__\______   \   |/  _____/ 
 /   \  __\_  __ \__  \ \____ \|  |  \|    |  _/   /   \  ___ 
 \    \_\  \  | \// __ \|  |_> >   Y  \    |   \   \    \_\  \
  \______  /__|  (____  /   __/|___|  /______  /___|\______  /
         \/           \/|__|        \/       \/            \/ 
                                                                 
==================================================================
Benchmark: Moralization
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L3
Wrong cache type: L3
Wrong cache type: L3
loading data... 
== 3774768 vertices  738 edges
== time: 11.7982 sec

Moralization finish: 
== time: 1.58106 sec
PERF_COUNT_HW_CPU_CYCLES	==>	6166254903
PERF_COUNT_HW_INSTRUCTIONS	==>	8620261394
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	==>	1866572004
PERF_COUNT_HW_BRANCH_MISSES	==>	364729
PERF_COUNT_HW_CACHE_L1D_READ_ACCESS	==>	1797767550
PERF_COUNT_HW_CACHE_L1D_READ_MISS	==>	83462672
PERF_COUNT_HW_CACHE_L1D_WRITE_ACCESS	==>	1343619112
PERF_COUNT_HW_CACHE_L1I_READ_MISS	==>	105388
PERF_COUNT_HW_CACHE_L2_READ_ACCESS	==>	1573985740
PERF_COUNT_HW_CACHE_L2_READ_MISS	==>	53204170
PERF_COUNT_HW_CACHE_L2_WRITE_ACCESS	==>	1218231079
PERF_COUNT_HW_CACHE_L3_READ_ACCESS	==>	1573986054
PERF_COUNT_HW_CACHE_L3_READ_MISS	==>	51974030
PERF_COUNT_HW_CACHE_L3_WRITE_ACCESS	==>	1215841683
PERF_COUNT_HW_CACHE_MISSES	==>	50932556
==================================================================
==================================================================
   ________                    .__   __________.___  ________ 
  /  _____/___________  ______ |  |__\______   \   |/  _____/ 
 /   \  __\_  __ \__  \ \____ \|  |  \|    |  _/   /   \  ___ 
 \    \_\  \  | \// __ \|  |_> >   Y  \    |   \   \    \_\  \
  \______  /__|  (____  /   __/|___|  /______  /___|\______  /
         \/           \/|__|        \/       \/            \/ 
                                                                 
==================================================================
Benchmark: Degree Centrality
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L3
Wrong cache type: L3
Wrong cache type: L3
loading data... 
== 3774768 vertices  16518947 edges
== time: 24.41 sec
threadnum: 2
damping factor: 0.85
quadratic error: 0.001

computing Page Rank ...
Page Rank finish 
== iteration #: 0
== time: 3.99652 sec
PERF_COUNT_HW_CPU_CYCLES	==>	14069696413
PERF_COUNT_HW_INSTRUCTIONS	==>	742871275
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	==>	152595229
PERF_COUNT_HW_BRANCH_MISSES	==>	2245343
PERF_COUNT_HW_CACHE_L1D_READ_ACCESS	==>	255627253
PERF_COUNT_HW_CACHE_L1D_READ_MISS	==>	135177316
PERF_COUNT_HW_CACHE_L1D_WRITE_ACCESS	==>	29222035
PERF_COUNT_HW_CACHE_L1I_READ_MISS	==>	222444
PERF_COUNT_HW_CACHE_L2_READ_ACCESS	==>	255620593
PERF_COUNT_HW_CACHE_L2_READ_MISS	==>	135999383
PERF_COUNT_HW_CACHE_L2_WRITE_ACCESS	==>	29220020
PERF_COUNT_HW_CACHE_L3_READ_ACCESS	==>	255621253
PERF_COUNT_HW_CACHE_L3_READ_MISS	==>	135385821
PERF_COUNT_HW_CACHE_L3_WRITE_ACCESS	==>	29213528
PERF_COUNT_HW_CACHE_MISSES	==>	126759817
==================================================================
==================================================================
   ________                    .__   __________.___  ________ 
  /  _____/___________  ______ |  |__\______   \   |/  _____/ 
 /   \  __\_  __ \__  \ \____ \|  |  \|    |  _/   /   \  ___ 
 \    \_\  \  | \// __ \|  |_> >   Y  \    |   \   \    \_\  \
  \______  /__|  (____  /   __/|___|  /______  /___|\______  /
         \/           \/|__|        \/       \/            \/ 
                                                                 
==================================================================
Benchmark: kCore decomposition
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L2
Wrong cache type: L3
Wrong cache type: L3
Wrong cache type: L3
loading data... 
== 3774768 vertices  16518947 edges
== time: 24.9711 sec

computing graph color...
== time: 2.60166 sec
PERF_COUNT_HW_CPU_CYCLES	==>	15393656086
PERF_COUNT_HW_INSTRUCTIONS	==>	994813573
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	==>	250594527
PERF_COUNT_HW_BRANCH_MISSES	==>	12636308
PERF_COUNT_HW_CACHE_L1D_READ_ACCESS	==>	371183577
PERF_COUNT_HW_CACHE_L1D_READ_MISS	==>	311215137
PERF_COUNT_HW_CACHE_L1D_WRITE_ACCESS	==>	20062136
PERF_COUNT_HW_CACHE_L1I_READ_MISS	==>	294831
PERF_COUNT_HW_CACHE_L2_READ_ACCESS	==>	371284195
PERF_COUNT_HW_CACHE_L2_READ_MISS	==>	309387624
PERF_COUNT_HW_CACHE_L2_WRITE_ACCESS	==>	19940214
PERF_COUNT_HW_CACHE_L3_READ_ACCESS	==>	371284855
PERF_COUNT_HW_CACHE_L3_READ_MISS	==>	307951294
PERF_COUNT_HW_CACHE_L3_WRITE_ACCESS	==>	19984519
PERF_COUNT_HW_CACHE_MISSES	==>	193830917
==================================================================
