---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 2
      num_constraints: 2
      at: 401937c524c61a28b4fab76d7a1f85bb628850012af62362a0922610372faf92
      bt: cdf9a9cee4f2edf55111a95ae60bde9801080f6bde638a5c79273a39a2f9f7f5
      ct: 643d5437104296e21d906ecb15b2c96ad278f20cfc4af53b12bb6069bd853726
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, (1)"
      - "  call &v4, f1, v3"
      - "  tget &v5, v4, 0"
      - "  store &v3, v5"
      - "  tget &v4, v4, 1"
      - "  tget &v6, v3, 0"
      - "  eq &v7, v6, 10"
      - "  eq &v8, v7, v2"
      - "  retn v8"
      - "decl f1: <9>"
      - "  tget &v10, v9, 0"
      - "  tset &v9, 0, 10"
      - "  store &v9, v9"
      - "  retn (v9, ())"
      - "decl f2: <11>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f3: <12>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f4: <13>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f5: <14>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f6: <15>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f7: <16>"
      - "  retn false"
      - "decl f8: <17>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f9: <18>"
      - "  retn false"
      - "decl f10: <19>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f11: <20>"
      - "  retn 'a'"
      - "decl f12: <21>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f13: <22>"
      - "  retn 'a'"
      - "decl f14: <23>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f15: <24>"
      - "  retn []"
      - "decl f16: <25>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f17: <26>"
      - "  retn []"
      - "decl f18: <27>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f19: <28>"
      - "  retn []group"
      - "decl f20: <29>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f21: <30>"
      - "  retn []group"
      - "decl f22: <31>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f23: <32>"
      - "  retn 0"
      - "decl f24: <33>"
      - "  retn [0]"
      - "decl f25: <34>"
      - "  retn 0"
      - "decl f26: <35>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f27: <36>"
      - "  retn 0"
      - "decl f28: <37>"
      - "  retn [0, 0]"
      - "decl f29: <38>"
      - "  retn 0"
      - "decl f30: <39>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f31: <40>"
      - "  retn 0"
      - "decl f32: <41>"
      - "  retn [0, 0, 0, 0]"
      - "decl f33: <42>"
      - "  retn 0"
      - "decl f34: <43>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f35: <44>"
      - "  retn 0"
      - "decl f36: <45>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f37: <46>"
      - "  retn 0"
      - "decl f38: <47>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f39: <48>"
      - "  retn 0"
      - "decl f40: <49>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f41: <50>"
      - "  retn 0"
      - "decl f42: <51>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f43: <52>"
      - "  retn 0"
      - "decl f44: <53>"
      - "  retn [0]"
      - "decl f45: <54>"
      - "  retn 0"
      - "decl f46: <55>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f47: <56>"
      - "  retn 0"
      - "decl f48: <57>"
      - "  retn [0, 0]"
      - "decl f49: <58>"
      - "  retn 0"
      - "decl f50: <59>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f51: <60>"
      - "  retn 0"
      - "decl f52: <61>"
      - "  retn [0, 0, 0, 0]"
      - "decl f53: <62>"
      - "  retn 0"
      - "decl f54: <63>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f55: <64>"
      - "  retn 0"
      - "decl f56: <65>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f57: <66>"
      - "  retn 0"
      - "decl f58: <67>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f59: <68>"
      - "  retn 0"
      - "decl f60: <69>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f61: <70>"
      - "  retn 0"
      - ""
    output:
      - input_file: input/dummy.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: 499201378b7a24da06515585d8b13dc140e9581129c33c699359b8805f5936c3
    imports_resolved_ast: 9ce777faf7f30a9c0a4d8fa2e0fed5a4794a6a61db3cd138f529a63ad646f20d
    canonicalized_ast: 8c8a6d7041286aa53bc219de26cb12d76e3401ec6b6ce74e6eac0105bc658119
    type_inferenced_ast: 093cf11ae5d8ec07dc3aa88a2e3119713f8c0ec3ac1c421c33a8d30cc0297d63
