--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\application\Xilinx\Xilinx_ISE\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf
-ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk11
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.532(R)|      SLOW  |    0.927(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<1> |    1.806(R)|      SLOW  |    1.393(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<2> |    0.885(R)|      SLOW  |    1.803(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<3> |    2.707(R)|      SLOW  |    0.817(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<4> |    3.225(R)|      SLOW  |    1.010(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<5> |    1.517(R)|      SLOW  |    2.308(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<6> |    1.925(R)|      SLOW  |    1.728(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<7> |    2.043(R)|      SLOW  |    3.349(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<8> |    1.537(R)|      SLOW  |    1.427(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<9> |    1.694(R)|      SLOW  |    0.977(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<10>|    2.616(R)|      SLOW  |    1.263(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<11>|    3.996(R)|      SLOW  |   -0.828(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<12>|    1.806(R)|      SLOW  |    1.880(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<13>|    1.888(R)|      SLOW  |    2.116(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<14>|    2.079(R)|      SLOW  |    1.981(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<15>|    0.746(R)|      FAST  |    2.839(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<0>  |    0.973(R)|      FAST  |    3.715(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<1>  |   -0.151(R)|      FAST  |    3.896(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<2>  |   -0.038(R)|      FAST  |    4.411(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<3>  |    0.363(R)|      FAST  |    4.836(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<4>  |    0.529(R)|      FAST  |    4.555(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<5>  |    0.476(R)|      FAST  |    4.761(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<6>  |    1.708(R)|      SLOW  |    3.344(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<7>  |    0.580(R)|      FAST  |    4.510(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<8>  |    0.209(R)|      FAST  |    2.667(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<9>  |    0.022(R)|      FAST  |    2.233(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<10> |    0.265(R)|      FAST  |    1.953(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<11> |   -0.041(R)|      FAST  |    2.086(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<12> |   -0.134(R)|      FAST  |    2.118(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<13> |    0.138(R)|      FAST  |    2.061(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<14> |    0.280(R)|      FAST  |    2.272(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<15> |    0.303(R)|      FAST  |    2.472(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<16> |   -0.021(R)|      FAST  |    3.537(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<17> |   -0.115(R)|      FAST  |    3.023(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<18> |   -0.660(R)|      FAST  |    2.847(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<19> |   -0.734(R)|      FAST  |    3.554(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<20> |   -1.652(R)|      FAST  |    4.257(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<21> |   -1.557(R)|      FAST  |    4.331(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<22> |   -1.158(R)|      FAST  |    3.448(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<23> |   -1.195(R)|      FAST  |    4.239(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<24> |    0.914(R)|      FAST  |    2.197(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<25> |    0.814(R)|      FAST  |    2.457(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<26> |    0.542(R)|      FAST  |    2.501(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<27> |    0.485(R)|      FAST  |    2.860(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<28> |    0.903(R)|      SLOW  |    2.825(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<29> |    1.106(R)|      SLOW  |    2.519(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<30> |    0.706(R)|      FAST  |    1.411(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<31> |    0.785(R)|      FAST  |    2.814(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<0>  |   -0.448(R)|      FAST  |    2.576(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<1>  |   -0.109(R)|      FAST  |    2.344(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<2>  |   -0.260(R)|      FAST  |    2.117(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<3>  |   -0.220(R)|      FAST  |    2.093(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<4>  |    0.219(R)|      FAST  |    1.681(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<5>  |   -0.200(R)|      FAST  |    2.066(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<6>  |   -0.160(R)|      FAST  |    2.008(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<7>  |   -0.283(R)|      FAST  |    2.172(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<8>  |   -0.813(R)|      FAST  |    2.987(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<9>  |   -0.868(R)|      FAST  |    3.392(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<10> |   -0.342(R)|      FAST  |    2.569(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<11> |   -0.102(R)|      FAST  |    2.805(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<12> |   -0.413(R)|      FAST  |    3.386(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<13> |   -0.152(R)|      FAST  |    2.354(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<14> |   -0.889(R)|      FAST  |    2.914(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<15> |   -0.813(R)|      FAST  |    3.502(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<16> |   -0.019(R)|      FAST  |    3.963(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<17> |   -0.161(R)|      FAST  |    4.240(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<18> |   -1.545(R)|      FAST  |    3.980(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<19> |   -1.528(R)|      FAST  |    3.993(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<20> |   -1.165(R)|      FAST  |    3.426(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<21> |   -1.774(R)|      FAST  |    4.265(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<22> |   -0.956(R)|      FAST  |    3.383(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<23> |   -1.410(R)|      FAST  |    3.674(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<24> |    0.424(R)|      FAST  |    1.265(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<25> |    0.569(R)|      FAST  |    0.972(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<26> |    0.560(R)|      FAST  |    2.740(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<27> |    0.798(R)|      FAST  |    2.384(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<28> |   -1.067(R)|      FAST  |    3.379(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<29> |   -0.959(R)|      FAST  |    3.062(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<30> |   -0.564(R)|      FAST  |    2.598(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<31> |   -0.985(R)|      FAST  |    3.179(R)|      SLOW  |clk_com_BUFG      |   0.000|
data_ready   |   -1.053(R)|      FAST  |    3.715(R)|      SLOW  |clk_com_BUFG      |   0.000|
tbre         |   -0.048(R)|      FAST  |    1.695(R)|      SLOW  |clk_com_BUFG      |   0.000|
tsre         |    2.698(R)|      SLOW  |    3.215(R)|      SLOW  |clk_com_BUFG      |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_step
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.679(R)|      SLOW  |    0.762(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<1> |    1.953(R)|      SLOW  |    1.228(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<2> |    1.032(R)|      SLOW  |    1.638(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<3> |    2.854(R)|      SLOW  |    0.652(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<4> |    3.372(R)|      SLOW  |    0.845(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<5> |    1.664(R)|      SLOW  |    2.143(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<6> |    2.072(R)|      SLOW  |    1.563(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<7> |    2.190(R)|      SLOW  |    3.184(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<8> |    1.684(R)|      SLOW  |    1.262(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<9> |    1.841(R)|      SLOW  |    0.812(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<10>|    2.763(R)|      SLOW  |    1.098(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<11>|    4.143(R)|      SLOW  |   -0.791(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<12>|    1.953(R)|      SLOW  |    1.715(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<13>|    2.035(R)|      SLOW  |    1.951(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<14>|    2.226(R)|      SLOW  |    1.816(R)|      SLOW  |clk_com_BUFG      |   0.000|
FlashData<15>|    0.763(R)|      SLOW  |    2.674(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<0>  |    0.927(R)|      FAST  |    3.550(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<1>  |   -0.197(R)|      FAST  |    3.731(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<2>  |   -0.084(R)|      FAST  |    4.246(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<3>  |    0.317(R)|      FAST  |    4.671(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<4>  |    0.483(R)|      FAST  |    4.390(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<5>  |    0.430(R)|      FAST  |    4.596(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<6>  |    1.855(R)|      SLOW  |    3.179(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<7>  |    0.627(R)|      SLOW  |    4.345(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<8>  |    0.163(R)|      FAST  |    2.502(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<9>  |   -0.024(R)|      FAST  |    2.068(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<10> |    0.219(R)|      FAST  |    1.788(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<11> |   -0.087(R)|      FAST  |    1.921(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<12> |   -0.180(R)|      FAST  |    1.953(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<13> |    0.092(R)|      FAST  |    1.896(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<14> |    0.234(R)|      FAST  |    2.107(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<15> |    0.257(R)|      FAST  |    2.307(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<16> |   -0.067(R)|      FAST  |    3.372(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<17> |   -0.161(R)|      FAST  |    2.858(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<18> |   -0.706(R)|      FAST  |    2.682(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<19> |   -0.780(R)|      FAST  |    3.389(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<20> |   -1.698(R)|      FAST  |    4.092(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<21> |   -1.603(R)|      FAST  |    4.166(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<22> |   -1.204(R)|      FAST  |    3.283(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<23> |   -1.241(R)|      FAST  |    4.074(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<24> |    1.035(R)|      SLOW  |    2.032(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<25> |    0.891(R)|      SLOW  |    2.292(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<26> |    0.536(R)|      SLOW  |    2.336(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<27> |    0.439(R)|      FAST  |    2.695(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<28> |    1.050(R)|      SLOW  |    2.660(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<29> |    1.253(R)|      SLOW  |    2.354(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<30> |    0.818(R)|      SLOW  |    1.246(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram1Data<31> |    0.891(R)|      SLOW  |    2.649(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<0>  |   -0.494(R)|      FAST  |    2.411(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<1>  |   -0.155(R)|      FAST  |    2.179(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<2>  |   -0.306(R)|      FAST  |    1.952(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<3>  |   -0.266(R)|      FAST  |    1.928(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<4>  |    0.173(R)|      FAST  |    1.516(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<5>  |   -0.246(R)|      FAST  |    1.901(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<6>  |   -0.206(R)|      FAST  |    1.843(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<7>  |   -0.329(R)|      FAST  |    2.007(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<8>  |   -0.859(R)|      FAST  |    2.822(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<9>  |   -0.914(R)|      FAST  |    3.227(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<10> |   -0.388(R)|      FAST  |    2.404(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<11> |   -0.148(R)|      FAST  |    2.640(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<12> |   -0.459(R)|      FAST  |    3.221(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<13> |   -0.198(R)|      FAST  |    2.189(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<14> |   -0.935(R)|      FAST  |    2.749(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<15> |   -0.859(R)|      FAST  |    3.337(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<16> |   -0.065(R)|      FAST  |    3.798(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<17> |   -0.207(R)|      FAST  |    4.075(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<18> |   -1.591(R)|      FAST  |    3.815(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<19> |   -1.574(R)|      FAST  |    3.828(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<20> |   -1.211(R)|      FAST  |    3.261(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<21> |   -1.820(R)|      FAST  |    4.100(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<22> |   -1.002(R)|      FAST  |    3.218(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<23> |   -1.456(R)|      FAST  |    3.509(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<24> |    0.378(R)|      FAST  |    1.100(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<25> |    0.541(R)|      SLOW  |    0.807(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<26> |    0.580(R)|      SLOW  |    2.575(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<27> |    0.943(R)|      SLOW  |    2.219(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<28> |   -1.113(R)|      FAST  |    3.214(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<29> |   -1.005(R)|      FAST  |    2.897(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<30> |   -0.610(R)|      FAST  |    2.433(R)|      SLOW  |clk_com_BUFG      |   0.000|
Ram2Data<31> |   -1.031(R)|      FAST  |    3.014(R)|      SLOW  |clk_com_BUFG      |   0.000|
data_ready   |   -1.099(R)|      FAST  |    3.550(R)|      SLOW  |clk_com_BUFG      |   0.000|
tbre         |   -0.094(R)|      FAST  |    1.530(R)|      SLOW  |clk_com_BUFG      |   0.000|
tsre         |    2.845(R)|      SLOW  |    3.050(R)|      SLOW  |clk_com_BUFG      |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<0>       |    5.125(R)|      SLOW  |   -3.235(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
SW<1>       |    2.775(R)|      SLOW  |   -1.832(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
SW<2>       |    2.510(R)|      SLOW  |   -1.583(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
SW<3>       |    3.189(R)|      SLOW  |   -2.022(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
SW<4>       |    1.245(R)|      SLOW  |   -0.626(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<5>       |    1.345(R)|      SLOW  |   -0.719(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<6>       |    0.964(R)|      FAST  |   -0.307(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<7>       |   -0.451(R)|      FAST  |    1.908(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<8>       |    1.041(R)|      FAST  |   -0.417(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<9>       |    3.327(R)|      SLOW  |   -2.054(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
SW<10>      |    3.194(R)|      SLOW  |   -1.963(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
SW<11>      |   -0.473(R)|      FAST  |    1.962(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<12>      |   -0.480(R)|      FAST  |    1.969(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<13>      |   -0.449(R)|      FAST  |    1.906(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<14>      |   -0.452(R)|      FAST  |    1.909(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<15>      |   -0.486(R)|      FAST  |    1.975(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<16>      |   -0.455(R)|      FAST  |    1.912(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<17>      |   -0.447(R)|      FAST  |    1.904(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<18>      |   -0.455(R)|      FAST  |    1.912(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<19>      |   -0.486(R)|      FAST  |    1.975(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<20>      |   -0.482(R)|      FAST  |    1.971(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<21>      |   -0.447(R)|      FAST  |    1.904(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<22>      |   -0.478(R)|      FAST  |    1.967(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<23>      |   -0.447(R)|      FAST  |    1.904(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<24>      |   -0.442(R)|      FAST  |    1.899(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<25>      |   -0.442(R)|      FAST  |    1.899(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<26>      |   -0.473(R)|      FAST  |    1.962(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<27>      |   -0.478(R)|      FAST  |    1.967(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<28>      |   -0.482(R)|      FAST  |    1.971(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<29>      |   -0.442(R)|      FAST  |    1.899(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<30>      |   -0.447(R)|      FAST  |    1.904(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
SW<31>      |   -0.478(R)|      FAST  |    1.967(R)|      SLOW  |rst_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk11 to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP0<0>      |        18.578(R)|      SLOW  |        10.496(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP0<1>      |        18.440(R)|      SLOW  |        10.408(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP0<2>      |        17.645(R)|      SLOW  |        10.207(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP0<3>      |        18.759(R)|      SLOW  |        10.464(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP0<4>      |        18.392(R)|      SLOW  |        10.316(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP0<5>      |        18.554(R)|      SLOW  |        10.304(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP0<6>      |        17.894(R)|      SLOW  |        10.095(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<0>      |        22.712(R)|      SLOW  |        11.513(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<1>      |        22.873(R)|      SLOW  |        11.524(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<2>      |        22.936(R)|      SLOW  |        11.594(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<3>      |        22.865(R)|      SLOW  |        11.560(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<4>      |        22.770(R)|      SLOW  |        11.592(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<5>      |        22.637(R)|      SLOW  |        11.501(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<6>      |        21.644(R)|      SLOW  |        10.859(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<1> |        16.479(R)|      SLOW  |         9.438(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<2> |        16.646(R)|      SLOW  |         9.567(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<3> |        16.567(R)|      SLOW  |         9.521(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<4> |        16.567(R)|      SLOW  |         9.515(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<5> |        16.501(R)|      SLOW  |         9.502(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<6> |        16.384(R)|      SLOW  |         9.435(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<7> |        16.099(R)|      SLOW  |         9.218(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<8> |        16.099(R)|      SLOW  |         9.218(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<9> |        17.002(R)|      SLOW  |         9.778(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<10>|        17.182(R)|      SLOW  |         9.907(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<11>|        17.192(R)|      SLOW  |         9.882(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<12>|        17.370(R)|      SLOW  |         9.989(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<13>|        17.910(R)|      SLOW  |        10.347(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<14>|        17.757(R)|      SLOW  |        10.266(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<15>|        18.194(R)|      SLOW  |        10.472(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<16>|        17.853(R)|      SLOW  |        10.284(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<17>|        17.308(R)|      SLOW  |         9.938(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<18>|        17.290(R)|      SLOW  |         9.967(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<19>|        17.564(R)|      SLOW  |        10.102(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<20>|        17.128(R)|      SLOW  |         9.824(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<21>|        15.928(R)|      SLOW  |         9.156(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<22>|        17.056(R)|      SLOW  |         9.821(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<0> |        16.754(R)|      SLOW  |         9.242(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<1> |        16.468(R)|      SLOW  |         8.889(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<2> |        15.757(R)|      SLOW  |         7.744(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<3> |        16.661(R)|      SLOW  |         9.122(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<4> |        17.578(R)|      SLOW  |         9.794(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<5> |        15.583(R)|      SLOW  |         8.695(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<6> |        15.778(R)|      SLOW  |         8.469(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<7> |        15.589(R)|      SLOW  |         8.223(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<8> |        15.869(R)|      SLOW  |         7.996(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<9> |        16.492(R)|      SLOW  |         8.889(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<10>|        16.512(R)|      SLOW  |         9.294(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<11>|        18.206(R)|      SLOW  |        10.229(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<12>|        15.760(R)|      SLOW  |         8.798(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<13>|        15.747(R)|      SLOW  |         8.696(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<14>|        15.427(R)|      SLOW  |         8.227(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<15>|        15.466(R)|      SLOW  |         8.147(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashOE      |        14.115(R)|      SLOW  |         8.027(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashWE      |        13.651(R)|      SLOW  |         7.757(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<0>       |        38.969(R)|      SLOW  |        10.805(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<1>       |        40.660(R)|      SLOW  |        11.130(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<2>       |        38.711(R)|      SLOW  |        10.756(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<3>       |        37.856(R)|      SLOW  |        11.874(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<4>       |        37.661(R)|      SLOW  |        12.046(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<5>       |        34.953(R)|      SLOW  |        11.011(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<6>       |        36.798(R)|      SLOW  |        11.510(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<7>       |        35.599(R)|      SLOW  |        10.984(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<8>       |        37.814(R)|      SLOW  |        12.073(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<9>       |        39.325(R)|      SLOW  |        12.731(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<10>      |        37.250(R)|      SLOW  |        11.646(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<11>      |        36.351(R)|      SLOW  |        10.894(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<12>      |        37.996(R)|      SLOW  |        11.665(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<13>      |        37.108(R)|      SLOW  |        11.873(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<14>      |        37.927(R)|      SLOW  |        11.828(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<15>      |        39.905(R)|      SLOW  |        11.951(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<0>  |        12.410(R)|      SLOW  |         6.933(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<1>  |        12.183(R)|      SLOW  |         6.811(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<2>  |        12.306(R)|      SLOW  |         6.893(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<3>  |        12.001(R)|      SLOW  |         6.707(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<4>  |        14.574(R)|      SLOW  |         8.379(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<5>  |        17.169(R)|      SLOW  |         9.850(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<6>  |        17.204(R)|      SLOW  |         9.908(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<7>  |        17.060(R)|      SLOW  |         9.823(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<8>  |        13.267(R)|      SLOW  |         7.444(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<9>  |        13.856(R)|      SLOW  |         7.868(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<10> |        13.928(R)|      SLOW  |         7.939(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<11> |        19.797(R)|      SLOW  |        11.684(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<12> |        19.645(R)|      SLOW  |        11.589(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<13> |        17.872(R)|      SLOW  |        10.531(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<14> |        19.325(R)|      SLOW  |        11.334(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<15> |        16.329(R)|      SLOW  |         9.534(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<16> |        16.584(R)|      SLOW  |         9.679(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<17> |        14.874(R)|      SLOW  |         8.653(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<18> |        14.537(R)|      SLOW  |         8.210(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<19> |        13.245(R)|      SLOW  |         7.446(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<0>  |        17.069(R)|      SLOW  |         8.533(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<1>  |        19.084(R)|      SLOW  |         8.906(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<2>  |        18.357(R)|      SLOW  |         8.960(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<3>  |        18.719(R)|      SLOW  |         8.880(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<4>  |        19.445(R)|      SLOW  |         9.397(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<5>  |        18.003(R)|      SLOW  |         8.390(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<6>  |        18.439(R)|      SLOW  |         8.767(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<7>  |        19.161(R)|      SLOW  |         9.288(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<8>  |        22.539(R)|      SLOW  |         9.132(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<9>  |        22.010(R)|      SLOW  |         8.940(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<10> |        22.248(R)|      SLOW  |         8.971(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<11> |        21.191(R)|      SLOW  |         8.687(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<12> |        21.191(R)|      SLOW  |         8.680(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<13> |        23.578(R)|      SLOW  |         9.338(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<14> |        23.578(R)|      SLOW  |         9.228(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<15> |        23.343(R)|      SLOW  |         9.198(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<16> |        18.697(R)|      SLOW  |         8.341(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<17> |        18.697(R)|      SLOW  |         9.059(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<18> |        17.463(R)|      SLOW  |         8.311(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<19> |        17.463(R)|      SLOW  |         8.568(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<20> |        17.939(R)|      SLOW  |         8.167(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<21> |        17.939(R)|      SLOW  |         8.152(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<22> |        19.084(R)|      SLOW  |         8.350(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<23> |        18.357(R)|      SLOW  |         8.153(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<24> |        23.253(R)|      SLOW  |         9.212(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<25> |        23.253(R)|      SLOW  |         9.471(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<26> |        22.248(R)|      SLOW  |         8.991(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<27> |        22.227(R)|      SLOW  |         9.119(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<28> |        22.229(R)|      SLOW  |         8.995(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<29> |        21.711(R)|      SLOW  |         9.193(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<30> |        21.928(R)|      SLOW  |         9.184(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<31> |        21.928(R)|      SLOW  |         9.087(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1EN       |        14.100(R)|      SLOW  |         8.103(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1OE       |        16.795(R)|      SLOW  |         9.654(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1WE       |        14.054(R)|      SLOW  |         8.062(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<0>  |        17.631(R)|      SLOW  |        10.226(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<1>  |        14.694(R)|      SLOW  |         8.426(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<2>  |        17.904(R)|      SLOW  |        10.430(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<3>  |        15.982(R)|      SLOW  |         9.277(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<4>  |        15.979(R)|      SLOW  |         9.234(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<5>  |        15.529(R)|      SLOW  |         8.827(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<6>  |        15.512(R)|      SLOW  |         8.838(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<7>  |        16.276(R)|      SLOW  |         9.314(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<8>  |        16.326(R)|      SLOW  |         9.349(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<9>  |        16.558(R)|      SLOW  |         9.530(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<10> |        16.414(R)|      SLOW  |         9.445(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<11> |        16.216(R)|      SLOW  |         9.272(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<12> |        15.987(R)|      SLOW  |         9.172(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<13> |        16.585(R)|      SLOW  |         9.502(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<14> |        16.454(R)|      SLOW  |         9.423(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<15> |        15.051(R)|      SLOW  |         8.573(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<16> |        13.597(R)|      SLOW  |         7.730(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<17> |        15.295(R)|      SLOW  |         8.795(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<18> |        15.416(R)|      SLOW  |         8.821(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<19> |        15.727(R)|      SLOW  |         9.016(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<0>  |        17.983(R)|      SLOW  |         8.925(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<1>  |        17.991(R)|      SLOW  |         8.753(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<2>  |        18.224(R)|      SLOW  |         9.399(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<3>  |        18.210(R)|      SLOW  |         8.997(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<4>  |        18.243(R)|      SLOW  |         9.255(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<5>  |        17.938(R)|      SLOW  |         9.304(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<6>  |        18.029(R)|      SLOW  |         9.265(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<7>  |        17.576(R)|      SLOW  |         9.237(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<8>  |        16.547(R)|      SLOW  |         8.774(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<9>  |        16.548(R)|      SLOW  |         8.495(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<10> |        15.252(R)|      SLOW  |         8.633(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<11> |        15.224(R)|      SLOW  |         8.499(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<12> |        15.868(R)|      SLOW  |         8.296(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<13> |        15.175(R)|      SLOW  |         8.584(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<14> |        15.838(R)|      SLOW  |         8.681(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<15> |        16.264(R)|      SLOW  |         8.028(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<16> |        17.088(R)|      SLOW  |         8.799(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<17> |        17.088(R)|      SLOW  |         8.745(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<18> |        16.344(R)|      SLOW  |         7.998(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<19> |        16.706(R)|      SLOW  |         8.206(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<20> |        16.706(R)|      SLOW  |         8.131(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<21> |        15.962(R)|      SLOW  |         7.926(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<22> |        17.420(R)|      SLOW  |         8.029(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<23> |        17.420(R)|      SLOW  |         7.976(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<24> |        17.554(R)|      SLOW  |         9.680(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<25> |        17.142(R)|      SLOW  |         9.782(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<26> |        15.479(R)|      SLOW  |         8.511(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<27> |        15.847(R)|      SLOW  |         8.559(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<28> |        16.325(R)|      SLOW  |         8.464(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<29> |        16.028(R)|      SLOW  |         8.378(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<30> |        16.028(R)|      SLOW  |         8.405(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<31> |        15.876(R)|      SLOW  |         8.316(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2EN       |        14.589(R)|      SLOW  |         8.359(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2OE       |        16.229(R)|      SLOW  |         9.346(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2WE       |        16.240(R)|      SLOW  |         9.369(R)|      FAST  |clk_com_BUFG      |   0.000|
rdn          |        14.150(R)|      SLOW  |         8.086(R)|      FAST  |clk_com_BUFG      |   0.000|
wrn          |        13.737(R)|      SLOW  |         7.829(R)|      FAST  |clk_com_BUFG      |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk_step to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP0<0>      |        18.413(R)|      SLOW  |        10.542(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP0<1>      |        18.275(R)|      SLOW  |        10.454(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP0<2>      |        17.480(R)|      SLOW  |        10.253(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP0<3>      |        18.594(R)|      SLOW  |        10.510(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP0<4>      |        18.227(R)|      SLOW  |        10.362(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP0<5>      |        18.389(R)|      SLOW  |        10.350(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP0<6>      |        17.729(R)|      SLOW  |        10.141(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<0>      |        22.547(R)|      SLOW  |        11.559(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<1>      |        22.708(R)|      SLOW  |        11.570(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<2>      |        22.771(R)|      SLOW  |        11.640(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<3>      |        22.700(R)|      SLOW  |        11.606(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<4>      |        22.605(R)|      SLOW  |        11.638(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<5>      |        22.472(R)|      SLOW  |        11.547(R)|      FAST  |clk_com_BUFG      |   0.000|
DYP1<6>      |        21.479(R)|      SLOW  |        10.905(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<1> |        16.314(R)|      SLOW  |         9.484(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<2> |        16.481(R)|      SLOW  |         9.613(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<3> |        16.402(R)|      SLOW  |         9.567(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<4> |        16.402(R)|      SLOW  |         9.561(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<5> |        16.336(R)|      SLOW  |         9.548(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<6> |        16.219(R)|      SLOW  |         9.481(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<7> |        15.934(R)|      SLOW  |         9.264(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<8> |        15.934(R)|      SLOW  |         9.264(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<9> |        16.837(R)|      SLOW  |         9.824(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<10>|        17.017(R)|      SLOW  |         9.953(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<11>|        17.027(R)|      SLOW  |         9.928(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<12>|        17.205(R)|      SLOW  |        10.035(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<13>|        17.745(R)|      SLOW  |        10.393(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<14>|        17.592(R)|      SLOW  |        10.312(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<15>|        18.029(R)|      SLOW  |        10.518(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<16>|        17.688(R)|      SLOW  |        10.330(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<17>|        17.143(R)|      SLOW  |         9.984(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<18>|        17.125(R)|      SLOW  |        10.013(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<19>|        17.399(R)|      SLOW  |        10.148(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<20>|        16.963(R)|      SLOW  |         9.870(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<21>|        15.763(R)|      SLOW  |         9.202(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashAddr<22>|        16.891(R)|      SLOW  |         9.867(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<0> |        16.589(R)|      SLOW  |         9.288(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<1> |        16.303(R)|      SLOW  |         8.935(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<2> |        15.592(R)|      SLOW  |         7.790(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<3> |        16.496(R)|      SLOW  |         9.168(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<4> |        17.413(R)|      SLOW  |         9.840(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<5> |        15.418(R)|      SLOW  |         8.741(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<6> |        15.613(R)|      SLOW  |         8.515(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<7> |        15.424(R)|      SLOW  |         8.269(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<8> |        15.704(R)|      SLOW  |         8.042(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<9> |        16.327(R)|      SLOW  |         8.935(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<10>|        16.347(R)|      SLOW  |         9.340(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<11>|        18.041(R)|      SLOW  |        10.275(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<12>|        15.595(R)|      SLOW  |         8.844(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<13>|        15.582(R)|      SLOW  |         8.742(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<14>|        15.262(R)|      SLOW  |         8.273(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashData<15>|        15.301(R)|      SLOW  |         8.193(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashOE      |        13.950(R)|      SLOW  |         8.073(R)|      FAST  |clk_com_BUFG      |   0.000|
FlashWE      |        13.486(R)|      SLOW  |         7.803(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<0>       |        38.804(R)|      SLOW  |        10.851(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<1>       |        40.495(R)|      SLOW  |        11.176(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<2>       |        38.546(R)|      SLOW  |        10.802(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<3>       |        37.691(R)|      SLOW  |        11.920(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<4>       |        37.496(R)|      SLOW  |        12.092(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<5>       |        34.788(R)|      SLOW  |        11.057(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<6>       |        36.633(R)|      SLOW  |        11.556(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<7>       |        35.434(R)|      SLOW  |        11.030(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<8>       |        37.649(R)|      SLOW  |        12.119(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<9>       |        39.160(R)|      SLOW  |        12.777(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<10>      |        37.085(R)|      SLOW  |        11.692(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<11>      |        36.186(R)|      SLOW  |        10.940(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<12>      |        37.831(R)|      SLOW  |        11.711(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<13>      |        36.943(R)|      SLOW  |        11.919(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<14>      |        37.762(R)|      SLOW  |        11.874(R)|      FAST  |clk_com_BUFG      |   0.000|
LED<15>      |        39.740(R)|      SLOW  |        11.997(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<0>  |        12.245(R)|      SLOW  |         6.979(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<1>  |        12.018(R)|      SLOW  |         6.857(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<2>  |        12.141(R)|      SLOW  |         6.939(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<3>  |        11.836(R)|      SLOW  |         6.753(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<4>  |        14.409(R)|      SLOW  |         8.425(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<5>  |        17.004(R)|      SLOW  |         9.896(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<6>  |        17.039(R)|      SLOW  |         9.954(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<7>  |        16.895(R)|      SLOW  |         9.869(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<8>  |        13.102(R)|      SLOW  |         7.490(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<9>  |        13.691(R)|      SLOW  |         7.914(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<10> |        13.763(R)|      SLOW  |         7.985(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<11> |        19.632(R)|      SLOW  |        11.730(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<12> |        19.480(R)|      SLOW  |        11.635(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<13> |        17.707(R)|      SLOW  |        10.577(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<14> |        19.160(R)|      SLOW  |        11.380(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<15> |        16.164(R)|      SLOW  |         9.580(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<16> |        16.419(R)|      SLOW  |         9.725(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<17> |        14.709(R)|      SLOW  |         8.699(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<18> |        14.372(R)|      SLOW  |         8.256(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Addr<19> |        13.080(R)|      SLOW  |         7.492(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<0>  |        16.904(R)|      SLOW  |         8.579(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<1>  |        18.919(R)|      SLOW  |         8.952(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<2>  |        18.192(R)|      SLOW  |         9.006(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<3>  |        18.554(R)|      SLOW  |         8.926(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<4>  |        19.280(R)|      SLOW  |         9.443(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<5>  |        17.838(R)|      SLOW  |         8.436(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<6>  |        18.274(R)|      SLOW  |         8.813(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<7>  |        18.996(R)|      SLOW  |         9.334(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<8>  |        22.374(R)|      SLOW  |         9.178(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<9>  |        21.845(R)|      SLOW  |         8.986(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<10> |        22.083(R)|      SLOW  |         9.017(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<11> |        21.026(R)|      SLOW  |         8.733(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<12> |        21.026(R)|      SLOW  |         8.726(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<13> |        23.413(R)|      SLOW  |         9.384(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<14> |        23.413(R)|      SLOW  |         9.274(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<15> |        23.178(R)|      SLOW  |         9.244(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<16> |        18.532(R)|      SLOW  |         8.387(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<17> |        18.532(R)|      SLOW  |         9.105(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<18> |        17.298(R)|      SLOW  |         8.357(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<19> |        17.298(R)|      SLOW  |         8.614(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<20> |        17.774(R)|      SLOW  |         8.213(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<21> |        17.774(R)|      SLOW  |         8.198(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<22> |        18.919(R)|      SLOW  |         8.396(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<23> |        18.192(R)|      SLOW  |         8.199(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<24> |        23.088(R)|      SLOW  |         9.258(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<25> |        23.088(R)|      SLOW  |         9.517(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<26> |        22.083(R)|      SLOW  |         9.037(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<27> |        22.062(R)|      SLOW  |         9.165(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<28> |        22.064(R)|      SLOW  |         9.041(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<29> |        21.546(R)|      SLOW  |         9.239(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<30> |        21.763(R)|      SLOW  |         9.230(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1Data<31> |        21.763(R)|      SLOW  |         9.133(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1EN       |        13.935(R)|      SLOW  |         8.149(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1OE       |        16.630(R)|      SLOW  |         9.700(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram1WE       |        13.889(R)|      SLOW  |         8.108(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<0>  |        17.466(R)|      SLOW  |        10.272(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<1>  |        14.529(R)|      SLOW  |         8.472(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<2>  |        17.739(R)|      SLOW  |        10.476(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<3>  |        15.817(R)|      SLOW  |         9.323(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<4>  |        15.814(R)|      SLOW  |         9.280(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<5>  |        15.364(R)|      SLOW  |         8.873(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<6>  |        15.347(R)|      SLOW  |         8.884(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<7>  |        16.111(R)|      SLOW  |         9.360(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<8>  |        16.161(R)|      SLOW  |         9.395(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<9>  |        16.393(R)|      SLOW  |         9.576(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<10> |        16.249(R)|      SLOW  |         9.491(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<11> |        16.051(R)|      SLOW  |         9.318(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<12> |        15.822(R)|      SLOW  |         9.218(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<13> |        16.420(R)|      SLOW  |         9.548(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<14> |        16.289(R)|      SLOW  |         9.469(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<15> |        14.886(R)|      SLOW  |         8.619(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<16> |        13.432(R)|      SLOW  |         7.776(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<17> |        15.130(R)|      SLOW  |         8.841(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<18> |        15.251(R)|      SLOW  |         8.867(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Addr<19> |        15.562(R)|      SLOW  |         9.062(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<0>  |        17.818(R)|      SLOW  |         8.971(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<1>  |        17.826(R)|      SLOW  |         8.799(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<2>  |        18.059(R)|      SLOW  |         9.445(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<3>  |        18.045(R)|      SLOW  |         9.043(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<4>  |        18.078(R)|      SLOW  |         9.301(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<5>  |        17.773(R)|      SLOW  |         9.350(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<6>  |        17.864(R)|      SLOW  |         9.311(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<7>  |        17.411(R)|      SLOW  |         9.283(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<8>  |        16.382(R)|      SLOW  |         8.820(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<9>  |        16.383(R)|      SLOW  |         8.541(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<10> |        15.087(R)|      SLOW  |         8.679(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<11> |        15.059(R)|      SLOW  |         8.545(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<12> |        15.703(R)|      SLOW  |         8.342(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<13> |        15.010(R)|      SLOW  |         8.630(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<14> |        15.673(R)|      SLOW  |         8.727(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<15> |        16.099(R)|      SLOW  |         8.074(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<16> |        16.923(R)|      SLOW  |         8.845(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<17> |        16.923(R)|      SLOW  |         8.791(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<18> |        16.179(R)|      SLOW  |         8.044(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<19> |        16.541(R)|      SLOW  |         8.252(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<20> |        16.541(R)|      SLOW  |         8.177(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<21> |        15.797(R)|      SLOW  |         7.972(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<22> |        17.255(R)|      SLOW  |         8.075(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<23> |        17.255(R)|      SLOW  |         8.022(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<24> |        17.389(R)|      SLOW  |         9.726(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<25> |        16.977(R)|      SLOW  |         9.828(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<26> |        15.314(R)|      SLOW  |         8.557(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<27> |        15.682(R)|      SLOW  |         8.605(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<28> |        16.160(R)|      SLOW  |         8.510(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<29> |        15.863(R)|      SLOW  |         8.424(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<30> |        15.863(R)|      SLOW  |         8.451(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2Data<31> |        15.711(R)|      SLOW  |         8.362(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2EN       |        14.424(R)|      SLOW  |         8.405(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2OE       |        16.064(R)|      SLOW  |         9.392(R)|      FAST  |clk_com_BUFG      |   0.000|
Ram2WE       |        16.075(R)|      SLOW  |         9.415(R)|      FAST  |clk_com_BUFG      |   0.000|
rdn          |        13.985(R)|      SLOW  |         8.132(R)|      FAST  |clk_com_BUFG      |   0.000|
wrn          |        13.572(R)|      SLOW  |         7.875(R)|      FAST  |clk_com_BUFG      |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock rst to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        22.181(R)|      SLOW  |         9.442(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<1>      |        19.523(R)|      SLOW  |        10.494(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<2>      |        20.816(R)|      SLOW  |         9.773(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<3>      |        22.977(R)|      SLOW  |        10.740(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<4>      |        21.624(R)|      SLOW  |         9.505(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<5>      |        18.180(R)|      SLOW  |         9.025(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<6>      |        19.321(R)|      SLOW  |         9.548(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<7>      |        18.477(R)|      SLOW  |        10.559(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<8>      |        20.513(R)|      SLOW  |        10.121(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<9>      |        21.148(R)|      SLOW  |        10.329(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<10>     |        19.242(R)|      SLOW  |         9.002(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<11>     |        21.240(R)|      SLOW  |        12.280(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<12>     |        19.557(R)|      SLOW  |        11.075(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<13>     |        19.548(R)|      SLOW  |        11.134(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<14>     |        20.222(R)|      SLOW  |        10.709(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
LED<15>     |        18.801(R)|      SLOW  |        10.271(R)|      FAST  |rst_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk11          |   23.396|         |         |         |
clk_step       |   23.396|         |         |         |
rst            |    9.538|    5.365|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rst            |    7.880|    3.621|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_step
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk11          |   23.396|         |         |         |
clk_step       |   23.396|         |         |         |
rst            |    9.538|    5.512|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |LED<0>         |   26.780|
SW<0>          |LED<1>         |   28.154|
SW<0>          |LED<2>         |   27.642|
SW<0>          |LED<3>         |   27.558|
SW<0>          |LED<4>         |   28.290|
SW<0>          |LED<5>         |   29.878|
SW<0>          |LED<6>         |   29.750|
SW<0>          |LED<7>         |   27.448|
SW<0>          |LED<8>         |   28.722|
SW<0>          |LED<9>         |   29.552|
SW<0>          |LED<10>        |   28.116|
SW<0>          |LED<11>        |   28.313|
SW<0>          |LED<12>        |   27.880|
SW<0>          |LED<13>        |   28.916|
SW<0>          |LED<14>        |   27.050|
SW<0>          |LED<15>        |   27.754|
SW<1>          |LED<0>         |   25.340|
SW<1>          |LED<1>         |   26.420|
SW<1>          |LED<2>         |   25.743|
SW<1>          |LED<3>         |   26.134|
SW<1>          |LED<4>         |   26.495|
SW<1>          |LED<5>         |   27.876|
SW<1>          |LED<6>         |   27.481|
SW<1>          |LED<7>         |   25.205|
SW<1>          |LED<8>         |   26.752|
SW<1>          |LED<9>         |   28.521|
SW<1>          |LED<10>        |   26.099|
SW<1>          |LED<11>        |   28.199|
SW<1>          |LED<12>        |   26.530|
SW<1>          |LED<13>        |   28.257|
SW<1>          |LED<14>        |   25.937|
SW<1>          |LED<15>        |   26.754|
SW<2>          |LED<0>         |   23.207|
SW<2>          |LED<1>         |   26.158|
SW<2>          |LED<2>         |   24.344|
SW<2>          |LED<3>         |   25.517|
SW<2>          |LED<4>         |   25.053|
SW<2>          |LED<5>         |   25.487|
SW<2>          |LED<6>         |   25.280|
SW<2>          |LED<7>         |   22.555|
SW<2>          |LED<8>         |   25.672|
SW<2>          |LED<9>         |   25.455|
SW<2>          |LED<10>        |   23.645|
SW<2>          |LED<11>        |   25.400|
SW<2>          |LED<12>        |   23.518|
SW<2>          |LED<13>        |   26.148|
SW<2>          |LED<14>        |   25.763|
SW<2>          |LED<15>        |   24.357|
SW<3>          |LED<0>         |   23.912|
SW<3>          |LED<1>         |   26.164|
SW<3>          |LED<2>         |   27.092|
SW<3>          |LED<3>         |   25.701|
SW<3>          |LED<4>         |   28.658|
SW<3>          |LED<5>         |   25.551|
SW<3>          |LED<6>         |   30.158|
SW<3>          |LED<7>         |   28.626|
SW<3>          |LED<8>         |   24.289|
SW<3>          |LED<9>         |   25.142|
SW<3>          |LED<10>        |   23.707|
SW<3>          |LED<11>        |   24.771|
SW<3>          |LED<12>        |   23.959|
SW<3>          |LED<13>        |   26.630|
SW<3>          |LED<14>        |   25.735|
SW<3>          |LED<15>        |   27.240|
SW<4>          |LED<0>         |   21.711|
SW<4>          |LED<1>         |   23.001|
SW<4>          |LED<2>         |   22.830|
SW<4>          |LED<3>         |   23.950|
SW<4>          |LED<4>         |   23.486|
SW<4>          |LED<5>         |   24.260|
SW<4>          |LED<6>         |   23.651|
SW<4>          |LED<7>         |   21.287|
SW<4>          |LED<8>         |   24.105|
SW<4>          |LED<9>         |   24.689|
SW<4>          |LED<10>        |   22.078|
SW<4>          |LED<11>        |   24.582|
SW<4>          |LED<12>        |   21.858|
SW<4>          |LED<13>        |   24.416|
SW<4>          |LED<14>        |   24.196|
SW<4>          |LED<15>        |   23.877|
SW<5>          |LED<0>         |   20.806|
SW<5>          |LED<1>         |   22.432|
SW<5>          |LED<2>         |   21.624|
SW<5>          |LED<3>         |   24.439|
SW<5>          |LED<4>         |   23.975|
SW<5>          |LED<5>         |   19.966|
SW<5>          |LED<6>         |   21.261|
SW<5>          |LED<7>         |   20.345|
SW<5>          |LED<8>         |   24.594|
SW<5>          |LED<9>         |   24.092|
SW<5>          |LED<10>        |   22.567|
SW<5>          |LED<11>        |   21.791|
SW<5>          |LED<12>        |   20.279|
SW<5>          |LED<13>        |   24.905|
SW<5>          |LED<14>        |   24.685|
SW<5>          |LED<15>        |   20.867|
SW<6>          |LED<0>         |   15.882|
SW<6>          |LED<1>         |   18.389|
SW<6>          |LED<2>         |   16.334|
SW<6>          |LED<3>         |   17.087|
SW<6>          |LED<4>         |   20.625|
SW<6>          |LED<5>         |   18.360|
SW<6>          |LED<6>         |   21.210|
SW<6>          |LED<7>         |   15.681|
SW<6>          |LED<8>         |   17.699|
SW<6>          |LED<9>         |   22.696|
SW<6>          |LED<10>        |   20.047|
SW<6>          |LED<11>        |   19.489|
SW<6>          |LED<12>        |   19.721|
SW<6>          |LED<13>        |   19.792|
SW<6>          |LED<14>        |   19.713|
SW<6>          |LED<15>        |   18.036|
SW<8>          |LED<0>         |   18.283|
SW<8>          |LED<1>         |   20.088|
SW<8>          |LED<2>         |   19.623|
SW<8>          |LED<3>         |   20.022|
SW<8>          |LED<4>         |   21.466|
SW<8>          |LED<5>         |   19.201|
SW<8>          |LED<6>         |   22.051|
SW<8>          |LED<7>         |   16.946|
SW<8>          |LED<8>         |   18.922|
SW<8>          |LED<9>         |   23.537|
SW<8>          |LED<10>        |   20.888|
SW<8>          |LED<11>        |   20.330|
SW<8>          |LED<12>        |   20.562|
SW<8>          |LED<13>        |   20.633|
SW<8>          |LED<14>        |   20.554|
SW<8>          |LED<15>        |   18.379|
SW<9>          |LED<0>         |   20.045|
SW<9>          |LED<1>         |   21.479|
SW<9>          |LED<2>         |   21.014|
SW<9>          |LED<3>         |   21.413|
SW<9>          |LED<4>         |   22.857|
SW<9>          |LED<5>         |   20.678|
SW<9>          |LED<6>         |   23.442|
SW<9>          |LED<7>         |   18.525|
SW<9>          |LED<8>         |   20.639|
SW<9>          |LED<9>         |   24.928|
SW<9>          |LED<10>        |   22.279|
SW<9>          |LED<11>        |   21.721|
SW<9>          |LED<12>        |   21.953|
SW<9>          |LED<13>        |   22.024|
SW<9>          |LED<14>        |   21.945|
SW<9>          |LED<15>        |   20.512|
SW<10>         |LED<0>         |   19.625|
SW<10>         |LED<1>         |   21.430|
SW<10>         |LED<2>         |   20.965|
SW<10>         |LED<3>         |   21.364|
SW<10>         |LED<4>         |   23.129|
SW<10>         |LED<5>         |   20.864|
SW<10>         |LED<6>         |   23.714|
SW<10>         |LED<7>         |   18.365|
SW<10>         |LED<8>         |   20.479|
SW<10>         |LED<9>         |   25.200|
SW<10>         |LED<10>        |   22.551|
SW<10>         |LED<11>        |   21.993|
SW<10>         |LED<12>        |   22.225|
SW<10>         |LED<13>        |   22.296|
SW<10>         |LED<14>        |   22.217|
SW<10>         |LED<15>        |   20.352|
---------------+---------------+---------+


Analysis completed Sun Aug 02 20:28:22 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 511 MB



