Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Init_Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Init_Test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Init_Test"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Init_Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Desktop/second/BusController.vhd" in Library work.
Architecture behavioral of Entity buscontroller is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/second/ByteModule.vhd" in Library work.
Architecture behavioral of Entity bytemodule is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/second/Controller.vhd" in Library work.
Entity <controller> compiled.
Entity <controller> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/lab/Desktop/second/Init_Test.vhf" in Library work.
Architecture behavioral of Entity init_test is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Init_Test> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BusController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ByteModule> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Controller> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Init_Test> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/lab/Desktop/second/Init_Test.vhf" line 167: Instantiating black box module <LCD1x64>.
    Set user-defined property "DRIVE =  12" for instance <XLXI_6> in unit <Init_Test>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_6> in unit <Init_Test>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_6> in unit <Init_Test>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_6> in unit <Init_Test>.
    Set user-defined property "SLEW =  SLOW" for instance <XLXI_6> in unit <Init_Test>.
Entity <Init_Test> analyzed. Unit <Init_Test> generated.

Analyzing Entity <BusController> in library <work> (Architecture <behavioral>).
Entity <BusController> analyzed. Unit <BusController> generated.

Analyzing Entity <ByteModule> in library <work> (Architecture <behavioral>).
Entity <ByteModule> analyzed. Unit <ByteModule> generated.

Analyzing Entity <Controller> in library <work> (Architecture <behavioral>).
Entity <Controller> analyzed. Unit <Controller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BusController>.
    Related source file is "C:/Users/lab/Desktop/second/BusController.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 10                                             |
    | Outputs            | 8                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | n                                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Read_out>.
    Found 16-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <BusController> synthesized.


Synthesizing Unit <ByteModule>.
    Related source file is "C:/Users/lab/Desktop/second/ByteModule.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | n                                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <Bit_out>.
    Found 3-bit up counter for signal <byte_cnt>.
    Found 8-bit register for signal <tmp_byte>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ByteModule> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "C:/Users/lab/Desktop/second/Controller.vhd".
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 35                                             |
    | Inputs             | 4                                              |
    | Outputs            | 14                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | reset_slave                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <Data_out>.
    Found 8-bit register for signal <Byte_out>.
    Found 8-bit register for signal <first_byte>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  32 D-type flip-flop(s).
Unit <Controller> synthesized.


Synthesizing Unit <Init_Test>.
    Related source file is "C:/Users/lab/Desktop/second/Init_Test.vhf".
WARNING:Xst:653 - Signal <XLXI_3_Reset_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Line<63:16>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000.
Unit <Init_Test> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 1
 16-bit register                                       : 1
 8-bit register                                        : 3
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <XLXI_5/state/FSM> on signal <state[1:23]> with one-hot encoding.
-------------------------------------------
 State          | Encoding
-------------------------------------------
 reset_slave    | 00000000000000000000001
 reset_slave_b  | 00000000000000000000010
 presence       | 00000000000000000000100
 skip           | 00000000000000000001000
 skip_b         | 00000000000000000010000
 convert        | 00000000000000000100000
 convert_b      | 00000000000000001000000
 convert_wait   | 00000000000000010000000
 convert_wait_b | 00000000000000100000000
 convert_check  | 00000000000001000000000
 reset2         | 00000000000010000000000
 reset2_b       | 00000000000100000000000
 presence2      | 00000000001000000000000
 skip2          | 00000000010000000000000
 skip2_b        | 00000000100000000000000
 read_cmd       | 00000001000000000000000
 read_cmd_b     | 00000010000000000000000
 scr1           | 00000100000000000000000
 scr1_b         | 00001000000000000000000
 scr1_save      | 00010000000000000000000
 scr2           | 00100000000000000000000
 scr2_b         | 01000000000000000000000
 finish         | 10000000000000000000000
-------------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_2/state/FSM> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 n     | 000000001
 ws    | 000000100
 wb    | 000001000
 wc    | 000100000
 we    | 000010000
 rs    | 000000010
 rb    | 001000000
 rc    | 100000000
 re    | 010000000
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_1/state/FSM> on signal <state[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 n     | 000000000001
 i1    | 000000000010
 i2    | 000000010000
 i3    | 000000100000
 i4    | 000001000000
 w1    | 000000001000
 w2    | 000010000000
 w3    | 000100000000
 r1    | 000000000100
 r2    | 001000000000
 r3    | 010000000000
 r4    | 100000000000
-----------------------
Reading core <LCD1x64.ngc>.
Loading core <LCD1x64> for timing and area information for instance <XLXI_3>.
WARNING:Xst:1710 - FF/Latch <Byte_out_0> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Counters                                             : 2
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 41
 Flip-Flops                                            : 41
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Byte_out_0> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Byte_out_3> in Unit <Controller> is equivalent to the following FF/Latch, which will be removed : <Byte_out_7> 
INFO:Xst:2261 - The FF/Latch <Byte_out_1> in Unit <Controller> is equivalent to the following 2 FFs/Latches, which will be removed : <Byte_out_4> <Byte_out_5> 

Optimizing unit <Init_Test> ...

Optimizing unit <BusController> ...

Optimizing unit <ByteModule> ...

Optimizing unit <Controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Init_Test, actual ratio is 3.
INFO:Xst:2260 - The FF/Latch <cntDigit_0> in Unit <XLXI_3> is equivalent to the following 4 FFs/Latches : <cntDigit_0_1> <cntDigit_0_2> <cntDigit_0_3> <cntDigit_0_4> 
INFO:Xst:2260 - The FF/Latch <cntDigit_1> in Unit <XLXI_3> is equivalent to the following 2 FFs/Latches : <cntDigit_1_1> <cntDigit_1_2> 
INFO:Xst:2260 - The FF/Latch <State_16> in Unit <XLXI_3> is equivalent to the following FF/Latch : <State_16_1> 
INFO:Xst:2260 - The FF/Latch <cntDigit_0> in Unit <XLXI_3> is equivalent to the following 4 FFs/Latches : <cntDigit_0_1> <cntDigit_0_2> <cntDigit_0_3> <cntDigit_0_4> 
INFO:Xst:2260 - The FF/Latch <cntDigit_1> in Unit <XLXI_3> is equivalent to the following 2 FFs/Latches : <cntDigit_1_1> <cntDigit_1_2> 
INFO:Xst:2260 - The FF/Latch <State_16> in Unit <XLXI_3> is equivalent to the following FF/Latch : <State_16_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 100
 Flip-Flops                                            : 100

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Init_Test.ngr
Top Level Output File Name         : Init_Test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 407
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 42
#      LUT2                        : 53
#      LUT2_L                      : 5
#      LUT3                        : 74
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 67
#      LUT4_D                      : 12
#      LUT4_L                      : 15
#      MUXCY                       : 41
#      MUXF5                       : 24
#      MUXF6                       : 11
#      MUXF7                       : 5
#      OR2                         : 1
#      VCC                         : 2
#      XORCY                       : 43
# FlipFlops/Latches                : 191
#      FD                          : 25
#      FDC                         : 16
#      FDE                         : 44
#      FDR                         : 53
#      FDRE                        : 7
#      FDRS                        : 11
#      FDRSE                       : 3
#      FDS                         : 19
#      FDSE                        : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IOBUF                       : 5
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      167  out of   4656     3%  
 Number of Slice Flip Flops:            191  out of   9312     2%  
 Number of 4 input LUTs:                278  out of   9312     2%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 191   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------+------------------------+-------+
Control Signal                                  | Buffer(FF name)        | Load  |
------------------------------------------------+------------------------+-------+
XLXI_1/state_FSM_FFd12(XLXI_1/state_FSM_FFd12:Q)| NONE(XLXI_1/cnt_0)     | 16    |
------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.658ns (Maximum Frequency: 176.730MHz)
   Minimum input arrival time before clock: 1.731ns
   Maximum output required time after clock: 7.228ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.658ns (frequency: 176.730MHz)
  Total number of paths / destination ports: 2434 / 321
-------------------------------------------------------------------------
Delay:               5.658ns (Levels of Logic = 6)
  Source:            XLXI_3/cntDigit_0_1 (FF)
  Destination:       XLXI_3/regDI_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_3/cntDigit_0_1 to XLXI_3/regDI_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.514   0.780  cntDigit_0_1 (cntDigit_01)
     LUT3:I2->O            1   0.612   0.000  Mmux_Digit_83 (Mmux_Digit_83)
     MUXF5:I0->O           1   0.278   0.000  Mmux_Digit_6_f5_2 (Mmux_Digit_6_f53)
     MUXF6:I0->O           1   0.451   0.000  Mmux_Digit_4_f6_2 (Mmux_Digit_4_f63)
     MUXF7:I0->O           6   0.451   0.721  Mmux_Digit_2_f7_2 (Digit<3>)
     LUT3_D:I0->O          1   0.612   0.360  Hex2ASCII<4>1 (Hex2ASCII<4>)
     LUT4:I3->O            1   0.612   0.000  regDI_mux0001<7>1111 (regDI_mux0001<7>111)
     FDS:D                     0.268          regDI_0
    ----------------------------------------
    Total                      5.658ns (3.798ns logic, 1.860ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            DS18S20 (PAD)
  Destination:       XLXI_1/Read_out (FF)
  Destination Clock: CLK rising

  Data Path: DS18S20 to XLXI_1/Read_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.106   0.357  XLXI_6 (XLXN_25)
     FDE:D                     0.268          XLXI_1/Read_out
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 45 / 8
-------------------------------------------------------------------------
Offset:              7.228ns (Levels of Logic = 5)
  Source:            XLXI_2/byte_cnt_0 (FF)
  Destination:       DS18S20 (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_2/byte_cnt_0 to DS18S20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.514   0.849  XLXI_2/byte_cnt_0 (XLXI_2/byte_cnt_0)
     LUT3:I0->O            1   0.612   0.000  XLXI_2/Mmux_Bit_out_4 (XLXI_2/Mmux_Bit_out_4)
     MUXF5:I1->O           1   0.278   0.000  XLXI_2/Mmux_Bit_out_3_f5 (XLXI_2/Mmux_Bit_out_3_f5)
     MUXF6:I1->O           1   0.451   0.357  XLXI_2/Mmux_Bit_out_2_f6 (XLXN_1)
     MUXF5:S->O            1   0.641   0.357  XLXI_1/Bus_out_f5 (XLXN_142)
     IOBUF:T->IO               3.169          XLXI_6 (DS18S20)
    ----------------------------------------
    Total                      7.228ns (5.665ns logic, 1.563ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.52 secs
 
--> 

Total memory usage is 220120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    8 (   0 filtered)

