{"vcs1":{"timestamp_begin":1747733439.338821805, "rt":12.21, "ut":12.22, "st":0.71}}
{"vcselab":{"timestamp_begin":1747733451.642614517, "rt":1.01, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747733452.711522072, "rt":0.63, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747733438.609421760}
{"VCS_COMP_START_TIME": 1747733438.609421760}
{"VCS_COMP_END_TIME": 1747733453.489067384}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 491168}}
{"vcselab": {"peak_mem": 183892}}
