<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="counter_mod_m_0_synth_1" LaunchDir="/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/IP_CoreTest/IP_CoreTest.runs/counter_mod_m_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

