// Seed: 2520839227
module module_0 (
    output wor id_0,
    output wire id_1,
    input supply0 id_2[-1 : -1]
);
  wire id_4, id_5;
  assign module_1.id_5 = 0;
  assign id_0 = id_2;
  logic id_6;
  wor   id_7 = 1'b0 * id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd28,
    parameter id_3 = 32'd96
) (
    output wor id_0,
    input wor id_1,
    input wire _id_2[id_2 : id_3],
    output tri _id_3,
    output uwire id_4,
    input wor id_5[1 : -1],
    input wire id_6,
    input wire id_7#(
        .id_11(1),
        .id_12(~1)
    ),
    output supply1 id_8,
    input wor id_9
);
  localparam id_13 = 1;
  localparam id_14 = 1'h0;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_9
  );
endmodule
