\hypertarget{union____int0__t}{}\doxysection{Referencia de la Unión \+\_\+\+\_\+int0\+\_\+t}
\label{union____int0__t}\index{\_\_int0\_t@{\_\_int0\_t}}


Union de los registros que contienen INTR0, INTE0, INTF0 e INTS0. Contiene los 32 campos de bits de los registros.  




{\ttfamily \#include $<$IOBANK0\+\_\+\+LIB.\+h$>$}

\doxysubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{union____int0__t_adb358c20ee228eecf09b17ae8d3b2f09}{WORD}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a09a203048fb652a8be8d8d174bfd1f97}{GPIO0\+\_\+\+LEVEL\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a5a476c0a220a921a4109e71490dc4c24}{GPIO0\+\_\+\+LEVEL\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_ac34fc5d6ea86ccbfc985c7edee2278c5}{GPIO0\+\_\+\+EDGE\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a3790ede38a1228722c48d01e1bd70c56}{GPIO0\+\_\+\+EDGE\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a3adb8b68c55c0f6f59fb238dab0b4445}{GPIO1\+\_\+\+LEVEL\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a15c78c06f3d09b6507ac6aeb80c5be45}{GPIO1\+\_\+\+LEVEL\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a81e0f95f85b21fcfa2bcfdc179fc65ac}{GPIO1\+\_\+\+EDGE\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_ad9babd6f7685dd88c6a096f622efdbf6}{GPIO1\+\_\+\+EDGE\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_aa1223f51d8f5fdab9975bacefed06afb}{GPIO2\+\_\+\+LEVEL\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a08228c938a739432ee4380f3983a3792}{GPIO2\+\_\+\+LEVEL\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_af3332b082ab3a361bdeef14d9a70beb2}{GPIO2\+\_\+\+EDGE\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_acb29098ca60bd41485075fed3eb1c285}{GPIO2\+\_\+\+EDGE\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a898ce84be5cf094d9547aec3066a0bfa}{GPIO3\+\_\+\+LEVEL\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a5186ac9ced23e13895344db0c70bc3ba}{GPIO3\+\_\+\+LEVEL\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a85a6074373536e5831328b4ce9f1a2ba}{GPIO3\+\_\+\+EDGE\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a2d6c24f6823f20db36fb95d2e5a4cb0d}{GPIO3\+\_\+\+EDGE\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a9abe11a8f67b569e34f767bee752c157}{GPIO4\+\_\+\+LEVEL\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a1d5550dc1031e0ded933ddac4c7f34c3}{GPIO4\+\_\+\+LEVEL\+\_\+\+HIGH1}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a43a7e647ddcc186051709c0ce56ce2a9}{GPIO4\+\_\+\+EDGE\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a9b453b1f7e9f009e5123589c11efa827}{GPIO4\+\_\+\+EDGE\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a38d92f490ddba476310dd81e58f90da4}{GPIO5\+\_\+\+LEVEL\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a2d0b5c54f8c0d3656fdc81f6015605e8}{GPIO5\+\_\+\+LEVEL\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_aa990d16d8ed122630db1b74b939fe616}{GPIO5\+\_\+\+EDGE\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_acde486a78336db0f1c0268b64f13ee04}{GPIO5\+\_\+\+EDGE\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_ab3e1aab19940a0a7510e86c255f51a92}{GPIO6\+\_\+\+LEVEL\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a24fee25f9ac60bc26b6298f3c8fc7b13}{GPIO6\+\_\+\+LEVEL\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_abb9453eb08957d70610c41cb3188db12}{GPIO6\+\_\+\+EDGE\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a1c84459abfc1881fdcaa82fd0d7bdb98}{GPIO6\+\_\+\+EDGE\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_a578f7cb11d082ae447a6ebc9f14d7e05}{GPIO7\+\_\+\+LEVEL\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_ade021f7d8c9967fff75121c305658dff}{GPIO7\+\_\+\+LEVEL\+\_\+\+HIGH}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_ab6c3d494d9e6516d13675e29d46972a0}{GPIO7\+\_\+\+EDGE\+\_\+\+LOW}}: 1\\
\>uint32\_t \mbox{\hyperlink{union____int0__t_ae4ceb99ce9bea2faaee5978710e38020}{GPIO7\+\_\+\+EDGE\+\_\+\+HIGH}}: 1\\
\} \mbox{\hyperlink{union____int0__t_a960fb99b0d0cb9996f347288b416d3e5}{BITS}}\\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
Union de los registros que contienen INTR0, INTE0, INTF0 e INTS0. Contiene los 32 campos de bits de los registros. 

\doxysubsection{Documentación de los campos}
\mbox{\Hypertarget{union____int0__t_a960fb99b0d0cb9996f347288b416d3e5}\label{union____int0__t_a960fb99b0d0cb9996f347288b416d3e5}} 
\index{\_\_int0\_t@{\_\_int0\_t}!BITS@{BITS}}
\index{BITS@{BITS}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  BITS}

\mbox{\Hypertarget{union____int0__t_a3790ede38a1228722c48d01e1bd70c56}\label{union____int0__t_a3790ede38a1228722c48d01e1bd70c56}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO0\_EDGE\_HIGH@{GPIO0\_EDGE\_HIGH}}
\index{GPIO0\_EDGE\_HIGH@{GPIO0\_EDGE\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO0\_EDGE\_HIGH}{GPIO0\_EDGE\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO0\+\_\+\+EDGE\+\_\+\+HIGH}

Campo de bits GPIO0\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_ac34fc5d6ea86ccbfc985c7edee2278c5}\label{union____int0__t_ac34fc5d6ea86ccbfc985c7edee2278c5}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO0\_EDGE\_LOW@{GPIO0\_EDGE\_LOW}}
\index{GPIO0\_EDGE\_LOW@{GPIO0\_EDGE\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO0\_EDGE\_LOW}{GPIO0\_EDGE\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO0\+\_\+\+EDGE\+\_\+\+LOW}

Campo de bits GPIO0\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a5a476c0a220a921a4109e71490dc4c24}\label{union____int0__t_a5a476c0a220a921a4109e71490dc4c24}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO0\_LEVEL\_HIGH@{GPIO0\_LEVEL\_HIGH}}
\index{GPIO0\_LEVEL\_HIGH@{GPIO0\_LEVEL\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO0\_LEVEL\_HIGH}{GPIO0\_LEVEL\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO0\+\_\+\+LEVEL\+\_\+\+HIGH}

Campo de bits GPIO0\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a09a203048fb652a8be8d8d174bfd1f97}\label{union____int0__t_a09a203048fb652a8be8d8d174bfd1f97}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO0\_LEVEL\_LOW@{GPIO0\_LEVEL\_LOW}}
\index{GPIO0\_LEVEL\_LOW@{GPIO0\_LEVEL\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO0\_LEVEL\_LOW}{GPIO0\_LEVEL\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO0\+\_\+\+LEVEL\+\_\+\+LOW}

Campo de bits GPIO0\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_ad9babd6f7685dd88c6a096f622efdbf6}\label{union____int0__t_ad9babd6f7685dd88c6a096f622efdbf6}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO1\_EDGE\_HIGH@{GPIO1\_EDGE\_HIGH}}
\index{GPIO1\_EDGE\_HIGH@{GPIO1\_EDGE\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO1\_EDGE\_HIGH}{GPIO1\_EDGE\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO1\+\_\+\+EDGE\+\_\+\+HIGH}

Campo de bits GPIO1\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a81e0f95f85b21fcfa2bcfdc179fc65ac}\label{union____int0__t_a81e0f95f85b21fcfa2bcfdc179fc65ac}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO1\_EDGE\_LOW@{GPIO1\_EDGE\_LOW}}
\index{GPIO1\_EDGE\_LOW@{GPIO1\_EDGE\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO1\_EDGE\_LOW}{GPIO1\_EDGE\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO1\+\_\+\+EDGE\+\_\+\+LOW}

Campo de bits GPIO1\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a15c78c06f3d09b6507ac6aeb80c5be45}\label{union____int0__t_a15c78c06f3d09b6507ac6aeb80c5be45}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO1\_LEVEL\_HIGH@{GPIO1\_LEVEL\_HIGH}}
\index{GPIO1\_LEVEL\_HIGH@{GPIO1\_LEVEL\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO1\_LEVEL\_HIGH}{GPIO1\_LEVEL\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO1\+\_\+\+LEVEL\+\_\+\+HIGH}

Campo de bits GPIO1\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a3adb8b68c55c0f6f59fb238dab0b4445}\label{union____int0__t_a3adb8b68c55c0f6f59fb238dab0b4445}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO1\_LEVEL\_LOW@{GPIO1\_LEVEL\_LOW}}
\index{GPIO1\_LEVEL\_LOW@{GPIO1\_LEVEL\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO1\_LEVEL\_LOW}{GPIO1\_LEVEL\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO1\+\_\+\+LEVEL\+\_\+\+LOW}

Campo de bits GPIO1\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_acb29098ca60bd41485075fed3eb1c285}\label{union____int0__t_acb29098ca60bd41485075fed3eb1c285}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO2\_EDGE\_HIGH@{GPIO2\_EDGE\_HIGH}}
\index{GPIO2\_EDGE\_HIGH@{GPIO2\_EDGE\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO2\_EDGE\_HIGH}{GPIO2\_EDGE\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO2\+\_\+\+EDGE\+\_\+\+HIGH}

Campo de bits GPIO2\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_af3332b082ab3a361bdeef14d9a70beb2}\label{union____int0__t_af3332b082ab3a361bdeef14d9a70beb2}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO2\_EDGE\_LOW@{GPIO2\_EDGE\_LOW}}
\index{GPIO2\_EDGE\_LOW@{GPIO2\_EDGE\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO2\_EDGE\_LOW}{GPIO2\_EDGE\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO2\+\_\+\+EDGE\+\_\+\+LOW}

Campo de bits GPIO2\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a08228c938a739432ee4380f3983a3792}\label{union____int0__t_a08228c938a739432ee4380f3983a3792}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO2\_LEVEL\_HIGH@{GPIO2\_LEVEL\_HIGH}}
\index{GPIO2\_LEVEL\_HIGH@{GPIO2\_LEVEL\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO2\_LEVEL\_HIGH}{GPIO2\_LEVEL\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO2\+\_\+\+LEVEL\+\_\+\+HIGH}

Campo de bits GPIO2\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_aa1223f51d8f5fdab9975bacefed06afb}\label{union____int0__t_aa1223f51d8f5fdab9975bacefed06afb}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO2\_LEVEL\_LOW@{GPIO2\_LEVEL\_LOW}}
\index{GPIO2\_LEVEL\_LOW@{GPIO2\_LEVEL\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO2\_LEVEL\_LOW}{GPIO2\_LEVEL\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO2\+\_\+\+LEVEL\+\_\+\+LOW}

Campo de bits GPIO2\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a2d6c24f6823f20db36fb95d2e5a4cb0d}\label{union____int0__t_a2d6c24f6823f20db36fb95d2e5a4cb0d}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO3\_EDGE\_HIGH@{GPIO3\_EDGE\_HIGH}}
\index{GPIO3\_EDGE\_HIGH@{GPIO3\_EDGE\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO3\_EDGE\_HIGH}{GPIO3\_EDGE\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO3\+\_\+\+EDGE\+\_\+\+HIGH}

Campo de bits GPIO3\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a85a6074373536e5831328b4ce9f1a2ba}\label{union____int0__t_a85a6074373536e5831328b4ce9f1a2ba}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO3\_EDGE\_LOW@{GPIO3\_EDGE\_LOW}}
\index{GPIO3\_EDGE\_LOW@{GPIO3\_EDGE\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO3\_EDGE\_LOW}{GPIO3\_EDGE\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO3\+\_\+\+EDGE\+\_\+\+LOW}

Campo de bits GPIO3\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a5186ac9ced23e13895344db0c70bc3ba}\label{union____int0__t_a5186ac9ced23e13895344db0c70bc3ba}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO3\_LEVEL\_HIGH@{GPIO3\_LEVEL\_HIGH}}
\index{GPIO3\_LEVEL\_HIGH@{GPIO3\_LEVEL\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO3\_LEVEL\_HIGH}{GPIO3\_LEVEL\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO3\+\_\+\+LEVEL\+\_\+\+HIGH}

Campo de bits GPIO3\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a898ce84be5cf094d9547aec3066a0bfa}\label{union____int0__t_a898ce84be5cf094d9547aec3066a0bfa}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO3\_LEVEL\_LOW@{GPIO3\_LEVEL\_LOW}}
\index{GPIO3\_LEVEL\_LOW@{GPIO3\_LEVEL\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO3\_LEVEL\_LOW}{GPIO3\_LEVEL\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO3\+\_\+\+LEVEL\+\_\+\+LOW}

Campo de bits GPIO3\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a9b453b1f7e9f009e5123589c11efa827}\label{union____int0__t_a9b453b1f7e9f009e5123589c11efa827}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO4\_EDGE\_HIGH@{GPIO4\_EDGE\_HIGH}}
\index{GPIO4\_EDGE\_HIGH@{GPIO4\_EDGE\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO4\_EDGE\_HIGH}{GPIO4\_EDGE\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO4\+\_\+\+EDGE\+\_\+\+HIGH}

Campo de bits GPIO4\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a43a7e647ddcc186051709c0ce56ce2a9}\label{union____int0__t_a43a7e647ddcc186051709c0ce56ce2a9}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO4\_EDGE\_LOW@{GPIO4\_EDGE\_LOW}}
\index{GPIO4\_EDGE\_LOW@{GPIO4\_EDGE\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO4\_EDGE\_LOW}{GPIO4\_EDGE\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO4\+\_\+\+EDGE\+\_\+\+LOW}

Campo de bits GPIO4\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a1d5550dc1031e0ded933ddac4c7f34c3}\label{union____int0__t_a1d5550dc1031e0ded933ddac4c7f34c3}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO4\_LEVEL\_HIGH1@{GPIO4\_LEVEL\_HIGH1}}
\index{GPIO4\_LEVEL\_HIGH1@{GPIO4\_LEVEL\_HIGH1}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO4\_LEVEL\_HIGH1}{GPIO4\_LEVEL\_HIGH1}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO4\+\_\+\+LEVEL\+\_\+\+HIGH1}

Campo de bits GPIO4\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a9abe11a8f67b569e34f767bee752c157}\label{union____int0__t_a9abe11a8f67b569e34f767bee752c157}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO4\_LEVEL\_LOW@{GPIO4\_LEVEL\_LOW}}
\index{GPIO4\_LEVEL\_LOW@{GPIO4\_LEVEL\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO4\_LEVEL\_LOW}{GPIO4\_LEVEL\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO4\+\_\+\+LEVEL\+\_\+\+LOW}

Campo de bits GPIO4\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_acde486a78336db0f1c0268b64f13ee04}\label{union____int0__t_acde486a78336db0f1c0268b64f13ee04}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO5\_EDGE\_HIGH@{GPIO5\_EDGE\_HIGH}}
\index{GPIO5\_EDGE\_HIGH@{GPIO5\_EDGE\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO5\_EDGE\_HIGH}{GPIO5\_EDGE\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO5\+\_\+\+EDGE\+\_\+\+HIGH}

Campo de bits GPIO5\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_aa990d16d8ed122630db1b74b939fe616}\label{union____int0__t_aa990d16d8ed122630db1b74b939fe616}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO5\_EDGE\_LOW@{GPIO5\_EDGE\_LOW}}
\index{GPIO5\_EDGE\_LOW@{GPIO5\_EDGE\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO5\_EDGE\_LOW}{GPIO5\_EDGE\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO5\+\_\+\+EDGE\+\_\+\+LOW}

Campo de bits GPIO5\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a2d0b5c54f8c0d3656fdc81f6015605e8}\label{union____int0__t_a2d0b5c54f8c0d3656fdc81f6015605e8}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO5\_LEVEL\_HIGH@{GPIO5\_LEVEL\_HIGH}}
\index{GPIO5\_LEVEL\_HIGH@{GPIO5\_LEVEL\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO5\_LEVEL\_HIGH}{GPIO5\_LEVEL\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO5\+\_\+\+LEVEL\+\_\+\+HIGH}

Campo de bits GPIO5\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a38d92f490ddba476310dd81e58f90da4}\label{union____int0__t_a38d92f490ddba476310dd81e58f90da4}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO5\_LEVEL\_LOW@{GPIO5\_LEVEL\_LOW}}
\index{GPIO5\_LEVEL\_LOW@{GPIO5\_LEVEL\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO5\_LEVEL\_LOW}{GPIO5\_LEVEL\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO5\+\_\+\+LEVEL\+\_\+\+LOW}

Campo de bits GPIO5\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a1c84459abfc1881fdcaa82fd0d7bdb98}\label{union____int0__t_a1c84459abfc1881fdcaa82fd0d7bdb98}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO6\_EDGE\_HIGH@{GPIO6\_EDGE\_HIGH}}
\index{GPIO6\_EDGE\_HIGH@{GPIO6\_EDGE\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO6\_EDGE\_HIGH}{GPIO6\_EDGE\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO6\+\_\+\+EDGE\+\_\+\+HIGH}

Campo de bits GPIO6\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_abb9453eb08957d70610c41cb3188db12}\label{union____int0__t_abb9453eb08957d70610c41cb3188db12}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO6\_EDGE\_LOW@{GPIO6\_EDGE\_LOW}}
\index{GPIO6\_EDGE\_LOW@{GPIO6\_EDGE\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO6\_EDGE\_LOW}{GPIO6\_EDGE\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO6\+\_\+\+EDGE\+\_\+\+LOW}

Campo de bits GPIO6\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a24fee25f9ac60bc26b6298f3c8fc7b13}\label{union____int0__t_a24fee25f9ac60bc26b6298f3c8fc7b13}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO6\_LEVEL\_HIGH@{GPIO6\_LEVEL\_HIGH}}
\index{GPIO6\_LEVEL\_HIGH@{GPIO6\_LEVEL\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO6\_LEVEL\_HIGH}{GPIO6\_LEVEL\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO6\+\_\+\+LEVEL\+\_\+\+HIGH}

Campo de bits GPIO6\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_ab3e1aab19940a0a7510e86c255f51a92}\label{union____int0__t_ab3e1aab19940a0a7510e86c255f51a92}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO6\_LEVEL\_LOW@{GPIO6\_LEVEL\_LOW}}
\index{GPIO6\_LEVEL\_LOW@{GPIO6\_LEVEL\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO6\_LEVEL\_LOW}{GPIO6\_LEVEL\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO6\+\_\+\+LEVEL\+\_\+\+LOW}

Campo de bits GPIO6\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_ae4ceb99ce9bea2faaee5978710e38020}\label{union____int0__t_ae4ceb99ce9bea2faaee5978710e38020}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO7\_EDGE\_HIGH@{GPIO7\_EDGE\_HIGH}}
\index{GPIO7\_EDGE\_HIGH@{GPIO7\_EDGE\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO7\_EDGE\_HIGH}{GPIO7\_EDGE\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO7\+\_\+\+EDGE\+\_\+\+HIGH}

Campo de bits GPIO7\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_ab6c3d494d9e6516d13675e29d46972a0}\label{union____int0__t_ab6c3d494d9e6516d13675e29d46972a0}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO7\_EDGE\_LOW@{GPIO7\_EDGE\_LOW}}
\index{GPIO7\_EDGE\_LOW@{GPIO7\_EDGE\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO7\_EDGE\_LOW}{GPIO7\_EDGE\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO7\+\_\+\+EDGE\+\_\+\+LOW}

Campo de bits GPIO7\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_ade021f7d8c9967fff75121c305658dff}\label{union____int0__t_ade021f7d8c9967fff75121c305658dff}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO7\_LEVEL\_HIGH@{GPIO7\_LEVEL\_HIGH}}
\index{GPIO7\_LEVEL\_HIGH@{GPIO7\_LEVEL\_HIGH}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO7\_LEVEL\_HIGH}{GPIO7\_LEVEL\_HIGH}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO7\+\_\+\+LEVEL\+\_\+\+HIGH}

Campo de bits GPIO7\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_a578f7cb11d082ae447a6ebc9f14d7e05}\label{union____int0__t_a578f7cb11d082ae447a6ebc9f14d7e05}} 
\index{\_\_int0\_t@{\_\_int0\_t}!GPIO7\_LEVEL\_LOW@{GPIO7\_LEVEL\_LOW}}
\index{GPIO7\_LEVEL\_LOW@{GPIO7\_LEVEL\_LOW}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{GPIO7\_LEVEL\_LOW}{GPIO7\_LEVEL\_LOW}}
{\footnotesize\ttfamily uint32\+\_\+t GPIO7\+\_\+\+LEVEL\+\_\+\+LOW}

Campo de bits GPIO7\+\_\+\+LEVEL\+\_\+\+LOW para los registros INT0 \mbox{\Hypertarget{union____int0__t_adb358c20ee228eecf09b17ae8d3b2f09}\label{union____int0__t_adb358c20ee228eecf09b17ae8d3b2f09}} 
\index{\_\_int0\_t@{\_\_int0\_t}!WORD@{WORD}}
\index{WORD@{WORD}!\_\_int0\_t@{\_\_int0\_t}}
\doxysubsubsection{\texorpdfstring{WORD}{WORD}}
{\footnotesize\ttfamily uint32\+\_\+t WORD}



La documentación para esta unión fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_i_o_b_a_n_k0___l_i_b_8h}{IOBANK0\+\_\+\+LIB.\+h}}\end{DoxyCompactItemize}
