<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/attrib04_net_var.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib04_net_var.v</a>
defines: 
time_elapsed: 0.021s
ram usage: 9968 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/attrib04_net_var.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib04_net_var.v</a>
module bar (
	clk,
	rst,
	inp,
	out
);
	input wire clk;
	input wire rst;
	input wire inp;
	output reg out;
	(* this_is_a_prescaler *) reg [7:0] counter;
	(* temp_wire *) wire out_val;
	always @(posedge clk) counter &lt;= counter + 1;
	assign out_val = inp ^ counter[4];
	always @(posedge clk)
		if (rst)
			out &lt;= 1&#39;d0;
		else
			out &lt;= out_val;
endmodule
module foo (
	clk,
	rst,
	inp,
	out
);
	input wire clk;
	input wire rst;
	input wire inp;
	output wire out;
	bar bar_instance(
		clk,
		rst,
		inp,
		out
	);
endmodule

</pre>
</body>