#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sun May 19 11:20:49 2019
# Process ID: 7800
# Current directory: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10956 E:\M10702114\ntust_HSCodesign_et5342701\fpga\barrage_game\barrage_game.xpr
# Log file: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/vivado.log
# Journal file: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.xpr
INFO: [Project 1-313] Project file moved from 'E:/M10702114/ntust_HSCodesign_et5342701/barrage_game' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/M10702114/ntust_HSCodesign_et5342701/fpga/ip_repo/controlanddisplayIP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 800.191 ; gain = 161.215
open_bd_design {E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <system> from BD file <E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 852.160 ; gain = 10.453
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:controlanddisplayIP:1.0 controlanddisplayIP_0
endgroup
ipx::edit_ip_in_project -upgrade true -name controlanddisplayIP_v1_0_project -directory E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.tmp/controlanddisplayIP_v1_0_project e:/M10702114/ntust_HSCodesign_et5342701/fpga/ip_repo/controlanddisplayIP_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/m10702114/ntust_hscodesign_et5342701/fpga/barrage_game/barrage_game.tmp/controlanddisplayip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/M10702114/ntust_HSCodesign_et5342701/fpga/ip_repo/controlanddisplayIP_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
close [ open E:/M10702114/ntust_HSCodesign_et5342701/fpga/ip_repo/controlanddisplayIP_1.0/hdl/Controller.v w ]
add_files E:/M10702114/ntust_HSCodesign_et5342701/fpga/ip_repo/controlanddisplayIP_1.0/hdl/Controller.v
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/M10702114/ntust_HSCodesign_et5342701/fpga/ip_repo/controlanddisplayIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/M10702114/ntust_HSCodesign_et5342701/fpga/ip_repo/controlanddisplayIP_1.0'
delete_bd_objs [get_bd_cells controlanddisplayIP_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:controlanddisplayIP:1.0 controlanddisplayIP_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins controlanddisplayIP_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</controlanddisplayIP_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
startgroup
create_bd_port -dir I -from 7 -to 0 SW
connect_bd_net [get_bd_pins /controlanddisplayIP_0/SW] [get_bd_ports SW]
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 BUTTON
connect_bd_net [get_bd_pins /controlanddisplayIP_0/BUTTON] [get_bd_ports BUTTON]
endgroup
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /controlanddisplayIP_0/LED] [get_bd_ports LED]
endgroup
save_bd_design
Wrote  : <E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
file mkdir E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/constrs_1
file mkdir E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/constrs_1/new
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/constrs_1/new/Controller.xdc
close [ open E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/constrs_1/new/Controller.xdc w ]
add_files -fileset constrs_1 E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/constrs_1/new/Controller.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Verilog Output written to : E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controlanddisplayIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/hdl/system.hwdef
[Sun May 19 12:32:42 2019] Launched system_auto_pc_0_synth_1, system_controlanddisplayIP_0_1_synth_1, system_rst_ps7_0_100M_0_synth_1, synth_1...
Run output will be captured here:
system_auto_pc_0_synth_1: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/system_auto_pc_0_synth_1/runme.log
system_controlanddisplayIP_0_1_synth_1: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/system_controlanddisplayIP_0_1_synth_1/runme.log
system_rst_ps7_0_100M_0_synth_1: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
synth_1: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/synth_1/runme.log
[Sun May 19 12:32:42 2019] Launched impl_1...
Run output will be captured here: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1086.773 ; gain = 112.219
reset_run synth_1
reset_run system_auto_pc_0_synth_1
reset_run system_controlanddisplayIP_0_1_synth_1
reset_run system_rst_ps7_0_100M_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 12:35:11 2019] Launched system_auto_pc_0_synth_1, system_controlanddisplayIP_0_1_synth_1, system_rst_ps7_0_100M_0_synth_1, synth_1...
Run output will be captured here:
system_auto_pc_0_synth_1: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/system_auto_pc_0_synth_1/runme.log
system_controlanddisplayIP_0_1_synth_1: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/system_controlanddisplayIP_0_1_synth_1/runme.log
system_rst_ps7_0_100M_0_synth_1: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
synth_1: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/synth_1/runme.log
[Sun May 19 12:35:11 2019] Launched impl_1...
Run output will be captured here: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/impl_1/runme.log
file mkdir E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.sdk
file copy -force E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/impl_1/system_wrapper.sysdef E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.sdk/system_wrapper.hdf

launch_sdk -workspace E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.sdk -hwspec E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.sdk -hwspec E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 19 13:24:26 2019...
