// Seed: 1940137486
module module_0 (
    output tri  id_0,
    output tri1 id_1,
    output wand id_2,
    input  wor  id_3,
    input  tri  id_4
);
  wire id_6;
  assign module_2.id_6 = 0;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 #(
    parameter id_6 = 32'd7,
    parameter id_7 = 32'd74
) (
    output uwire id_0,
    input  wand  id_1,
    output wand  id_2
);
  assign id_2 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_1
  );
  wire id_5;
  defparam id_6.id_7 = 1;
  wire id_8;
endmodule
