---
title: "Patents"
date: 2019-03-29
---

#### Method and system for estimating the reliability of blacklists of botnet-infected computers

- US patent 8,516,595.
- Issued Aug 20, 2013
- [See patent.](http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PALL&p=1&u=%2Fnetahtml%2FPTO%2Fsrchnum.htm&r=1&f=G&l=50&s1=8516595.PN.&OS=PN/8516595&RS=PN/8516595)

#### Versatile logic element and logic array block

- US patent 7,218,133
- Issued May 15, 2007 
- [See patent.](http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PALL&p=1&u=%2Fnetahtml%2FPTO%2Fsrchnum.htm&r=1&f=G&l=50&s1=7218133.PN.&OS=PN/7218133&RS=PN/7218133)

#### Routing Architecture For A Programmable Logic Device

- US patent 6,970,014 
- Issued Nov 29, 2005
- [See patent.](http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PALL&p=1&u=%2Fnetahtml%2FPTO%2Fsrchnum.htm&r=1&f=G&l=50&s1=6970014.PN.&OS=PN/6970014&RS=PN/6970014)
