#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000029094786f90 .scope module, "reg_files_tb" "reg_files_tb" 2 5;
 .timescale -9 -10;
v0000029094784890_0 .var "addr1", 4 0;
v00000290947846b0_0 .var "addr2", 4 0;
v0000029094784d90_0 .var "clk", 0 0;
v0000029094784bb0_0 .net "data1", 31 0, L_000002909478ece0;  1 drivers
v0000029094784750_0 .net "data2", 31 0, L_000002909478ec00;  1 drivers
v0000029094784430_0 .var "rst", 0 0;
v00000290947849d0_0 .var "waddr", 4 0;
v00000290947847f0_0 .var "wd", 31 0;
v0000029094783f30_0 .var "we", 0 0;
S_0000029094787120 .scope module, "uut" "reg_files" 2 16, 3 3 0, S_0000029094786f90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "addr1";
    .port_info 3 /INPUT 5 "addr2";
    .port_info 4 /OUTPUT 32 "data1";
    .port_info 5 /OUTPUT 32 "data2";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 32 "wd";
    .port_info 8 /INPUT 5 "waddr";
L_000002909478ece0/d .functor BUFZ 32, L_0000029094784a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002909478ece0 .delay 32 (10,10,10) L_000002909478ece0/d;
L_000002909478ec00/d .functor BUFZ 32, L_00000290947841b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002909478ec00 .delay 32 (10,10,10) L_000002909478ec00/d;
v000002909486ba10_0 .net *"_ivl_0", 31 0, L_0000029094784a70;  1 drivers
v000002909486bcc0_0 .net *"_ivl_10", 6 0, L_0000029094783fd0;  1 drivers
L_00000290947e18c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002909486bd60_0 .net *"_ivl_13", 1 0, L_00000290947e18c0;  1 drivers
v00000290947872b0_0 .net *"_ivl_2", 6 0, L_0000029094784cf0;  1 drivers
L_00000290947e1878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029094787350_0 .net *"_ivl_5", 1 0, L_00000290947e1878;  1 drivers
v0000029094752d20_0 .net *"_ivl_8", 31 0, L_00000290947841b0;  1 drivers
v0000029094752dc0_0 .net "addr1", 4 0, v0000029094784890_0;  1 drivers
v0000029094752e60_0 .net "addr2", 4 0, v00000290947846b0_0;  1 drivers
v0000029094752f00_0 .net "clk", 0 0, v0000029094784d90_0;  1 drivers
v0000029094784250_0 .net "data1", 31 0, L_000002909478ece0;  alias, 1 drivers
v0000029094784930_0 .net "data2", 31 0, L_000002909478ec00;  alias, 1 drivers
v0000029094783e90_0 .var/i "i", 31 0;
v0000029094784c50 .array "mem", 0 31, 31 0;
v0000029094784070_0 .net "rst", 0 0, v0000029094784430_0;  1 drivers
v0000029094784610_0 .net "waddr", 4 0, v00000290947849d0_0;  1 drivers
v0000029094784110_0 .net "wd", 31 0, v00000290947847f0_0;  1 drivers
v0000029094784570_0 .net "we", 0 0, v0000029094783f30_0;  1 drivers
E_00000290947789d0 .event posedge, v0000029094752f00_0;
L_0000029094784a70 .array/port v0000029094784c50, L_0000029094784cf0;
L_0000029094784cf0 .concat [ 5 2 0 0], v0000029094784890_0, L_00000290947e1878;
L_00000290947841b0 .array/port v0000029094784c50, L_0000029094783fd0;
L_0000029094783fd0 .concat [ 5 2 0 0], v00000290947846b0_0, L_00000290947e18c0;
    .scope S_0000029094787120;
T_0 ;
    %wait E_00000290947789d0;
    %load/vec4 v0000029094784070_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029094783e90_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000029094783e90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %ix/getv/s 3, v0000029094783e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029094784c50, 0, 4;
    %load/vec4 v0000029094783e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029094783e90_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029094784570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 3 24 "$display", $time, "Writing to register %d", v0000029094784610_0 {0 0 0};
    %delay 20, 0;
    %load/vec4 v0000029094784110_0;
    %load/vec4 v0000029094784610_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029094784c50, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029094786f90;
T_1 ;
    %delay 50, 0;
    %load/vec4 v0000029094784d90_0;
    %inv;
    %store/vec4 v0000029094784d90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029094786f90;
T_2 ;
    %vpi_call 2 34 "$dumpfile", "tb_reg_files.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029094786f90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029094784d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029094784430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029094783f30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000290947849d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029094784890_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000290947846b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000290947847f0_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029094784430_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029094784430_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000290947849d0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000290947847f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029094783f30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000029094784890_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000290947846b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029094783f30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000290947849d0_0, 0, 5;
    %pushi/vec4 2882400018, 0, 32;
    %store/vec4 v00000290947847f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029094783f30_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000029094784890_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000290947846b0_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029094783f30_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000029094786f90;
T_3 ;
    %vpi_call 2 83 "$monitor", "Time: ", $time, "| clk: %b | rst: %b | we: %b | waddr: %b | addr1: %b | addr2: %b | wd: %h | data1: %h | data2: %h", v0000029094784d90_0, v0000029094784430_0, v0000029094783f30_0, v00000290947849d0_0, v0000029094784890_0, v00000290947846b0_0, v00000290947847f0_0, v0000029094784bb0_0, v0000029094784750_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_files_tb.v";
    "./reg_files.v";
