// Seed: 2290018633
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always @(posedge id_1 + id_2 or id_2) begin : LABEL_0
    id_2 = 1'h0;
  end
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wire id_2,
    output tri id_3,
    input supply1 id_4,
    output uwire id_5,
    output tri id_6,
    input supply1 id_7,
    output wire id_8,
    input wire id_9,
    input wor id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
  always @(posedge id_4) id_6 = 1;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  assign modCall_1.id_1 = 0;
  assign id_14 = id_12;
endmodule
