module Register_EX_MEM
(
	//classic
	input clk,
	input reset,
	input  [31:0] ReadData2_input,
	input  [4:0] WriteRegister_input,
	input  [31:0] PC4PlusBranchAddr_input,
	input  [31:0] ALUResult_input,
	input zero_input,
	//control signals	
   input Jr_input,
   input Jal_input,
   input Jump_input,
	input BranchEQ_input,
	input BranchNE_input,
	input MemRead_input,
	input MemToReg_input,
	input MemWrite_input,
	input RegWrite_input,
	
	//classic
	output  [31:0] PC4PlusBranchAddr_output,
	output  [31:0] ReadData2_output,
	output  [4:0] WriteRegister_output,
	output  [31:0] ALUResult_output,
	output zero_output,
	//control signals	
   output Jr_output,
   output Jal_output,
   output Jump_output,
	output BranchEQ_output,
	output BranchNE_output,
	output MemRead_output,
	output MemToReg_output,
	output MemWrite_output,
	output RegWrite_output,
);

always@(negedge reset or posedge clk) begin
	if(reset==0)
		begin		
			PC4PlusBranchAddr_output  <= 0;
			ReadData2_output <= 0;
			WriteRegister_output <= 0;
			ALUResult_output <= 0;
			zero_output <= 0;
			Jr_output <= 0;
			Jal_output <= 0;
			Jump_output <= 0;
			BranchEQ_output <= 0;
			BranchNE_output <= 0;
			MemRead_output <= 0;
			MemToReg_output <= 0;
			MemWrite_output <= 0;
			RegWrite_output <= 0;
		end
	else 
		begin
			PC4PlusBranchAddr_output  <= PC4PlusBranchAddr_input;
			ReadData1_output <= ReadData1_input;
			WriteRegister_output <= WriteRegister_input;
			ALUResult_output <= ALUResult_input;
			zero_output <= zero_input;
			Jr_output <= Jr_input;
			Jal_output <= Jal_input;
			Jump_output <= Jump_input;
			BranchEQ_output <= BranchEQ_input;
			BranchNE_output <= BranchNE_input;
			MemRead_output <= MemRead_input;
			MemToReg_output <= MemToReg_input;
			MemWrite_output <= MemWrite_input;
			RegWrite_output <= RegWrite_input;

		end
end

endmodule
//register//