INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/Data_sniffer_v2/Data_sniffer_v2.srcs/sim_1/new/StateMachine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine_tb
