Summary
======
Overall execution cycle = 140105600
Total execution cycles per core:
- Processor 0 = 136726415
- Processor 1 = 140105600
- Processor 2 = 27723221
- Processor 3 = 138705580
======
Number of compute cycles per core:
- Processor 0 = 17729254
- Processor 1 = 17120545
- Processor 2 = 17556877
- Processor 3 = 17140113
======
Number of load/store instructions per core:
- Processor 0: Load = 2380720, Store = 889412
- Processor 1: Load = 2388005, Store = 899247
- Processor 2: Load = 74523, Store = 43175
- Processor 3: Load = 2416052, Store = 908867
======
Number of idle cycles
- Processor 0 = 118997161
- Processor 1 = 122985055
- Processor 2 = 10166344
- Processor 3 = 121565467
======
Data cache miss rate for each core
- Processor 0 = 0.3585488292215727 (1172502/3270132)
- Processor 1 = 0.36086129082893553 (1186242/3287252)
- Processor 2 = 0.47438359190470525 (55834/117698)
- Processor 3 = 0.36037148574145716 (1198206/3324919)
======
Amount of Data traffic in bytes on the bus
= 8941184
======
Number of invalidations or updates on the bus
= 246732
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2431740, numSharedAccess = 838392
- Cache 1: numPrivateAccess = 2770183, numSharedAccess = 517069
- Cache 2: numPrivateAccess = 96748, numSharedAccess = 20950
- Cache 3: numPrivateAccess = 2551185, numSharedAccess = 773734
======
Number of times each state is entered
- Cache 0: numO = 36
- Cache 1: numO = 1
- Cache 2: numO = 624
- Cache 3: numO = 1
