WARNING | 2018-04-08 20:50:20,127 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:50:20,143 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:50:20,153 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/vpsignd_xmm_xmm_xmm/vpsignd_xmm_xmm_xmm.o
IRSB {
   t0:Ity_V128 t1:Ity_V128 t2:Ity_I64 t3:Ity_I64 t4:Ity_I64 t5:Ity_I64 t6:Ity_I64 t7:Ity_I64 t8:Ity_I64 t9:Ity_I64 t10:Ity_I64 t11:Ity_I64 t12:Ity_I64 t13:Ity_I64 t14:Ity_I64 t15:Ity_I64 t16:Ity_I64 t17:Ity_I64 t18:Ity_V128 t19:Ity_I64 t20:Ity_I64 t21:Ity_I64 t22:Ity_I64

   00 | ------ IMark(0x400000, 5, 0) ------
   01 | t0 = GET:V128(xmm2)
   02 | t1 = GET:V128(xmm3)
   03 | t2 = V128to64(t0)
   04 | t3 = V128HIto64(t0)
   05 | t4 = V128to64(t1)
   06 | t5 = V128HIto64(t1)
   07 | t6 = Sub32x2(0x0000000000000000,t2)
   08 | t7 = CmpGT32Sx2(0x0000000000000000,t4)
   09 | t8 = CmpGT32Sx2(t4,0x0000000000000000)
   10 | t9 = Sub32x2(0x0000000000000000,t3)
   11 | t10 = CmpGT32Sx2(0x0000000000000000,t5)
   12 | t11 = CmpGT32Sx2(t5,0x0000000000000000)
   13 | t12 = And64(t6,t7)
   14 | t13 = And64(t2,t8)
   15 | t14 = Or64(t13,t12)
   16 | t15 = And64(t9,t10)
   17 | t16 = And64(t3,t11)
   18 | t17 = Or64(t16,t15)
   19 | t18 = 64HLtoV128(t17,t14)
   20 | PUT(xmm1) = t18
   21 | PUT(272) = 0
   22 | PUT(pc) = 0x0000000000400005
   23 | ------ IMark(0x400005, 1, 0) ------
   24 | t19 = GET:I64(rsp)
   25 | t20 = LDle:I64(t19)
   26 | t21 = Add64(t19,0x0000000000000008)
   27 | PUT(rsp) = t21
   28 | t22 = Sub64(t21,0x0000000000000080)
   29 | ====== AbiHint(0xt22, 128, t20) ======
   NEXT: PUT(rip) = t20; Ijk_Ret
}
