strict digraph "" {
	node [label="\N"];
	"384:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f030bf4c390>",
		def_var="['alu_out']",
		fillcolor=deepskyblue,
		label="384:AS
alu_out = ((and_AB || or_AB) && (!sl_AB && !sr_AB))? carry_out[ALU_WIDTH:1] : 
(sl_AB || sr_AB)? shifter_out : adder_out;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['and_AB', 'or_AB', 'sl_AB', 'sr_AB', 'carry_out', 'sl_AB', 'sr_AB', 'shifter_out', 'adder_out']"];
}
