{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568330185585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568330185586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 20:16:25 2019 " "Processing started: Thu Sep 12 20:16:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568330185586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568330185586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula_20190912 -c aula_20190912 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula_20190912 -c aula_20190912" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568330185587 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1568330186192 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "aula_20190912_qsys.qsys " "Elaborating Qsys system entity \"aula_20190912_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568330186296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:27 Progress: Loading aula_20190912/aula_20190912_qsys.qsys " "2019.09.12.20:16:27 Progress: Loading aula_20190912/aula_20190912_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330187291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:27 Progress: Reading input file " "2019.09.12.20:16:27 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330187561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:27 Progress: Adding clk_0 \[clock_source 13.0\] " "2019.09.12.20:16:27 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330187621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:27 Progress: Parameterizing module clk_0 " "2019.09.12.20:16:27 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330187831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:27 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\] " "2019.09.12.20:16:27 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330187831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Parameterizing module nios2_qsys_0 " "2019.09.12.20:16:28 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2019.09.12.20:16:28 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Parameterizing module onchip_memory2_0 " "2019.09.12.20:16:28 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2019.09.12.20:16:28 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Parameterizing module jtag_uart_0 " "2019.09.12.20:16:28 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Adding key \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.12.20:16:28 Progress: Adding key \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Parameterizing module key " "2019.09.12.20:16:28 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Adding sw \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.12.20:16:28 Progress: Adding sw \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Parameterizing module sw " "2019.09.12.20:16:28 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Adding ledg \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.12.20:16:28 Progress: Adding ledg \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Parameterizing module ledg " "2019.09.12.20:16:28 Progress: Parameterizing module ledg" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Adding ledr \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.12.20:16:28 Progress: Adding ledr \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Parameterizing module ledr " "2019.09.12.20:16:28 Progress: Parameterizing module ledr" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Adding dado \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.12.20:16:28 Progress: Adding dado \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Parameterizing module dado " "2019.09.12.20:16:28 Progress: Parameterizing module dado" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Adding tipo \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.12.20:16:28 Progress: Adding tipo \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Parameterizing module tipo " "2019.09.12.20:16:28 Progress: Parameterizing module tipo" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Adding local \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.12.20:16:28 Progress: Adding local \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Parameterizing module local " "2019.09.12.20:16:28 Progress: Parameterizing module local" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Adding grava \[altera_avalon_pio 13.0.1.99.2\] " "2019.09.12.20:16:28 Progress: Adding grava \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Parameterizing module grava " "2019.09.12.20:16:28 Progress: Parameterizing module grava" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:28 Progress: Building connections " "2019.09.12.20:16:28 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330188910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:29 Progress: Parameterizing connections " "2019.09.12.20:16:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330189311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:29 Progress: Validating " "2019.09.12.20:16:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330189316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.20:16:30 Progress: Done reading input file " "2019.09.12.20:16:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330190180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula_20190912_qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Aula_20190912_qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330190581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula_20190912_qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Aula_20190912_qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330190581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula_20190912_qsys: Generating aula_20190912_qsys \"aula_20190912_qsys\" for QUARTUS_SYNTH " "Aula_20190912_qsys: Generating aula_20190912_qsys \"aula_20190912_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330191757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 12 modules, 45 connections " "Pipeline_bridge_swap_transform: After transform: 12 modules, 45 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330192065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330192076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 25 modules, 84 connections " "Merlin_translator_transform: After transform: 25 modules, 84 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330192694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 50 modules, 208 connections " "Merlin_domain_transform: After transform: 50 modules, 208 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330193495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 63 modules, 247 connections " "Merlin_router_transform: After transform: 63 modules, 247 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330193769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 64 modules, 249 connections " "Reset_adaptation_transform: After transform: 64 modules, 249 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330193854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 89 modules, 319 connections " "Merlin_network_to_switch_transform: After transform: 89 modules, 319 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330194132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 89 modules, 319 connections " "Merlin_mm_transform: After transform: 89 modules, 319 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330194226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 90 modules, 322 connections " "Merlin_interrupt_mapper_transform: After transform: 90 modules, 322 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330194271 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195143 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195143 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195143 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195143 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195143 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195145 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195145 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195145 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195145 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195145 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195150 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195150 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195150 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195150 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195150 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195151 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195151 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195151 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195151 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195151 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195151 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195152 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195152 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195152 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195152 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195152 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195153 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195153 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195153 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195153 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195153 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195154 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195154 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195154 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195154 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195161 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195162 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195162 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195162 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195163 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195163 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195163 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195163 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195164 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195164 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195164 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195165 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195165 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195165 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195165 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195166 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195166 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195166 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195167 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195167 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195167 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195167 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195168 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195168 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195168 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195168 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula_20190912_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'aula_20190912_qsys_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'aula_20190912_qsys_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula_20190912_qsys_nios2_qsys_0 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0001_nios2_qsys_0_gen//aula_20190912_qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula_20190912_qsys_nios2_qsys_0 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0001_nios2_qsys_0_gen//aula_20190912_qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330195699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.09.12 20:16:36 (*) Starting Nios II generation " "Nios2_qsys_0: # 2019.09.12 20:16:36 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.09.12 20:16:36 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2019.09.12 20:16:36 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   Couldn't query license setup in Quartus directory C:/altera/web_13.0sp1/quartus " "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   Couldn't query license setup in Quartus directory C:/altera/web_13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2019.09.12 20:16:37 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.09.12 20:16:38 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2019.09.12 20:16:38 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.09.12 20:16:38 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2019.09.12 20:16:38 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.09.12 20:16:42 (*) Done Nios II generation " "Nios2_qsys_0: # 2019.09.12 20:16:42 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'aula_20190912_qsys_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'aula_20190912_qsys_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"aula_20190912_qsys\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"aula_20190912_qsys\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'aula_20190912_qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'aula_20190912_qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula_20190912_qsys_onchip_memory2_0 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0002_onchip_memory2_0_gen//aula_20190912_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula_20190912_qsys_onchip_memory2_0 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0002_onchip_memory2_0_gen//aula_20190912_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'aula_20190912_qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'aula_20190912_qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"aula_20190912_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"aula_20190912_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'aula_20190912_qsys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'aula_20190912_qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula_20190912_qsys_jtag_uart_0 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0003_jtag_uart_0_gen//aula_20190912_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula_20190912_qsys_jtag_uart_0 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0003_jtag_uart_0_gen//aula_20190912_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330202818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'aula_20190912_qsys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'aula_20190912_qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330203318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"aula_20190912_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"aula_20190912_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330203334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'aula_20190912_qsys_key' " "Key: Starting RTL generation for module 'aula_20190912_qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330203350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_key --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0004_key_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0004_key_gen//aula_20190912_qsys_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_key --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0004_key_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0004_key_gen//aula_20190912_qsys_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330203350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'aula_20190912_qsys_key' " "Key: Done RTL generation for module 'aula_20190912_qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330203662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"key\" " "Key: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330203662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'aula_20190912_qsys_sw' " "Sw: Starting RTL generation for module 'aula_20190912_qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330203678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_sw --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0005_sw_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0005_sw_gen//aula_20190912_qsys_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_sw --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0005_sw_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0005_sw_gen//aula_20190912_qsys_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330203678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'aula_20190912_qsys_sw' " "Sw: Done RTL generation for module 'aula_20190912_qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330203975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"sw\" " "Sw: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330203975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg: Starting RTL generation for module 'aula_20190912_qsys_ledg' " "Ledg: Starting RTL generation for module 'aula_20190912_qsys_ledg'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330203990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_ledg --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0006_ledg_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0006_ledg_gen//aula_20190912_qsys_ledg_component_configuration.pl  --do_build_sim=0  \] " "Ledg:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_ledg --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0006_ledg_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0006_ledg_gen//aula_20190912_qsys_ledg_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330203990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg: Done RTL generation for module 'aula_20190912_qsys_ledg' " "Ledg: Done RTL generation for module 'aula_20190912_qsys_ledg'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330204303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"ledg\" " "Ledg: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"ledg\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330204318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dado: Starting RTL generation for module 'aula_20190912_qsys_dado' " "Dado: Starting RTL generation for module 'aula_20190912_qsys_dado'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330204318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dado:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_dado --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0007_dado_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0007_dado_gen//aula_20190912_qsys_dado_component_configuration.pl  --do_build_sim=0  \] " "Dado:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_dado --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0007_dado_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0007_dado_gen//aula_20190912_qsys_dado_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330204318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dado: Done RTL generation for module 'aula_20190912_qsys_dado' " "Dado: Done RTL generation for module 'aula_20190912_qsys_dado'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330204615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dado: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"dado\" " "Dado: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"dado\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330204631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tipo: Starting RTL generation for module 'aula_20190912_qsys_tipo' " "Tipo: Starting RTL generation for module 'aula_20190912_qsys_tipo'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330204631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tipo:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_tipo --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0008_tipo_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0008_tipo_gen//aula_20190912_qsys_tipo_component_configuration.pl  --do_build_sim=0  \] " "Tipo:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_tipo --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0008_tipo_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0008_tipo_gen//aula_20190912_qsys_tipo_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330204631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tipo: Done RTL generation for module 'aula_20190912_qsys_tipo' " "Tipo: Done RTL generation for module 'aula_20190912_qsys_tipo'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330204943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tipo: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"tipo\" " "Tipo: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"tipo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330204943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Local: Starting RTL generation for module 'aula_20190912_qsys_local' " "Local: Starting RTL generation for module 'aula_20190912_qsys_local'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330204959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Local:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_local --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0009_local_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0009_local_gen//aula_20190912_qsys_local_component_configuration.pl  --do_build_sim=0  \] " "Local:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_local --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0009_local_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0009_local_gen//aula_20190912_qsys_local_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330204959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Local: Done RTL generation for module 'aula_20190912_qsys_local' " "Local: Done RTL generation for module 'aula_20190912_qsys_local'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Local: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"local\" " "Local: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"local\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Grava: Starting RTL generation for module 'aula_20190912_qsys_grava' " "Grava: Starting RTL generation for module 'aula_20190912_qsys_grava'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Grava:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_grava --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0010_grava_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0010_grava_gen//aula_20190912_qsys_grava_component_configuration.pl  --do_build_sim=0  \] " "Grava:   Generation command is \[exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20190912_qsys_grava --dir=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0010_grava_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8151_1298391371343358154.dir/0010_grava_gen//aula_20190912_qsys_grava_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Grava: Done RTL generation for module 'aula_20190912_qsys_grava' " "Grava: Done RTL generation for module 'aula_20190912_qsys_grava'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Grava: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"grava\" " "Grava: \"aula_20190912_qsys\" instantiated altera_avalon_pio \"grava\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"aula_20190912_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"aula_20190912_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"aula_20190912_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"aula_20190912_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"aula_20190912_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"aula_20190912_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"aula_20190912_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"aula_20190912_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"aula_20190912_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"aula_20190912_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"aula_20190912_qsys\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"aula_20190912_qsys\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"aula_20190912_qsys\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"aula_20190912_qsys\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"aula_20190912_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"aula_20190912_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"aula_20190912_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"aula_20190912_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"aula_20190912_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"aula_20190912_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"aula_20190912_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"aula_20190912_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"aula_20190912_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"aula_20190912_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330205996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"aula_20190912_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"aula_20190912_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330206018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula_20190912_qsys: Done aula_20190912_qsys\" with 24 modules, 125 files, 2525805 bytes " "Aula_20190912_qsys: Done aula_20190912_qsys\" with 24 modules, 125 files, 2525805 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1568330206021 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "aula_20190912_qsys.qsys " "Finished elaborating Qsys system entity \"aula_20190912_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568330207042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_tipo.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_tipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_tipo " "Found entity 1: aula_20190912_qsys_tipo" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_tipo.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_tipo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_sw " "Found entity 1: aula_20190912_qsys_sw" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_sw.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_rsp_xbar_mux " "Found entity 1: aula_20190912_qsys_rsp_xbar_mux" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_rsp_xbar_demux " "Found entity 1: aula_20190912_qsys_rsp_xbar_demux" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_rsp_xbar_demux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_onchip_memory2_0 " "Found entity 1: aula_20190912_qsys_onchip_memory2_0" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_onchip_memory2_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_test_bench " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_test_bench" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_oci_test_bench " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_oci_test_bench" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_tck" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_register_bank_a_module " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_register_bank_a_module" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula_20190912_qsys_nios2_qsys_0_register_bank_b_module " "Found entity 2: aula_20190912_qsys_nios2_qsys_0_register_bank_b_module" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula_20190912_qsys_nios2_qsys_0_nios2_oci_debug " "Found entity 3: aula_20190912_qsys_nios2_qsys_0_nios2_oci_debug" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula_20190912_qsys_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: aula_20190912_qsys_nios2_qsys_0_ociram_sp_ram_module" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula_20190912_qsys_nios2_qsys_0_nios2_ocimem " "Found entity 5: aula_20190912_qsys_nios2_qsys_0_nios2_ocimem" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "6 aula_20190912_qsys_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: aula_20190912_qsys_nios2_qsys_0_nios2_avalon_reg" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "7 aula_20190912_qsys_nios2_qsys_0_nios2_oci_break " "Found entity 7: aula_20190912_qsys_nios2_qsys_0_nios2_oci_break" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "8 aula_20190912_qsys_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: aula_20190912_qsys_nios2_qsys_0_nios2_oci_xbrk" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "9 aula_20190912_qsys_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: aula_20190912_qsys_nios2_qsys_0_nios2_oci_dbrk" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "10 aula_20190912_qsys_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: aula_20190912_qsys_nios2_qsys_0_nios2_oci_itrace" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "11 aula_20190912_qsys_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: aula_20190912_qsys_nios2_qsys_0_nios2_oci_td_mode" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "12 aula_20190912_qsys_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: aula_20190912_qsys_nios2_qsys_0_nios2_oci_dtrace" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "13 aula_20190912_qsys_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: aula_20190912_qsys_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "14 aula_20190912_qsys_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: aula_20190912_qsys_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "15 aula_20190912_qsys_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: aula_20190912_qsys_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "16 aula_20190912_qsys_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: aula_20190912_qsys_nios2_qsys_0_nios2_oci_fifo" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "17 aula_20190912_qsys_nios2_qsys_0_nios2_oci_pib " "Found entity 17: aula_20190912_qsys_nios2_qsys_0_nios2_oci_pib" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "18 aula_20190912_qsys_nios2_qsys_0_nios2_oci_im " "Found entity 18: aula_20190912_qsys_nios2_qsys_0_nios2_oci_im" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "19 aula_20190912_qsys_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: aula_20190912_qsys_nios2_qsys_0_nios2_performance_monitors" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "20 aula_20190912_qsys_nios2_qsys_0_nios2_oci " "Found entity 20: aula_20190912_qsys_nios2_qsys_0_nios2_oci" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""} { "Info" "ISGN_ENTITY_NAME" "21 aula_20190912_qsys_nios2_qsys_0 " "Found entity 21: aula_20190912_qsys_nios2_qsys_0" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_local.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_local.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_local " "Found entity 1: aula_20190912_qsys_local" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_local.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_local.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_ledg " "Found entity 1: aula_20190912_qsys_ledg" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_ledg.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_key " "Found entity 1: aula_20190912_qsys_key" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_key.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: aula_20190912_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207269 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula_20190912_qsys_jtag_uart_0_scfifo_w " "Found entity 2: aula_20190912_qsys_jtag_uart_0_scfifo_w" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207269 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula_20190912_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: aula_20190912_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207269 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula_20190912_qsys_jtag_uart_0_scfifo_r " "Found entity 4: aula_20190912_qsys_jtag_uart_0_scfifo_r" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207269 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula_20190912_qsys_jtag_uart_0 " "Found entity 5: aula_20190912_qsys_jtag_uart_0" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_irq_mapper " "Found entity 1: aula_20190912_qsys_irq_mapper" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_irq_mapper.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula_20190912_qsys_id_router.sv(48) " "Verilog HDL Declaration information at aula_20190912_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568330207283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula_20190912_qsys_id_router.sv(49) " "Verilog HDL Declaration information at aula_20190912_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568330207283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_id_router_default_decode " "Found entity 1: aula_20190912_qsys_id_router_default_decode" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207285 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula_20190912_qsys_id_router " "Found entity 2: aula_20190912_qsys_id_router" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_grava.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_grava.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_grava " "Found entity 1: aula_20190912_qsys_grava" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_grava.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_grava.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_dado.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_dado.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_dado " "Found entity 1: aula_20190912_qsys_dado" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_dado.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_dado.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_cmd_xbar_mux " "Found entity 1: aula_20190912_qsys_cmd_xbar_mux" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_cmd_xbar_demux " "Found entity 1: aula_20190912_qsys_cmd_xbar_demux" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula_20190912_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at aula_20190912_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568330207335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula_20190912_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at aula_20190912_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568330207335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_addr_router_default_decode " "Found entity 1: aula_20190912_qsys_addr_router_default_decode" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207350 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula_20190912_qsys_addr_router " "Found entity 2: aula_20190912_qsys_addr_router" {  } { { "aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/aula_20190912_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "aula_20190912_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "aula_20190912_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "aula_20190912_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "aula_20190912_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "aula_20190912_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "aula_20190912_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "aula_20190912_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula_20190912_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "aula_20190912_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207413 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "aula_20190912_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "aula_20190912_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330207429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330207429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/aula_20190912_qsys_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/aula_20190912_qsys_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_20190912_qsys_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: aula_20190912_qsys_onchip_memory2_0_s1_translator-rtl" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208007 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_onchip_memory2_0_s1_translator " "Found entity 1: aula_20190912_qsys_onchip_memory2_0_s1_translator" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208007 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_translator" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_20190912_qsys_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: aula_20190912_qsys_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208022 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_instruction_master_translator " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_instruction_master_translator" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_20190912_qsys_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: aula_20190912_qsys_nios2_qsys_0_data_master_translator-rtl" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208022 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_data_master_translator " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_data_master_translator" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/aula_20190912_qsys_ledg_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/aula_20190912_qsys_ledg_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_20190912_qsys_ledg_s1_translator-rtl " "Found design unit 1: aula_20190912_qsys_ledg_s1_translator-rtl" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_ledg_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208038 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_ledg_s1_translator " "Found entity 1: aula_20190912_qsys_ledg_s1_translator" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_ledg_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_ledg_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/aula_20190912_qsys_key_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/aula_20190912_qsys_key_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_20190912_qsys_key_s1_translator-rtl " "Found design unit 1: aula_20190912_qsys_key_s1_translator-rtl" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_key_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208038 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_key_s1_translator " "Found entity 1: aula_20190912_qsys_key_s1_translator" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_key_s1_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_key_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/aula_20190912_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/aula_20190912_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_20190912_qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: aula_20190912_qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208038 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: aula_20190912_qsys_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912_qsys/synthesis/aula_20190912_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_20190912_qsys/synthesis/aula_20190912_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula_20190912_qsys-rtl " "Found design unit 1: aula_20190912_qsys-rtl" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208069 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys " "Found entity 1: aula_20190912_qsys" {  } { { "aula_20190912_qsys/synthesis/aula_20190912_qsys.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912_qsys/synthesis/aula_20190912_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geradorclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 geradorclock-c_geradorclock " "Found design unit 1: geradorclock-c_geradorclock" {  } { { "geradorclock.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/geradorclock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208069 ""} { "Info" "ISGN_ENTITY_NAME" "1 geradorclock " "Found entity 1: geradorclock" {  } { { "geradorclock.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/geradorclock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_7seg_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_7seg_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_7seg_hex-c_conv_7seg_hex " "Found design unit 1: conv_7seg_hex-c_conv_7seg_hex" {  } { { "conv_7seg_hex.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/conv_7seg_hex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208069 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_7seg_hex " "Found entity 1: conv_7seg_hex" {  } { { "conv_7seg_hex.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/conv_7seg_hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladordisplay_par.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladordisplay_par.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladordisplay_par-c_controladordisplay_par " "Found design unit 1: controladordisplay_par-c_controladordisplay_par" {  } { { "controladordisplay_par.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/controladordisplay_par.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208085 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladordisplay_par " "Found entity 1: controladordisplay_par" {  } { { "controladordisplay_par.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/controladordisplay_par.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement aula_20190912.vhd(75) " "VHDL syntax error at aula_20190912.vhd(75) near text \";\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "aula_20190912.vhd" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/aula_20190912.vhd" 75 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1568330208085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_20190912.vhd 0 0 " "Found 0 design units, including 0 entities, in source file aula_20190912.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/aula_20190912_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/aula_20190912_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys " "Found entity 1: aula_20190912_qsys" {  } { { "db/ip/aula_20190912_qsys/aula_20190912_qsys.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/aula_20190912_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/aula_20190912_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula_20190912_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/aula_20190912_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208116 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/aula_20190912_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/aula_20190912_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/aula_20190912_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/aula_20190912_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/aula_20190912_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/aula_20190912_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/aula_20190912_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/aula_20190912_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula_20190912_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at aula_20190912_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568330208179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula_20190912_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at aula_20190912_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568330208194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_addr_router_default_decode " "Found entity 1: aula_20190912_qsys_addr_router_default_decode" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208194 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula_20190912_qsys_addr_router " "Found entity 2: aula_20190912_qsys_addr_router" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_addr_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_cmd_xbar_demux " "Found entity 1: aula_20190912_qsys_cmd_xbar_demux" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_cmd_xbar_mux " "Found entity 1: aula_20190912_qsys_cmd_xbar_mux" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_dado.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_dado.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_dado " "Found entity 1: aula_20190912_qsys_dado" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_dado.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_dado.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_grava.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_grava.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_grava " "Found entity 1: aula_20190912_qsys_grava" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_grava.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_grava.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula_20190912_qsys_id_router.sv(48) " "Verilog HDL Declaration information at aula_20190912_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568330208225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula_20190912_qsys_id_router.sv(49) " "Verilog HDL Declaration information at aula_20190912_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568330208225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_id_router_default_decode " "Found entity 1: aula_20190912_qsys_id_router_default_decode" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208225 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula_20190912_qsys_id_router " "Found entity 2: aula_20190912_qsys_id_router" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_id_router.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_irq_mapper " "Found entity 1: aula_20190912_qsys_irq_mapper" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_irq_mapper.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: aula_20190912_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208241 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula_20190912_qsys_jtag_uart_0_scfifo_w " "Found entity 2: aula_20190912_qsys_jtag_uart_0_scfifo_w" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208241 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula_20190912_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: aula_20190912_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208241 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula_20190912_qsys_jtag_uart_0_scfifo_r " "Found entity 4: aula_20190912_qsys_jtag_uart_0_scfifo_r" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208241 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula_20190912_qsys_jtag_uart_0 " "Found entity 5: aula_20190912_qsys_jtag_uart_0" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_jtag_uart_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_key " "Found entity 1: aula_20190912_qsys_key" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_key.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_ledg " "Found entity 1: aula_20190912_qsys_ledg" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_ledg.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_local.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_local.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_local " "Found entity 1: aula_20190912_qsys_local" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_local.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_local.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_register_bank_a_module " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula_20190912_qsys_nios2_qsys_0_register_bank_b_module " "Found entity 2: aula_20190912_qsys_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula_20190912_qsys_nios2_qsys_0_nios2_oci_debug " "Found entity 3: aula_20190912_qsys_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula_20190912_qsys_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: aula_20190912_qsys_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula_20190912_qsys_nios2_qsys_0_nios2_ocimem " "Found entity 5: aula_20190912_qsys_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "6 aula_20190912_qsys_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: aula_20190912_qsys_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "7 aula_20190912_qsys_nios2_qsys_0_nios2_oci_break " "Found entity 7: aula_20190912_qsys_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "8 aula_20190912_qsys_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: aula_20190912_qsys_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "9 aula_20190912_qsys_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: aula_20190912_qsys_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "10 aula_20190912_qsys_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: aula_20190912_qsys_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "11 aula_20190912_qsys_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: aula_20190912_qsys_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "12 aula_20190912_qsys_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: aula_20190912_qsys_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "13 aula_20190912_qsys_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: aula_20190912_qsys_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "14 aula_20190912_qsys_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: aula_20190912_qsys_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "15 aula_20190912_qsys_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: aula_20190912_qsys_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "16 aula_20190912_qsys_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: aula_20190912_qsys_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "17 aula_20190912_qsys_nios2_qsys_0_nios2_oci_pib " "Found entity 17: aula_20190912_qsys_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "18 aula_20190912_qsys_nios2_qsys_0_nios2_oci_im " "Found entity 18: aula_20190912_qsys_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "19 aula_20190912_qsys_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: aula_20190912_qsys_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "20 aula_20190912_qsys_nios2_qsys_0_nios2_oci " "Found entity 20: aula_20190912_qsys_nios2_qsys_0_nios2_oci" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""} { "Info" "ISGN_ENTITY_NAME" "21 aula_20190912_qsys_nios2_qsys_0 " "Found entity 21: aula_20190912_qsys_nios2_qsys_0" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_oci_test_bench " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_nios2_qsys_0_test_bench " "Found entity 1: aula_20190912_qsys_nios2_qsys_0_test_bench" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_onchip_memory2_0 " "Found entity 1: aula_20190912_qsys_onchip_memory2_0" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_onchip_memory2_0.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_rsp_xbar_demux " "Found entity 1: aula_20190912_qsys_rsp_xbar_demux" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_rsp_xbar_demux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_rsp_xbar_mux " "Found entity 1: aula_20190912_qsys_rsp_xbar_mux" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_sw " "Found entity 1: aula_20190912_qsys_sw" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_sw.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_tipo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_tipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula_20190912_qsys_tipo " "Found entity 1: aula_20190912_qsys_tipo" {  } { { "db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_tipo.v" "" { Text "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/db/ip/aula_20190912_qsys/submodules/aula_20190912_qsys_tipo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568330208382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568330208382 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Documents/Dispositivos/aula_20190912/output_files/aula_20190912.map.smsg " "Generated suppressed messages file C:/Users/Aluno/Documents/Dispositivos/aula_20190912/output_files/aula_20190912.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1568330208522 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  88 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 88 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568330208757 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 12 20:16:48 2019 " "Processing ended: Thu Sep 12 20:16:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568330208757 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568330208757 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568330208757 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568330208757 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 88 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 88 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568330209408 ""}
