// Seed: 3911691483
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    output uwire id_5,
    input supply1 id_6,
    input wire id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    output wand id_13,
    input supply0 id_14
);
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    output wand id_2,
    input supply0 id_3,
    output tri1 id_4,
    output tri id_5,
    output wor id_6,
    input wire id_7,
    input tri0 id_8,
    output tri id_9[1 'b0 : 1  ==  -1],
    output logic id_10,
    input wand id_11,
    output tri0 id_12,
    output uwire id_13,
    output tri0 id_14,
    input wor id_15,
    output tri1 id_16
);
  always id_10 = -1;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_3,
      id_1,
      id_1,
      id_5,
      id_8,
      id_1,
      id_8,
      id_7,
      id_7,
      id_15,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1.id_5 = 0;
  assign id_4 = (id_7);
  logic id_18;
  assign id_10 = id_11;
  assign id_16 = 1;
endmodule
