INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/cl/examples/cl_hello_world/design/cl_hello_world_defines.vh" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/xilinx/Vivado/2016.3/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_1_xiphy_behav.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_1_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_1_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_1_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_1_xiphy.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_1_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_1_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_1_iob.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_1_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/ip_1/rtl/clocking/ddr4_phy_v2_1_pll.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_1_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_tristate_wrapper.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_1_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_riuor_wrapper.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_1_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_1_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_1_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_1_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/ip_1/rtl/phy/ddr4_core_phy_ddr4.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_core_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/ip_1/rtl/ip_top/ddr4_core_phy.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_core_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_wtr.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_wtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_ref.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_ref
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_rd_wr.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_rd_wr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_periodic.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_periodic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_group.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_ecc_merge_enc.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_ecc_gen.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_ecc_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_ecc_fi_xor.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_ecc_fi_xor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_ecc_dec_fix.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_ecc_buf.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_ecc_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_ecc.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_ecc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_ctl.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_cmd_mux_c.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_cmd_mux_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_cmd_mux_ap.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_cmd_mux_ap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_arb_p.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_arb_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_arb_mux_p.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_arb_mux_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_arb_c.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_arb_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_arb_a.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_arb_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_act_timer.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_act_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc_act_rank.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc_act_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/controller/ddr4_v2_1_mc.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_mc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/ui/ddr4_v2_1_ui_wr_data.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_ui_wr_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/ui/ddr4_v2_1_ui_rd_data.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_ui_rd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/ui/ddr4_v2_1_ui_cmd.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_ui_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/ui/ddr4_v2_1_ui.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_ui
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_ar_channel.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_ar_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_aw_channel.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_aw_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_b_channel.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_b_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_cmd_arbiter.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_cmd_fsm.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_cmd_translator.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_cmd_translator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_fifo.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_incr_cmd.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_incr_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_r_channel.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_r_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_w_channel.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_w_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_wr_cmd_fsm.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_wrap_cmd.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_wrap_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_a_upsizer.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_a_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_register_slice.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axi_upsizer.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_axic_register_slice.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axic_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_carry_and.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_carry_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_carry_latch_and.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_carry_latch_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_carry_latch_or.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_carry_latch_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_carry_or.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_carry_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_command_fifo.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_command_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_comparator.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_comparator_sel.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_comparator_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_comparator_sel_static.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_r_upsizer.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_r_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi/ddr4_v2_1_w_upsizer.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_w_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_addr_decode.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_read.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg_bank.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_reg.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_top.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_1_axi_ctrl_write.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/clocking/ddr4_v2_1_infrastructure.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_xsdb_bram.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_write.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_wr_byte.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_wr_bit.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_sync.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_cal_riu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_read.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_rd_en.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_pi.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_mc_odt.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_debug_microblaze.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_cplx_data.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_cplx.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_config_rom.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_addr_decode.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_top.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal_xsdb_arbiter.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_cal.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_chipscope_xsdb_slave.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/cal/ddr4_v2_1_dp_AB9.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_1_0_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/ip_top/ddr4_core.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4_mem_intfc.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_mem_intfc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/top/vu9p/design/v3_venom_cl/v3_venom_cl.srcs/sources_1/ip/ddr4_core/tb/microblaze_mcs_0.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr4_core_microblaze_mcs
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library work
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library work
INFO: [VRFC 10-311] analyzing module sh_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library work
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/cl/examples/cl_hello_world/design/cl_hello_world.sv" into library work
INFO: [VRFC 10-311] analyzing module cl_hello_world
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/soc_work/cccabra/F1/GitHub_Repo/aws-fpga/hdk/cl/examples/cl_hello_world/verif/tests/test_hello_world.sv" into library work
INFO: [VRFC 10-311] analyzing module test_hello_world
