D:\GitHub\VHDL\xilinx\lab1\main.ngc 1512121022
OK
