#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul 21 17:10:41 2020
# Process ID: 5368
# Current directory: C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.runs/impl_1
# Command line: vivado.exe -log transmitter.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source transmitter.tcl -notrace
# Log file: C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.runs/impl_1/transmitter.vdi
# Journal file: C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source transmitter.tcl -notrace
Command: link_design -top transmitter -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.srcs/sources_1/ip/MMCM/MMCM.dcp' for cell 'transmitter_MMCM'
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, transmitter_MMCM/inst/clkin1_ibufg, from the path connected to top-level port: sysclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'transmitter_MMCM/clk_in_sys' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.srcs/sources_1/ip/MMCM/MMCM_board.xdc] for cell 'transmitter_MMCM/inst'
Finished Parsing XDC File [c:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.srcs/sources_1/ip/MMCM/MMCM_board.xdc] for cell 'transmitter_MMCM/inst'
Parsing XDC File [c:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.srcs/sources_1/ip/MMCM/MMCM.xdc] for cell 'transmitter_MMCM/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.srcs/sources_1/ip/MMCM/MMCM.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.srcs/sources_1/ip/MMCM/MMCM.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1232.129 ; gain = 575.129
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [c:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.srcs/sources_1/ip/MMCM/MMCM.xdc:57]
Finished Parsing XDC File [c:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.srcs/sources_1/ip/MMCM/MMCM.xdc] for cell 'transmitter_MMCM/inst'
Parsing XDC File [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc]
WARNING: [Vivado 12-627] No clocks matched 'sysclk'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:12]
WARNING: [Vivado 12-508] No pins matched 'clk_MCMM/inst/mmcm_adv_inst/CLKOUT0'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins clk_MCMM/inst/mmcm_adv_inst/CLKOUT0]'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sysclk'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:13]
WARNING: [Vivado 12-508] No pins matched 'clk_MCMM/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins clk_MCMM/inst/mmcm_adv_inst/CLKOUT1]'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led0'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-627] No clocks matched 'base_clk'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'led0'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports led0]'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'base_clk'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:21]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'led1'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports led1]'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'base_clk'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:97]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:97]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks base_clk]'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:97]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd_out'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-627] No clocks matched 'base_clk'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:103]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:103]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks base_clk]'. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc:103]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t transmitter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1232.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 16 Warnings, 9 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1232.129 ; gain = 941.297
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.896 . Memory (MB): peak = 1232.129 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d192fc74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1245.391 ; gain = 13.262

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b7e82006

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1381.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 279 cells and removed 295 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b7e82006

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1381.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 157ed5757

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1381.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 157ed5757

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1381.188 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 157ed5757

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1381.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 157ed5757

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1381.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             279  |             295  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1381.188 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14a28be8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1381.188 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14a28be8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1381.188 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14a28be8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.188 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1381.188 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14a28be8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1381.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 16 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1381.188 ; gain = 149.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1381.188 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1381.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.runs/impl_1/transmitter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file transmitter_drc_opted.rpt -pb transmitter_drc_opted.pb -rpx transmitter_drc_opted.rpx
Command: report_drc -file transmitter_drc_opted.rpt -pb transmitter_drc_opted.pb -rpx transmitter_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.runs/impl_1/transmitter_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1381.188 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a54d7081

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1381.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 122a56642

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20242a6bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20242a6bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1381.188 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20242a6bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 196761f1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1381.188 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16250e69a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1381.188 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1f5dfe83c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1381.188 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f5dfe83c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bc471701

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c5be9804

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 149e2da76

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c306f474

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16da0b692

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 239166078

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dabc3aff

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.188 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1dabc3aff

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.188 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f420e061

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f420e061

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.961 ; gain = 5.773
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.219. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 230c224b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.961 ; gain = 5.773
Phase 4.1 Post Commit Optimization | Checksum: 230c224b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.961 ; gain = 5.773

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 230c224b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.961 ; gain = 5.773

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 230c224b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.961 ; gain = 5.773

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1386.961 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 284434216

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.961 ; gain = 5.773
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 284434216

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.961 ; gain = 5.773
Ending Placer Task | Checksum: 1e714aed7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.961 ; gain = 5.773
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 16 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1386.961 ; gain = 5.773
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1386.961 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.855 . Memory (MB): peak = 1387.980 ; gain = 1.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.runs/impl_1/transmitter_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1387.980 ; gain = 1.020
INFO: [runtcl-4] Executing : report_io -file transmitter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1387.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file transmitter_utilization_placed.rpt -pb transmitter_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file transmitter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1387.980 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: eb6fd534 ConstDB: 0 ShapeSum: fba4d9a3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 25add64d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1469.707 ; gain = 72.699
Post Restoration Checksum: NetGraph: 1ec171d0 NumContArr: 6ec647d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 25add64d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1501.984 ; gain = 104.977

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 25add64d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1508.012 ; gain = 111.004

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 25add64d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1508.012 ; gain = 111.004
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1372c7aef

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1520.680 ; gain = 123.672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.275  | TNS=0.000  | WHS=-0.145 | THS=-42.625|

Phase 2 Router Initialization | Checksum: 1558a5481

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1520.680 ; gain = 123.672

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00574025 %
  Global Horizontal Routing Utilization  = 0.00403436 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2202
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2201
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2be6914d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1521.887 ; gain = 124.879

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.791  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 79d76d28

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.887 ; gain = 124.879
Phase 4 Rip-up And Reroute | Checksum: 79d76d28

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.887 ; gain = 124.879

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: eb387074

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.887 ; gain = 124.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.871  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: eb387074

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.887 ; gain = 124.879

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: eb387074

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.887 ; gain = 124.879
Phase 5 Delay and Skew Optimization | Checksum: eb387074

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.887 ; gain = 124.879

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1703c7584

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.887 ; gain = 124.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.871  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 175b7d56b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.887 ; gain = 124.879
Phase 6 Post Hold Fix | Checksum: 175b7d56b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.887 ; gain = 124.879

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.319381 %
  Global Horizontal Routing Utilization  = 0.455752 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 9cd2f6af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.887 ; gain = 124.879

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9cd2f6af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1522.891 ; gain = 125.883

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 84db2c40

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1522.891 ; gain = 125.883

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.871  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 84db2c40

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1522.891 ; gain = 125.883
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1522.891 ; gain = 125.883

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 16 Warnings, 9 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1522.891 ; gain = 134.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1522.891 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.380 . Memory (MB): peak = 1532.766 ; gain = 9.875
INFO: [Common 17-1381] The checkpoint 'C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.runs/impl_1/transmitter_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file transmitter_drc_routed.rpt -pb transmitter_drc_routed.pb -rpx transmitter_drc_routed.rpx
Command: report_drc -file transmitter_drc_routed.rpt -pb transmitter_drc_routed.pb -rpx transmitter_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.runs/impl_1/transmitter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file transmitter_methodology_drc_routed.rpt -pb transmitter_methodology_drc_routed.pb -rpx transmitter_methodology_drc_routed.rpx
Command: report_methodology -file transmitter_methodology_drc_routed.rpt -pb transmitter_methodology_drc_routed.pb -rpx transmitter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.runs/impl_1/transmitter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file transmitter_power_routed.rpt -pb transmitter_power_summary_routed.pb -rpx transmitter_power_routed.rpx
Command: report_power -file transmitter_power_routed.rpt -pb transmitter_power_summary_routed.pb -rpx transmitter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 16 Warnings, 9 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file transmitter_route_status.rpt -pb transmitter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file transmitter_timing_summary_routed.rpt -pb transmitter_timing_summary_routed.pb -rpx transmitter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file transmitter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file transmitter_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file transmitter_bus_skew_routed.rpt -pb transmitter_bus_skew_routed.pb -rpx transmitter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force transmitter.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13019680 bits.
Writing bitstream ./transmitter.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jul 21 17:12:16 2020. For additional details about this file, please refer to the WebTalk help file at E:/SDKs/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 17 Warnings, 9 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.555 ; gain = 410.848
INFO: [Common 17-206] Exiting Vivado at Tue Jul 21 17:12:16 2020...
