// Seed: 3384255255
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  assign id_1 = 1;
  always @(posedge 1)
    if (1) begin
      id_2 = 1;
    end
endmodule
