<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>ROSE: AssemblerX86 Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="namespaces.html"><span>Namespaces</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
    <li><a href="examples.html"><span>Examples</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>AssemblerX86 Class Reference</h1><!-- doxytag: class="AssemblerX86" --><!-- doxytag: inherits="Assembler" --><code>#include &lt;<a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>&gt;</code>
<p>
Inheritance diagram for AssemblerX86:<p><center><img src="classAssemblerX86__inherit__graph.png" border="0" usemap="#AssemblerX86__inherit__map" alt="Inheritance graph"></center>
<map name="AssemblerX86__inherit__map">
<area href="classAssembler.html" shape="rect" coords="19,7,107,33" alt="">
</map>
<center><font size="2">[<a target="top" href="graph_legend.html">legend</a>]</font></center>Collaboration diagram for AssemblerX86:<p><center><img src="classAssemblerX86__coll__graph.png" border="0" usemap="#AssemblerX86__coll__map" alt="Collaboration graph"></center>
<map name="AssemblerX86__coll__map">
<area href="classAssembler.html" shape="rect" coords="19,7,107,33" alt="">
</map>
<center><font size="2">[<a target="top" href="graph_legend.html">legend</a>]</font></center><a href="classAssemblerX86-members.html">List of all members.</a><hr><a name="_details"></a><h2>Detailed Description</h2>
This class contains methods for assembling x86 instructions (<a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a>). 
<p>
End users will generally not need to use the <a class="el" href="classAssemblerX86.html">AssemblerX86</a> class directly. Instead, they will call <a class="el" href="classAssembler.html#d82acabc3ad0d5108b855721efcef07e">Assembler::create()</a> to create an assembler that's appropriate for a particular binary file header or interpretation and then use that assembler to assemble instructions.<p>
The assembler itself is quite small compared to the disassembler (about one third the size) and doesn't actually know about any instructions; it only knows how to encode various prefixes and operand addressing modes. For each instruction to be assembled, the assembler consults a dictionary of assembly definitions. The instruction is looked up in this dictionary and the chosen definition then drives the assembly. If the instruction being assembled matches multiple definitions then each valid definition is tried and the "best" one (see <a class="el" href="classAssembler.html#e8d1a947200524044cc8cd62e763c03a">Assembler::set_encoding_type()</a>) is returned.<p>
The dictionary is generated directly from the Intel "Instruction Set Reference" PDF documentation as augmented by a small text file in this directory. The IntelAssemblyBuilder perl script generates <a class="el" href="AssemblerX86Init_8h.html">AssemblerX86Init.h</a> and AssemblerX86Init.C, which contain the X86InstructionKind enumeration, a function to initialize the dictionary (<a class="el" href="classAssemblerX86.html#085fe2ae49db4cb901762d2dd8cd746b">AssemblerX86::initAssemblyRules()</a>), and a function for converting an X86InstructionKind constant to a string (<a class="el" href="classAssemblerX86.html#1ee8ecae94bd836caf2ae03017028c6e">AssemblerX86::to_str()</a>). 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00026">26</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#9c72c73145670f7bc26554d27fe0089a">AssemblerX86</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#f6e0a764d48ac730c9c040718c80fb20">~AssemblerX86</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual <a class="el" href="Cxx__Grammar_8h.html#4f57773a5fc8d0d005f7553cd47cbc4e">SgUnsignedCharList</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#21738f8609dc526f22b71aac954b339e">assembleOne</a> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Assemble an instruction (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a>) into byte code.  <a href="#21738f8609dc526f22b71aac954b339e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#9176b9751f71687b1a39681b5da0bf7b">set_honor_operand_types</a> (bool b)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Causes the assembler to honor (if true) or disregard (if false) the data types of operands when assembling.  <a href="#9176b9751f71687b1a39681b5da0bf7b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#6a954b96acade968338b8c7286b86dfb">get_honor_operand_types</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns true if the assembler is honoring operand data types, or false if the assembler is using the smallest possible encoding.  <a href="#6a954b96acade968338b8c7286b86dfb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual <a class="el" href="Cxx__Grammar_8h.html#4f57773a5fc8d0d005f7553cd47cbc4e">SgUnsignedCharList</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#d19100313dc1721732b0d1d19e03d4e3">assembleProgram</a> (const std::string &amp;source)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Assemble an x86 program from assembly source code using the nasm assembler.  <a href="#d19100313dc1721732b0d1d19e03d4e3"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Private Types</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef std::vector&lt; const <br>
<a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#b8f002aff93ce57df6fba27649898570">DictionaryPage</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Instruction assembly definitions for a single kind of instruction.  <a href="#b8f002aff93ce57df6fba27649898570"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef std::map&lt; <a class="el" href="AssemblerX86Init_8h.html#cb800e57ccb0a3ac5b7a89056bca5571">X86InstructionKind</a>,<br>
 <a class="el" href="classAssemblerX86.html#b8f002aff93ce57df6fba27649898570">DictionaryPage</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#3b6b574ffa4468a219611e0909c92328">InsnDictionary</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Instruction assembly definitions for all kinds of instructions.  <a href="#3b6b574ffa4468a219611e0909c92328"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111faec77270e839b0cb3ad1c8801779f22">od_none</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Operand is not present as part of the instruction.  <a href="#26cf2311d68def86620d868d9b407111faec77270e839b0cb3ad1c8801779f22"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711153f5726689e3ae27967a69901afaae3f">od_AL</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AL register.  <a href="#26cf2311d68def86620d868d9b40711153f5726689e3ae27967a69901afaae3f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111b6d78b9a5038ab1cafe602752bb9d9a1">od_AX</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AX register.  <a href="#26cf2311d68def86620d868d9b407111b6d78b9a5038ab1cafe602752bb9d9a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111aed124eabef155409f906aec0b6b1bbe">od_EAX</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EAX register.  <a href="#26cf2311d68def86620d868d9b407111aed124eabef155409f906aec0b6b1bbe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111adc1d9e2515ea8e6dc2b73c6c9d23996">od_RAX</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RAX register.  <a href="#26cf2311d68def86620d868d9b407111adc1d9e2515ea8e6dc2b73c6c9d23996"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071112eabd99963d7ceb577032558ecfba710">od_DX</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DX register.  <a href="#26cf2311d68def86620d868d9b4071112eabd99963d7ceb577032558ecfba710"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711144be974bfe7e13f68fe6142c32afbce3">od_CS</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CS register.  <a href="#26cf2311d68def86620d868d9b40711144be974bfe7e13f68fe6142c32afbce3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111932d51784b3ddd118c117e6cf9898889">od_DS</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DS register.  <a href="#26cf2311d68def86620d868d9b407111932d51784b3ddd118c117e6cf9898889"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111af4e57c79577ed587f37d5c7928b8ba1">od_ES</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ES register.  <a href="#26cf2311d68def86620d868d9b407111af4e57c79577ed587f37d5c7928b8ba1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071112d5867217331f62077e8b597bd35a676">od_FS</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FS register.  <a href="#26cf2311d68def86620d868d9b4071112d5867217331f62077e8b597bd35a676"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071112e18a0619d6c11bbd1fbbbbd19a3fb84">od_GS</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GS register.  <a href="#26cf2311d68def86620d868d9b4071112e18a0619d6c11bbd1fbbbbd19a3fb84"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711138c382155962e1551da0b74d9c1bebfd">od_SS</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SS register.  <a href="#26cf2311d68def86620d868d9b40711138c382155962e1551da0b74d9c1bebfd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111bfcb64345dbaefab195df5b942d0e9db">od_rel8</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A relative address in the range from 128 bytes before the end of the instruction to 127 bytes after the end of the instruction.  <a href="#26cf2311d68def86620d868d9b407111bfcb64345dbaefab195df5b942d0e9db"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711197933e3a9f040fee56ad04ff1fa95ed2">od_rel16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A relative address in the same code segment as the instruction assembled, with an operand size attribute of 16 bits.  <a href="#26cf2311d68def86620d868d9b40711197933e3a9f040fee56ad04ff1fa95ed2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071115cf9806a95585965c4f37d8c9949a898">od_rel32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A relative address in the same code segment as the instruction assembled, with an operand size attribute of 32 bits.  <a href="#26cf2311d68def86620d868d9b4071115cf9806a95585965c4f37d8c9949a898"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111ba083b6d221c3d6ae962768c38fe5a30">od_rel64</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A relative address in the same code segment as the instruction assembled, with an operand size attribute of 64 bits.  <a href="#26cf2311d68def86620d868d9b407111ba083b6d221c3d6ae962768c38fe5a30"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111387828c2a776f7c64cfb38cbcf99dacc">od_ptr16_16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A far pointer, typically to a code segment different from that of the instruction.  <a href="#26cf2311d68def86620d868d9b407111387828c2a776f7c64cfb38cbcf99dacc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071117eaba3b0d01b8f593a982f911f8e7477">od_ptr16_32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A far pointer, typically to a code segment different from that of the instruction.  <a href="#26cf2311d68def86620d868d9b4071117eaba3b0d01b8f593a982f911f8e7477"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111673c8ee5080a7a3b94e3a2828a091ff6">od_ptr16_64</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A far pointer, typically to a code segment different from that of the instruction.  <a href="#26cf2311d68def86620d868d9b407111673c8ee5080a7a3b94e3a2828a091ff6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111eaf70b98ff7734e5acce496c0c6dccf7">od_r8</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">One of the byte general-purpose registers: AL, CL, DL, BL, AH, CH, DH, BH, BPL, SPL, DIL and SIL; or one of the byte registers (R8L-R15L) available when using REX.R and 64-bit mode.  <a href="#26cf2311d68def86620d868d9b407111eaf70b98ff7734e5acce496c0c6dccf7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071117ac1515013b6395e8d38d06232e3f6f4">od_r16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">One of the word general-purpose registers: AX, CX, DX, BX, SP, BP, SI, DI; or one of the word registers (R8-R15) available when using REX.R and 64-bit mode.  <a href="#26cf2311d68def86620d868d9b4071117ac1515013b6395e8d38d06232e3f6f4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111cf1bb6990512186863d55d0bcae9d530">od_r32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">One of the doubleword general-purpose registers: EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI; or one of the doubleword registers (R8D-R15D) available when using REX.R and 64-bit mode.  <a href="#26cf2311d68def86620d868d9b407111cf1bb6990512186863d55d0bcae9d530"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071111db1ecf9180f66c78cbb195aa41d7959">od_r64</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">One of the quadword general-purpose registers: RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, R8-R15.  <a href="#26cf2311d68def86620d868d9b4071111db1ecf9180f66c78cbb195aa41d7959"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111366412c782a84e782002989dc0207af6">od_imm8</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">An immediate byte value, a signed number between -128 and +127, inclusive.  <a href="#26cf2311d68def86620d868d9b407111366412c782a84e782002989dc0207af6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711128704b11bdab8233170a72e99bc8abac">od_imm16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">An immediate word value used for instructions whose operand-size attribute is 16 bits.  <a href="#26cf2311d68def86620d868d9b40711128704b11bdab8233170a72e99bc8abac"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111bc7f53d4918065a65a1b251339d402de">od_imm32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">An immediate doubleword value used for instructions whose operand-size attribute is 32 bits.  <a href="#26cf2311d68def86620d868d9b407111bc7f53d4918065a65a1b251339d402de"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711168d1617559e951b7a0f0d2b480e1017c">od_imm64</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">An immediate quadword value used for instructions whose operand-size attribute is 64 bits.  <a href="#26cf2311d68def86620d868d9b40711168d1617559e951b7a0f0d2b480e1017c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711195c801427b24b126d492e413c95523f5">od_r_m8</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A byte operand that is either the contents of a byte general-purpose register (AL, CL, DL, BL, AH, CH, DH, BH, BPL, SPL, DIL and SIL) or a byte from memory.  <a href="#26cf2311d68def86620d868d9b40711195c801427b24b126d492e413c95523f5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111781c75e2dd1fc884a4143680bc75b11d">od_r_m16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A word general-purpose register or memory operand used for instructions whose operand-size attribute is 16-bits.  <a href="#26cf2311d68def86620d868d9b407111781c75e2dd1fc884a4143680bc75b11d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071110858fb69c2ab52d968b71a0b2208cf34">od_r_m32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A doubleword general-purpose register or memory operand used for instructions whose operand-size attribute is 32-bits.  <a href="#26cf2311d68def86620d868d9b4071110858fb69c2ab52d968b71a0b2208cf34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071111107a4a0087b1019f31ca5bbe5d50feb">od_r_m64</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A quadword general-purpose register or memory operand used for instructions whose operand-size attribute is 64 bits when using REX.W.  <a href="#26cf2311d68def86620d868d9b4071111107a4a0087b1019f31ca5bbe5d50feb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071112b867f4fea3c1c30dd61de1e04a06f75">od_m</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A 16-, 32-, or 64-bit operand in memory.  <a href="#26cf2311d68def86620d868d9b4071112b867f4fea3c1c30dd61de1e04a06f75"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071110cc1163b164636c0a79bc7bf5c3db3c3">od_m8</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A byte operand in memory, usually expressed as a variable or array name, but pointed to by the DS:(E)SI or ES:(E)DI registers.  <a href="#26cf2311d68def86620d868d9b4071110cc1163b164636c0a79bc7bf5c3db3c3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071119a44283a6f1cdaa5f7aa0c90f5a46bdf">od_m16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A word operand in memory, usually expressed as a variable or array name, but pointed to by the DS:(E)SI or ES:(E)DI registers.  <a href="#26cf2311d68def86620d868d9b4071119a44283a6f1cdaa5f7aa0c90f5a46bdf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071110757c7d4216d7ebc06fe5b211b8cbcdd">od_m32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A doubleword operand in memory, usually expressed as a variable or array name, but pointed to by the DS:(E)SI or ES:(E)DI registers.  <a href="#26cf2311d68def86620d868d9b4071110757c7d4216d7ebc06fe5b211b8cbcdd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071116d597d1c8894badc3124c1135a75a2f7">od_m64</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A memory quadword operand in memory.  <a href="#26cf2311d68def86620d868d9b4071116d597d1c8894badc3124c1135a75a2f7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111b47976775c01bbb0e8c208434f0a73bf">od_m128</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A memory double quadword operand in memory.  <a href="#26cf2311d68def86620d868d9b407111b47976775c01bbb0e8c208434f0a73bf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071110693d30ca67138eaa61021bd6dcd4196">od_m16_16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A memory operand containing a far pointer composed of two numbers.  <a href="#26cf2311d68def86620d868d9b4071110693d30ca67138eaa61021bd6dcd4196"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111234bc191ce9540ae7a5666424eb2dd8b">od_m16_32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A memory operand containing a far pointer composed of two numbers.  <a href="#26cf2311d68def86620d868d9b407111234bc191ce9540ae7a5666424eb2dd8b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071116a11dc04f9437c991042c8a21164b19c">od_m16_64</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A memory operand containing a far pointer composed of two numbers.  <a href="#26cf2311d68def86620d868d9b4071116a11dc04f9437c991042c8a21164b19c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111d7b446bea0f669a10c0551d78eedd98d">od_m16a16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A memory operand consisting of data item pairs whose sizes are indicated on the left and the right side of the "a" (normally written "m16&amp;16" in Intel manuals).  <a href="#26cf2311d68def86620d868d9b407111d7b446bea0f669a10c0551d78eedd98d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111d80278919a74b430be06699419fc63d2">od_m16a32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A memory operand consisting of data item pairs whose sizes are indicated on the left and the right side of the "a" (normally written "m16&amp;32" in Intel manuals).  <a href="#26cf2311d68def86620d868d9b407111d80278919a74b430be06699419fc63d2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711197792c5c1961405bf4f6d63a8f5d0e67">od_m32a32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A memory operand consisting of data item pairs whose sizes are indicated on the left and the right side of the "a" (normally written "m32&amp;32" in Intel manuals).  <a href="#26cf2311d68def86620d868d9b40711197792c5c1961405bf4f6d63a8f5d0e67"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711147f03dcf89d8b5b551c14e440ae96f72">od_m16a64</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A memory operand consisting of data item pairs whose sizes are indicated on the left and the right side of the "a" (normally written "m64&amp;64" in Intel manuals).  <a href="#26cf2311d68def86620d868d9b40711147f03dcf89d8b5b551c14e440ae96f72"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111a5977b227f122d9bd1a40463cfd02a49">od_moffs8</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A simple memory variable (memory offset) of type byte used by some variants of the MOV instruction.  <a href="#26cf2311d68def86620d868d9b407111a5977b227f122d9bd1a40463cfd02a49"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071116a03e6fa9133aca6d26083ce3c67397e">od_moffs16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A simple memory variable (memory offset) of type word used by some variants of the MOV instruction.  <a href="#26cf2311d68def86620d868d9b4071116a03e6fa9133aca6d26083ce3c67397e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111ca1b056aae097e4f1e651919ab3f4754">od_moffs32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A simple memory variable (memory offset) of type doubleword used by some variants of the MOV instruction.  <a href="#26cf2311d68def86620d868d9b407111ca1b056aae097e4f1e651919ab3f4754"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711176614f3ac48485364f0dac0e1027a186">od_moffs64</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A simple memory variable (memory offset) of type quadword used by some variants of the MOV instruction.  <a href="#26cf2311d68def86620d868d9b40711176614f3ac48485364f0dac0e1027a186"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711160874bc6edc09347dba403419f7cf81c">od_sreg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A segment register.  <a href="#26cf2311d68def86620d868d9b40711160874bc6edc09347dba403419f7cf81c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071114c51c5dfcc3cc2030cb92cefa545f222">od_m32fp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A single-precision floating-point operand in memory used as operands for x87 FPU floating-point instructions.  <a href="#26cf2311d68def86620d868d9b4071114c51c5dfcc3cc2030cb92cefa545f222"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111792fad26196965e1e85426469df0f49f">od_m64fp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A double-precision floating-point operand in memory used as operands for x87 FPU floating-point instructions.  <a href="#26cf2311d68def86620d868d9b407111792fad26196965e1e85426469df0f49f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111c729769db839d8dbcbc188b5a4b7a971">od_m80fp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A double extended-precision floating-point operand in memory used as operands for x87 FPU floating-point instructions.  <a href="#26cf2311d68def86620d868d9b407111c729769db839d8dbcbc188b5a4b7a971"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111ea6df1183e59b257d8fe8efffe9a3b09">od_st0</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The 0th (top) element of the FPU register stack.  <a href="#26cf2311d68def86620d868d9b407111ea6df1183e59b257d8fe8efffe9a3b09"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111c01f7a241572498abb1b886690659a63">od_st1</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The 1st (second-from-top) element of the FPU register stack.  <a href="#26cf2311d68def86620d868d9b407111c01f7a241572498abb1b886690659a63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711109720eb8d33f57b2ba4aa75d3f22ad3a">od_st2</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The 2nd element of the FPU register stack.  <a href="#26cf2311d68def86620d868d9b40711109720eb8d33f57b2ba4aa75d3f22ad3a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111a422ae5a516fe045b413842cdb21c709">od_st3</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The 3rd element of the FPU register stack.  <a href="#26cf2311d68def86620d868d9b407111a422ae5a516fe045b413842cdb21c709"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071116affca87f3182bd13f1729e29ed39e43">od_st4</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The 4th element of the FPU register stack.  <a href="#26cf2311d68def86620d868d9b4071116affca87f3182bd13f1729e29ed39e43"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071118db70e32f98938b46ffedcc6db928504">od_st5</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The 5th element of the FPU register stack.  <a href="#26cf2311d68def86620d868d9b4071118db70e32f98938b46ffedcc6db928504"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111504c5422570730decb4bdc686c9bb54e">od_st6</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The 6th element of the FPU register stack.  <a href="#26cf2311d68def86620d868d9b407111504c5422570730decb4bdc686c9bb54e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071113066189fa2efe7ce6177612451dd3b45">od_st7</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The 7th (bottom) element of the FPU register stack.  <a href="#26cf2311d68def86620d868d9b4071113066189fa2efe7ce6177612451dd3b45"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111b3c57805155075b667264923209f9213">od_sti</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Any element of the FPU register stack.  <a href="#26cf2311d68def86620d868d9b407111b3c57805155075b667264923209f9213"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111f3a9fd24b823d82b1f0fa7a7df7f3495">od_mm</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">An MMX register.  <a href="#26cf2311d68def86620d868d9b407111f3a9fd24b823d82b1f0fa7a7df7f3495"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111ad39cf027ea73ed2d57252a073a198f7">od_mm_m32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The low-order 32 bits of an MMX register or a 32-bit memory operand.  <a href="#26cf2311d68def86620d868d9b407111ad39cf027ea73ed2d57252a073a198f7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111a92780bcf575beda1ca5f31f68e6d290">od_mm_m64</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">An MMX register or a 64-bit memory operand.  <a href="#26cf2311d68def86620d868d9b407111a92780bcf575beda1ca5f31f68e6d290"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711112747e27b155dc780d3e8f2171e09ad8">od_xmm</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">An XMM register.  <a href="#26cf2311d68def86620d868d9b40711112747e27b155dc780d3e8f2171e09ad8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111116f8543f13e48a7d76c95aa839b535e">od_xmm_m16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See PMOVSXBQ.  <a href="#26cf2311d68def86620d868d9b407111116f8543f13e48a7d76c95aa839b535e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111f5e887c6ca4f95c2bd425c831dd74d29">od_xmm_m32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">An XMM register or a 32-bit memory operand.  <a href="#26cf2311d68def86620d868d9b407111f5e887c6ca4f95c2bd425c831dd74d29"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711137938702b02e3ac1b59aa1479a1769c7">od_xmm_m64</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">An XMM register or a 64-bit memory operand.  <a href="#26cf2311d68def86620d868d9b40711137938702b02e3ac1b59aa1479a1769c7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071113eb3b885ffa12628847bf78e9f958fef">od_xmm_m128</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">An XMM register or a 128-bit memory operand.  <a href="#26cf2311d68def86620d868d9b4071113eb3b885ffa12628847bf78e9f958fef"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111dfb13e6629253d560c8e831ff874d6c1">od_XMM0</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See BLENDVPD.  <a href="#26cf2311d68def86620d868d9b407111dfb13e6629253d560c8e831ff874d6c1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111951c7e9bba1a2dfac6b404140af7c7ce">od_0</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See ENTER.  <a href="#26cf2311d68def86620d868d9b407111951c7e9bba1a2dfac6b404140af7c7ce"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071113e42bd5ac2af5354c62292ba0c55d5c0">od_1</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See ENTER.  <a href="#26cf2311d68def86620d868d9b4071113e42bd5ac2af5354c62292ba0c55d5c0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071119139ea99f17c75c7f603e48256f83845">od_m80</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See FBLD.  <a href="#26cf2311d68def86620d868d9b4071119139ea99f17c75c7f603e48256f83845"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711178a5cd944f69f128120863696ab58879">od_dec</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See FBLD.  <a href="#26cf2311d68def86620d868d9b40711178a5cd944f69f128120863696ab58879"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111dfacf60ef5bc2ebf1cf78cf1dd89905a">od_m80bcd</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See FBSTP.  <a href="#26cf2311d68def86620d868d9b407111dfacf60ef5bc2ebf1cf78cf1dd89905a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111cb51c59073acfe13e959598c198482ea">od_m2byte</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See FLDCW.  <a href="#26cf2311d68def86620d868d9b407111cb51c59073acfe13e959598c198482ea"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111abb52db5691ca10c3889122c4ce1e1bc">od_m14_28byte</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See FLDENV.  <a href="#26cf2311d68def86620d868d9b407111abb52db5691ca10c3889122c4ce1e1bc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071113aa95930119d5080b9f6aa5b38339028">od_m94_108byte</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See FRSTOR.  <a href="#26cf2311d68def86620d868d9b4071113aa95930119d5080b9f6aa5b38339028"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711134335041c309503ef70fd3fb31c3535f">od_m512byte</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See FXRSTORE.  <a href="#26cf2311d68def86620d868d9b40711134335041c309503ef70fd3fb31c3535f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111abea3f5831c8b75cd30cb342ef0640ff">od_r16_m16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See LAR.  <a href="#26cf2311d68def86620d868d9b407111abea3f5831c8b75cd30cb342ef0640ff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711119d5620b557997d9291d13b8c44ed01e">od_r32_m8</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See PINSRB.  <a href="#26cf2311d68def86620d868d9b40711119d5620b557997d9291d13b8c44ed01e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071117db62a852e69cc8dcd5d9a2d06953c48">od_r32_m16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See LAR.  <a href="#26cf2311d68def86620d868d9b4071117db62a852e69cc8dcd5d9a2d06953c48"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111cb92b6ff3e78055c88cbd428afa6223b">od_r64_m16</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See SLDT.  <a href="#26cf2311d68def86620d868d9b407111cb92b6ff3e78055c88cbd428afa6223b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111529d73862608a623f371b3ff578717bd">od_CR0</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See MOV.  <a href="#26cf2311d68def86620d868d9b407111529d73862608a623f371b3ff578717bd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111add6c22d0d1770eb6db421b1a64f7a4c">od_CR7</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See MOV.  <a href="#26cf2311d68def86620d868d9b407111add6c22d0d1770eb6db421b1a64f7a4c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071113b552630bf3702f5f152abff32878df7">od_CR8</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See MOV.  <a href="#26cf2311d68def86620d868d9b4071113b552630bf3702f5f152abff32878df7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711169a472cdd5daab42bf9c45eddc85f86f">od_CR0CR7</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See MOV.  <a href="#26cf2311d68def86620d868d9b40711169a472cdd5daab42bf9c45eddc85f86f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071110a17ef856917b6cce69655e25981b2c6">od_DR0DR7</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See MOV.  <a href="#26cf2311d68def86620d868d9b4071110a17ef856917b6cce69655e25981b2c6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711117851b35d838a12494813051a813efe4">od_reg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See MOVMSKPD.  <a href="#26cf2311d68def86620d868d9b40711117851b35d838a12494813051a813efe4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071119d6058659228d7c6e77d3f89eeb3a0fc">od_CL</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">See SAR.  <a href="#26cf2311d68def86620d868d9b4071119d6058659228d7c6e77d3f89eeb3a0fc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebfcb3935dbc7f30f9ba719780485c72c84">mrp_unknown</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf35bf7b67d552ebd993409433b6dc2cc3">mrp_disp</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebfeb23319e60be002c72befd588ce9d214">mrp_index</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf4fb7bfa77da1ef968303952540f24a09">mrp_index_disp</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebfa66205af45303370304198fc00ad9b43">mrp_base</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf88577037350c6011b8ea965d2965031e">mrp_base_disp</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf905e109835e860f083ba5bffce0bfe83">mrp_base_index</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf99678e9ea5adecbeafaf107275b6b6a5">mrp_base_index_disp</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111">OperandDefn</a> { <br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111faec77270e839b0cb3ad1c8801779f22">od_none</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711153f5726689e3ae27967a69901afaae3f">od_AL</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111b6d78b9a5038ab1cafe602752bb9d9a1">od_AX</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111aed124eabef155409f906aec0b6b1bbe">od_EAX</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111adc1d9e2515ea8e6dc2b73c6c9d23996">od_RAX</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071112eabd99963d7ceb577032558ecfba710">od_DX</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711144be974bfe7e13f68fe6142c32afbce3">od_CS</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111932d51784b3ddd118c117e6cf9898889">od_DS</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111af4e57c79577ed587f37d5c7928b8ba1">od_ES</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071112d5867217331f62077e8b597bd35a676">od_FS</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071112e18a0619d6c11bbd1fbbbbd19a3fb84">od_GS</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711138c382155962e1551da0b74d9c1bebfd">od_SS</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111bfcb64345dbaefab195df5b942d0e9db">od_rel8</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711197933e3a9f040fee56ad04ff1fa95ed2">od_rel16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071115cf9806a95585965c4f37d8c9949a898">od_rel32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111ba083b6d221c3d6ae962768c38fe5a30">od_rel64</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111387828c2a776f7c64cfb38cbcf99dacc">od_ptr16_16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071117eaba3b0d01b8f593a982f911f8e7477">od_ptr16_32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111673c8ee5080a7a3b94e3a2828a091ff6">od_ptr16_64</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111eaf70b98ff7734e5acce496c0c6dccf7">od_r8</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071117ac1515013b6395e8d38d06232e3f6f4">od_r16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111cf1bb6990512186863d55d0bcae9d530">od_r32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071111db1ecf9180f66c78cbb195aa41d7959">od_r64</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111366412c782a84e782002989dc0207af6">od_imm8</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711128704b11bdab8233170a72e99bc8abac">od_imm16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111bc7f53d4918065a65a1b251339d402de">od_imm32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711168d1617559e951b7a0f0d2b480e1017c">od_imm64</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711195c801427b24b126d492e413c95523f5">od_r_m8</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111781c75e2dd1fc884a4143680bc75b11d">od_r_m16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071110858fb69c2ab52d968b71a0b2208cf34">od_r_m32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071111107a4a0087b1019f31ca5bbe5d50feb">od_r_m64</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071112b867f4fea3c1c30dd61de1e04a06f75">od_m</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071110cc1163b164636c0a79bc7bf5c3db3c3">od_m8</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071119a44283a6f1cdaa5f7aa0c90f5a46bdf">od_m16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071110757c7d4216d7ebc06fe5b211b8cbcdd">od_m32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071116d597d1c8894badc3124c1135a75a2f7">od_m64</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111b47976775c01bbb0e8c208434f0a73bf">od_m128</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071110693d30ca67138eaa61021bd6dcd4196">od_m16_16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111234bc191ce9540ae7a5666424eb2dd8b">od_m16_32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071116a11dc04f9437c991042c8a21164b19c">od_m16_64</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111d7b446bea0f669a10c0551d78eedd98d">od_m16a16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111d80278919a74b430be06699419fc63d2">od_m16a32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711197792c5c1961405bf4f6d63a8f5d0e67">od_m32a32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711147f03dcf89d8b5b551c14e440ae96f72">od_m16a64</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111a5977b227f122d9bd1a40463cfd02a49">od_moffs8</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071116a03e6fa9133aca6d26083ce3c67397e">od_moffs16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111ca1b056aae097e4f1e651919ab3f4754">od_moffs32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711176614f3ac48485364f0dac0e1027a186">od_moffs64</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711160874bc6edc09347dba403419f7cf81c">od_sreg</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071114c51c5dfcc3cc2030cb92cefa545f222">od_m32fp</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111792fad26196965e1e85426469df0f49f">od_m64fp</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111c729769db839d8dbcbc188b5a4b7a971">od_m80fp</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111ea6df1183e59b257d8fe8efffe9a3b09">od_st0</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111c01f7a241572498abb1b886690659a63">od_st1</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711109720eb8d33f57b2ba4aa75d3f22ad3a">od_st2</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111a422ae5a516fe045b413842cdb21c709">od_st3</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071116affca87f3182bd13f1729e29ed39e43">od_st4</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071118db70e32f98938b46ffedcc6db928504">od_st5</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111504c5422570730decb4bdc686c9bb54e">od_st6</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071113066189fa2efe7ce6177612451dd3b45">od_st7</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111b3c57805155075b667264923209f9213">od_sti</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111f3a9fd24b823d82b1f0fa7a7df7f3495">od_mm</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111ad39cf027ea73ed2d57252a073a198f7">od_mm_m32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111a92780bcf575beda1ca5f31f68e6d290">od_mm_m64</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711112747e27b155dc780d3e8f2171e09ad8">od_xmm</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111116f8543f13e48a7d76c95aa839b535e">od_xmm_m16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111f5e887c6ca4f95c2bd425c831dd74d29">od_xmm_m32</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711137938702b02e3ac1b59aa1479a1769c7">od_xmm_m64</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071113eb3b885ffa12628847bf78e9f958fef">od_xmm_m128</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111dfb13e6629253d560c8e831ff874d6c1">od_XMM0</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111951c7e9bba1a2dfac6b404140af7c7ce">od_0</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071113e42bd5ac2af5354c62292ba0c55d5c0">od_1</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071119139ea99f17c75c7f603e48256f83845">od_m80</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711178a5cd944f69f128120863696ab58879">od_dec</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111dfacf60ef5bc2ebf1cf78cf1dd89905a">od_m80bcd</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111cb51c59073acfe13e959598c198482ea">od_m2byte</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111abb52db5691ca10c3889122c4ce1e1bc">od_m14_28byte</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071113aa95930119d5080b9f6aa5b38339028">od_m94_108byte</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711134335041c309503ef70fd3fb31c3535f">od_m512byte</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111abea3f5831c8b75cd30cb342ef0640ff">od_r16_m16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711119d5620b557997d9291d13b8c44ed01e">od_r32_m8</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071117db62a852e69cc8dcd5d9a2d06953c48">od_r32_m16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111cb92b6ff3e78055c88cbd428afa6223b">od_r64_m16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111529d73862608a623f371b3ff578717bd">od_CR0</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111add6c22d0d1770eb6db421b1a64f7a4c">od_CR7</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071113b552630bf3702f5f152abff32878df7">od_CR8</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711169a472cdd5daab42bf9c45eddc85f86f">od_CR0CR7</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071110a17ef856917b6cce69655e25981b2c6">od_DR0DR7</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b40711117851b35d838a12494813051a813efe4">od_reg</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b4071119d6058659228d7c6e77d3f89eeb3a0fc">od_CL</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Operand types, from Intel "Instruction Set Reference, A-M" section 3.1.1.2, Vol.  <a href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf">MemoryReferencePattern</a> { <br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebfcb3935dbc7f30f9ba719780485c72c84">mrp_unknown</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf35bf7b67d552ebd993409433b6dc2cc3">mrp_disp</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebfeb23319e60be002c72befd588ce9d214">mrp_index</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf4fb7bfa77da1ef968303952540f24a09">mrp_index_disp</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebfa66205af45303370304198fc00ad9b43">mrp_base</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf88577037350c6011b8ea965d2965031e">mrp_base_disp</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf905e109835e860f083ba5bffce0bfe83">mrp_base_index</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf99678e9ea5adecbeafaf107275b6b6a5">mrp_base_index_disp</a>
<br>
 }</td></tr>

<tr><td colspan="2"><br><h2>Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="Cxx__Grammar_8h.html#4f57773a5fc8d0d005f7553cd47cbc4e">SgUnsignedCharList</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#ae8fd5cebac1a8da068090922f95515f">fixup_prefix_bytes</a> (<a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a> *insn, <a class="el" href="Cxx__Grammar_8h.html#4f57773a5fc8d0d005f7553cd47cbc4e">SgUnsignedCharList</a> source)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rewrites the prefix bytes stored in the original <code>source</code> to be in the same order (and same repeat counts) as stored in the target, or p_raw_bytes data member of the instruction.  <a href="#ae8fd5cebac1a8da068090922f95515f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="Cxx__Grammar_8h.html#4f57773a5fc8d0d005f7553cd47cbc4e">SgUnsignedCharList</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#40040d9edbb6d07c8b9ff1a55ec0ef4a">assemble</a> (<a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a> *insn, const <a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a> *defn)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low-level method to assemble a single instruction using the specified definition from the assembly dictionary.  <a href="#40040d9edbb6d07c8b9ff1a55ec0ef4a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#2b674c012a1c7662946a9aa147b2b060">matches</a> (const <a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a> *defn, <a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a> *insn, int64_t *disp, int64_t *imm) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Attempts to match an instruction with a definition.  <a href="#2b674c012a1c7662946a9aa147b2b060"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#91e33ff51b774c0f37595d0f4231e7d9">matches</a> (<a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111">OperandDefn</a>, <a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *, <a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *, int64_t *disp, int64_t *imm) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Attempts to match an instruction operand with a definition operand.  <a href="#91e33ff51b774c0f37595d0f4231e7d9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#fe9c089507a2392408a13cc189495c72">build_modrm</a> (const <a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a> *, <a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a> *, size_t argno, uint8_t *sib, int64_t *displacement, uint8_t *rex) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Builds the ModR/M byte, SIB byte.  <a href="#fe9c089507a2392408a13cc189495c72"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#803d14b2755c2afe37a806b1704a84f9">build_modreg</a> (const <a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a> *, <a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a> *, size_t argno, uint8_t *modrm, uint8_t *rex) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Adjusts the "reg" field of the ModR/M byte and adjusts the REX prefix byte if necessary.  <a href="#803d14b2755c2afe37a806b1704a84f9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#32fadb25541189b9ceeac7c9aafaf493">segment_override</a> (<a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a> *)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Calculates the segment override from the instruction operands rather than obtaining it from the p_segmentOverride data member.  <a href="#32fadb25541189b9ceeac7c9aafaf493"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Static Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static size_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#9914ac376e0ed2aa94b1003f40852dc6">od_e_val</a> (unsigned opcode_mods)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns value of En modification.  <a href="#9914ac376e0ed2aa94b1003f40852dc6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#3c0ef98283b6ae4ea2475dc1dea28e6f">od_rex_byte</a> (unsigned opcode_mods)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#f429fa5e269039b144f60c131126e8ad">build_modrm</a> (unsigned mod, unsigned reg, unsigned rm)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns a ModR/M byte constructed from the three standard fields: mode, register, and register/memory.  <a href="#f429fa5e269039b144f60c131126e8ad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#2a39d332cc5daef7ddf270461f91cabd">modrm_mod</a> (uint8_t modrm)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the mode field of a ModR/M byte.  <a href="#2a39d332cc5daef7ddf270461f91cabd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#44be0bdc6ce6c33dba2b66c7d326fe9b">modrm_reg</a> (uint8_t modrm)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the register field of a ModR/M byte.  <a href="#44be0bdc6ce6c33dba2b66c7d326fe9b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#eb952fa634535dc6337862c7138976f6">modrm_rm</a> (uint8_t modrm)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the register/memory field of a ModR/M byte.  <a href="#eb952fa634535dc6337862c7138976f6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#62b6b9225ebc8cbd332c6b35d49f5b06">build_sib</a> (unsigned ss, unsigned index, unsigned base)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns a SIB byte constructed from the three standard fields: scale, index, and base.  <a href="#62b6b9225ebc8cbd332c6b35d49f5b06"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#f8b013f0198e282093e5057fd6d98f74">sib_ss</a> (uint8_t sib)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the scale field of a SIB byte.  <a href="#f8b013f0198e282093e5057fd6d98f74"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#bd6a3bc636e7a5a7c6ab8a5ea4ca01f1">sib_index</a> (uint8_t sib)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the index field of a SIB byte.  <a href="#bd6a3bc636e7a5a7c6ab8a5ea4ca01f1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#0eccd9354b39cd029a30defbebd29a74">sib_base</a> (uint8_t sib)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the base field of a SIB byte.  <a href="#0eccd9354b39cd029a30defbebd29a74"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#085fe2ae49db4cb901762d2dd8cd746b">initAssemblyRules</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Build the dictionary used by the x86 assemblers.  <a href="#085fe2ae49db4cb901762d2dd8cd746b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#d875527259651989abfbd9f548172ea7">initAssemblyRules_part1</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#83110bec629d5859a37d563b3a444ab9">initAssemblyRules_part2</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#bb3452c0ebf3b909c1292a8df4c274f3">initAssemblyRules_part3</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#833f872b3ed98d9d8eb0e000570ebbfd">initAssemblyRules_part4</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#311360123030aa63e8b829a342a5d5af">initAssemblyRules_part5</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#3a2c045f5bd6285d2e0374447693ddbd">initAssemblyRules_part6</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#bf2f8698e840a1a51a24e6c893cf0d68">initAssemblyRules_part7</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#ec7292b8bc6e60f918331f909878f70b">initAssemblyRules_part8</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#6b1bef769b0cdd0d1e5974f99e74982f">initAssemblyRules_part9</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#3f2d26b834dfdd15dff8cceb1ca01ca2">define</a> (const <a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a> *d)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Adds a definition to the assembly dictionary.  <a href="#3f2d26b834dfdd15dff8cceb1ca01ca2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static std::string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#1ee8ecae94bd836caf2ae03017028c6e">to_str</a> (<a class="el" href="AssemblerX86Init_8h.html#cb800e57ccb0a3ac5b7a89056bca5571">X86InstructionKind</a>)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the string version of the instruction kind sans "x86_" prefix.  <a href="#1ee8ecae94bd836caf2ae03017028c6e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#78eacca68d997354dd31f508905dfee9">matches_rel</a> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *, int64_t val, size_t nbytes)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Determines whether a call/jump target can be represented as a IP-relative displacement of the specified size.  <a href="#78eacca68d997354dd31f508905dfee9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static <a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf">MemoryReferencePattern</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#29ce64dbbc067c081e379372024a633e">parse_memref</a> (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *insn, <a class="el" href="classSgAsmMemoryReferenceExpression.html">SgAsmMemoryReferenceExpression</a> *expr, <a class="el" href="classSgAsmx86RegisterReferenceExpression.html">SgAsmx86RegisterReferenceExpression</a> **base_reg, <a class="el" href="classSgAsmx86RegisterReferenceExpression.html">SgAsmx86RegisterReferenceExpression</a> **index_reg, <a class="el" href="classSgAsmValueExpression.html">SgAsmValueExpression</a> **scale, <a class="el" href="classSgAsmValueExpression.html">SgAsmValueExpression</a> **displacement)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parses memory refernce expressons and returns the address BASE_REG + (INDEX_REG * SCALE) + DISPLACEMENT, where BASE_REG and INDEX_REG are optional register reference expressions and SCALE and DISPLACEMENT are optional value expressions.  <a href="#29ce64dbbc067c081e379372024a633e"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#824c9d859366886fce48d0d44596356c">honor_operand_types</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">If true, operand types rather than values determine assembled form.  <a href="#824c9d859366886fce48d0d44596356c"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Static Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#5f13f0a7625ffa5f488cd69c6cd75136">od_e_mask</a> = 0x00000070</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that the ModR/M byte of the instruction uses only the r/m (register or memory) operand.  <a href="#5f13f0a7625ffa5f488cd69c6cd75136"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#0c11d2e51fd7bd977daa6db5da6d22a4">od_e_pres</a> = 0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#05c6a06b023e929452df26ba2b85ebd7">od_e0</a> = 0x00000000 | od_e_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#2661c8e723a67e957fa8adcde60b4726">od_e1</a> = 0x00000010 | od_e_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#ec5c73d09fd42e07bf33a4fa58072302">od_e2</a> = 0x00000020 | od_e_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#763a0ddb6657fbefae419d4a13e25228">od_e3</a> = 0x00000030 | od_e_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#eb6f9e4693d3b5f25ff21ea157c870c8">od_e4</a> = 0x00000040 | od_e_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#800a15f92721435b20b109255e02a41a">od_e5</a> = 0x00000050 | od_e_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#0f983a805b74ce5907b2987478e71c8e">od_e6</a> = 0x00000060 | od_e_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#d01ac5fe8ed218d0d026c3798cda7c80">od_e7</a> = 0x00000070 | od_e_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#be77e60c04ab51f420488806114ce4ee">od_rex_pres</a> = 0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates the use of a REX prefix that affects operand size or instruction semantics.  <a href="#be77e60c04ab51f420488806114ce4ee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#7e9704821a7196116e46a906c51cf13a">od_rex_mask</a> = 0x00000f00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#ff117fbbf1494550f00c04da42439051">od_rex</a> = 0x00000000 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#35f0a11c5e4fc8a3b45bd7015d9b79bf">od_rexb</a> = 0x00000100 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#9ba66d5581a727674684dbd6091c9040">od_rexx</a> = 0x00000200 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#8f4b5a846fc7b7a59e9877ec33b26323">od_rexxb</a> = 0x00000300 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#97054941c196fbe8ab711f830a751e7e">od_rexr</a> = 0x00000400 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#5010dba3b6ba79f01967ac9fea76c8e4">od_rexrb</a> = 0x00000500 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#0f3790e72f8d78e76ae4959b839b9dc0">od_rexrx</a> = 0x00000600 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#5890df39cf1103cbdb67c9a853151a0f">od_rexrxb</a> = 0x00000700 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#dde6f5262f11177bc8ef785151d9756a">od_rexw</a> = 0x00000800 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#51ec96fa37eed39b105916108b0b3894">od_rexwb</a> = 0x00000900 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#86bdb8180eae70d897cd21b421e9d786">od_rexwx</a> = 0x00000a00 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#de56a52038e16256c4d589d330fe625e">od_rexwxb</a> = 0x00000b00 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#1bd6669e91df2fc75508f4bacbd3bfdc">od_rexwr</a> = 0x00000c00 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#8c259d9941821c2bbad4a1e857ef2965">od_rexwrb</a> = 0x00000d00 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#ffeaf7869fa9dc62dda67c8db4c9d5a3">od_rexwrx</a> = 0x00000e00 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#ce0f3d822fa6bc15442da1d847bca1d7">od_rexwrxb</a> = 0x00000f00 | od_rex_pres</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#3de2e14b3c09347f69ed1b1064d03a6a">od_modrm</a> = 0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indicates that the ModR/M byte of the instruction contains a register operand and an r/m operand.  <a href="#3de2e14b3c09347f69ed1b1064d03a6a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#1ec5e2e201c378ab510503fcf604a9c5">od_c_mask</a> = 0x00007000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A 1-byte (CB), 2-byte (CW), 4-byte (CD), 6-byte (CP), 8-byte (CO), or 10-byte (CT) value follows the opcode.  <a href="#1ec5e2e201c378ab510503fcf604a9c5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#76900dec510d44a1c2f5d43d62fb921c">od_cb</a> = 0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#98c2a52fd93891b4dac8fe807d7fce8d">od_cw</a> = 0x00002000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#352aa6d3fd09bd4b3940a85469e8a4ef">od_cd</a> = 0x00003000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#5f1a2cca10d59a6c8a6256475cefc42b">od_cp</a> = 0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#64aa3b970ee9459b5c7607e1aa3c3aa4">od_co</a> = 0x00005000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#107613323d0fc67c1bdb47ee37f2a6da">od_ct</a> = 0x00006000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#9cc1b73232b99807615e12a1a1311fb1">od_i_mask</a> = 0x00070000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A 1-byte (IB), 2-byte (IW), 4-byte (ID), or 8-byte (IO) little-endian immediate operand to the instruction follows the opcode, ModR/M bytes or scale-indexing bytes.  <a href="#9cc1b73232b99807615e12a1a1311fb1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#297beb5108e02f688d0a6d438694ef4f">od_ib</a> = 0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#696bd055be6a5a82ec7289e7703f2415">od_iw</a> = 0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#367f03eb633b18b1556ed56fa3708e31">od_id</a> = 0x00030000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#f4e5d72847a431eb99122701c97910ca">od_io</a> = 0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#eeabdc24083237053fea4b015b2fa5a4">od_r_mask</a> = 0x00700000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A register code, from 0 through 7, added to a byte of the opcode.  <a href="#eeabdc24083237053fea4b015b2fa5a4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#222c480a51792bf4c336335ccdba97ad">od_rb</a> = 0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#b16dc04c020bee76f673657f4101c32e">od_rw</a> = 0x00200000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#724184ba11f442cce3a36115176c903e">od_rd</a> = 0x00300000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#6c75d542c246f384e77b58334ac43307">od_ro</a> = 0x00400000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#259e7acf62b0a668fa7d60f76485cfd3">od_i</a> = 0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A number used in floating-point instructions when one of the operands is ST(i) from the FPU register stack.  <a href="#259e7acf62b0a668fa7d60f76485cfd3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#f2a332f1330e5dfca06d8f265f40da86">COMPAT_LEGACY</a> = 0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">These bits define the compatibility of an instruction to 32- and 64-bit modes. Definition is compatible with non 64-bit architectures.  <a href="#f2a332f1330e5dfca06d8f265f40da86"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#f90657e39440b1e175f61e29edd70a13">COMPAT_64</a> = 0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Definition is compatible with 64-bit architectures.  <a href="#f90657e39440b1e175f61e29edd70a13"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static <a class="el" href="classAssemblerX86.html#3b6b574ffa4468a219611e0909c92328">InsnDictionary</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86.html#0cd86fcbed61e176d8dd7292c392fa47">defns</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Instruction assembly definitions organized by X86InstructionKind.  <a href="#0cd86fcbed61e176d8dd7292c392fa47"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Defines static characteristics of an instruction used by the assembler and disassembler.  <a href="classAssemblerX86_1_1InsnDefn.html#_details">More...</a><br></td></tr>
</table>
<hr><h2>Member Typedef Documentation</h2>
<a class="anchor" name="b8f002aff93ce57df6fba27649898570"></a><!-- doxytag: member="AssemblerX86::DictionaryPage" ref="b8f002aff93ce57df6fba27649898570" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::vector&lt;const <a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a>*&gt; <a class="el" href="classAssemblerX86.html#b8f002aff93ce57df6fba27649898570">AssemblerX86::DictionaryPage</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Instruction assembly definitions for a single kind of instruction. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00395">395</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="3b6b574ffa4468a219611e0909c92328"></a><!-- doxytag: member="AssemblerX86::InsnDictionary" ref="3b6b574ffa4468a219611e0909c92328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::map&lt;<a class="el" href="AssemblerX86Init_8h.html#cb800e57ccb0a3ac5b7a89056bca5571">X86InstructionKind</a>, <a class="el" href="classAssemblerX86.html#b8f002aff93ce57df6fba27649898570">DictionaryPage</a>&gt; <a class="el" href="classAssemblerX86.html#3b6b574ffa4468a219611e0909c92328">AssemblerX86::InsnDictionary</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Instruction assembly definitions for all kinds of instructions. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00398">398</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<hr><h2>Member Enumeration Documentation</h2>
<a class="anchor" name="26cf2311d68def86620d868d9b407111"></a><!-- doxytag: member="AssemblerX86::OperandDefn" ref="26cf2311d68def86620d868d9b407111" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111">AssemblerX86::OperandDefn</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Operand types, from Intel "Instruction Set Reference, A-M" section 3.1.1.2, Vol. 
<p>
2A 3-3 <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111faec77270e839b0cb3ad1c8801779f22"></a><!-- doxytag: member="od_none" ref="26cf2311d68def86620d868d9b407111faec77270e839b0cb3ad1c8801779f22" args="" -->od_none</em>&nbsp;</td><td>
Operand is not present as part of the instruction. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711153f5726689e3ae27967a69901afaae3f"></a><!-- doxytag: member="od_AL" ref="26cf2311d68def86620d868d9b40711153f5726689e3ae27967a69901afaae3f" args="" -->od_AL</em>&nbsp;</td><td>
AL register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111b6d78b9a5038ab1cafe602752bb9d9a1"></a><!-- doxytag: member="od_AX" ref="26cf2311d68def86620d868d9b407111b6d78b9a5038ab1cafe602752bb9d9a1" args="" -->od_AX</em>&nbsp;</td><td>
AX register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111aed124eabef155409f906aec0b6b1bbe"></a><!-- doxytag: member="od_EAX" ref="26cf2311d68def86620d868d9b407111aed124eabef155409f906aec0b6b1bbe" args="" -->od_EAX</em>&nbsp;</td><td>
EAX register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111adc1d9e2515ea8e6dc2b73c6c9d23996"></a><!-- doxytag: member="od_RAX" ref="26cf2311d68def86620d868d9b407111adc1d9e2515ea8e6dc2b73c6c9d23996" args="" -->od_RAX</em>&nbsp;</td><td>
RAX register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071112eabd99963d7ceb577032558ecfba710"></a><!-- doxytag: member="od_DX" ref="26cf2311d68def86620d868d9b4071112eabd99963d7ceb577032558ecfba710" args="" -->od_DX</em>&nbsp;</td><td>
DX register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711144be974bfe7e13f68fe6142c32afbce3"></a><!-- doxytag: member="od_CS" ref="26cf2311d68def86620d868d9b40711144be974bfe7e13f68fe6142c32afbce3" args="" -->od_CS</em>&nbsp;</td><td>
CS register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111932d51784b3ddd118c117e6cf9898889"></a><!-- doxytag: member="od_DS" ref="26cf2311d68def86620d868d9b407111932d51784b3ddd118c117e6cf9898889" args="" -->od_DS</em>&nbsp;</td><td>
DS register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111af4e57c79577ed587f37d5c7928b8ba1"></a><!-- doxytag: member="od_ES" ref="26cf2311d68def86620d868d9b407111af4e57c79577ed587f37d5c7928b8ba1" args="" -->od_ES</em>&nbsp;</td><td>
ES register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071112d5867217331f62077e8b597bd35a676"></a><!-- doxytag: member="od_FS" ref="26cf2311d68def86620d868d9b4071112d5867217331f62077e8b597bd35a676" args="" -->od_FS</em>&nbsp;</td><td>
FS register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071112e18a0619d6c11bbd1fbbbbd19a3fb84"></a><!-- doxytag: member="od_GS" ref="26cf2311d68def86620d868d9b4071112e18a0619d6c11bbd1fbbbbd19a3fb84" args="" -->od_GS</em>&nbsp;</td><td>
GS register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711138c382155962e1551da0b74d9c1bebfd"></a><!-- doxytag: member="od_SS" ref="26cf2311d68def86620d868d9b40711138c382155962e1551da0b74d9c1bebfd" args="" -->od_SS</em>&nbsp;</td><td>
SS register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111bfcb64345dbaefab195df5b942d0e9db"></a><!-- doxytag: member="od_rel8" ref="26cf2311d68def86620d868d9b407111bfcb64345dbaefab195df5b942d0e9db" args="" -->od_rel8</em>&nbsp;</td><td>
A relative address in the range from 128 bytes before the end of the instruction to 127 bytes after the end of the instruction. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711197933e3a9f040fee56ad04ff1fa95ed2"></a><!-- doxytag: member="od_rel16" ref="26cf2311d68def86620d868d9b40711197933e3a9f040fee56ad04ff1fa95ed2" args="" -->od_rel16</em>&nbsp;</td><td>
A relative address in the same code segment as the instruction assembled, with an operand size attribute of 16 bits. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071115cf9806a95585965c4f37d8c9949a898"></a><!-- doxytag: member="od_rel32" ref="26cf2311d68def86620d868d9b4071115cf9806a95585965c4f37d8c9949a898" args="" -->od_rel32</em>&nbsp;</td><td>
A relative address in the same code segment as the instruction assembled, with an operand size attribute of 32 bits. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111ba083b6d221c3d6ae962768c38fe5a30"></a><!-- doxytag: member="od_rel64" ref="26cf2311d68def86620d868d9b407111ba083b6d221c3d6ae962768c38fe5a30" args="" -->od_rel64</em>&nbsp;</td><td>
A relative address in the same code segment as the instruction assembled, with an operand size attribute of 64 bits. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111387828c2a776f7c64cfb38cbcf99dacc"></a><!-- doxytag: member="od_ptr16_16" ref="26cf2311d68def86620d868d9b407111387828c2a776f7c64cfb38cbcf99dacc" args="" -->od_ptr16_16</em>&nbsp;</td><td>
A far pointer, typically to a code segment different from that of the instruction. 
<p>
The notation 16:16 indicates that the value of the pointer has two parts. The value to the left of the colon is a 16-bit selector or value destined for the code segment register. The value to the right corresponds to the offset within the destination segment. The ptr1616 symbol is used when the instruction's operand-size attribute is 16 bits. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071117eaba3b0d01b8f593a982f911f8e7477"></a><!-- doxytag: member="od_ptr16_32" ref="26cf2311d68def86620d868d9b4071117eaba3b0d01b8f593a982f911f8e7477" args="" -->od_ptr16_32</em>&nbsp;</td><td>
A far pointer, typically to a code segment different from that of the instruction. 
<p>
The notation 16:32 indicates that the value of the pointer has two parts. The value to the left of the colon is a 16-bit selector or value destined for the code segment register. The value to the right corresponds to the offset within the destination segment. The ptr1632 symbol is used when the instruction's operand-size attribute is 32 bits. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111673c8ee5080a7a3b94e3a2828a091ff6"></a><!-- doxytag: member="od_ptr16_64" ref="26cf2311d68def86620d868d9b407111673c8ee5080a7a3b94e3a2828a091ff6" args="" -->od_ptr16_64</em>&nbsp;</td><td>
A far pointer, typically to a code segment different from that of the instruction. 
<p>
The notation 16:64 indicates that the value of the pointer has two parts. The value to the left of the colon is a 16-bit selector or value destined for the code segment register. The value to the right corresponds to the offset within the destination segment. The ptr1664 symbol is used when the instruction's operand-size attribute is 64 bits. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111eaf70b98ff7734e5acce496c0c6dccf7"></a><!-- doxytag: member="od_r8" ref="26cf2311d68def86620d868d9b407111eaf70b98ff7734e5acce496c0c6dccf7" args="" -->od_r8</em>&nbsp;</td><td>
One of the byte general-purpose registers: AL, CL, DL, BL, AH, CH, DH, BH, BPL, SPL, DIL and SIL; or one of the byte registers (R8L-R15L) available when using REX.R and 64-bit mode. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071117ac1515013b6395e8d38d06232e3f6f4"></a><!-- doxytag: member="od_r16" ref="26cf2311d68def86620d868d9b4071117ac1515013b6395e8d38d06232e3f6f4" args="" -->od_r16</em>&nbsp;</td><td>
One of the word general-purpose registers: AX, CX, DX, BX, SP, BP, SI, DI; or one of the word registers (R8-R15) available when using REX.R and 64-bit mode. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111cf1bb6990512186863d55d0bcae9d530"></a><!-- doxytag: member="od_r32" ref="26cf2311d68def86620d868d9b407111cf1bb6990512186863d55d0bcae9d530" args="" -->od_r32</em>&nbsp;</td><td>
One of the doubleword general-purpose registers: EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI; or one of the doubleword registers (R8D-R15D) available when using REX.R and 64-bit mode. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071111db1ecf9180f66c78cbb195aa41d7959"></a><!-- doxytag: member="od_r64" ref="26cf2311d68def86620d868d9b4071111db1ecf9180f66c78cbb195aa41d7959" args="" -->od_r64</em>&nbsp;</td><td>
One of the quadword general-purpose registers: RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, R8-R15. 
<p>
These are available when using REX.R and 64-bit mode. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111366412c782a84e782002989dc0207af6"></a><!-- doxytag: member="od_imm8" ref="26cf2311d68def86620d868d9b407111366412c782a84e782002989dc0207af6" args="" -->od_imm8</em>&nbsp;</td><td>
An immediate byte value, a signed number between -128 and +127, inclusive. 
<p>
For instructions in which imm8 is combined with a word or doubleword operand, the immediate value is sign-extended to form a word or doubleword (the upper byte of the word is filled with the topmost bit of the immediate value). </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711128704b11bdab8233170a72e99bc8abac"></a><!-- doxytag: member="od_imm16" ref="26cf2311d68def86620d868d9b40711128704b11bdab8233170a72e99bc8abac" args="" -->od_imm16</em>&nbsp;</td><td>
An immediate word value used for instructions whose operand-size attribute is 16 bits. 
<p>
This is a number between -32,768 and +32,767 inclusive. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111bc7f53d4918065a65a1b251339d402de"></a><!-- doxytag: member="od_imm32" ref="26cf2311d68def86620d868d9b407111bc7f53d4918065a65a1b251339d402de" args="" -->od_imm32</em>&nbsp;</td><td>
An immediate doubleword value used for instructions whose operand-size attribute is 32 bits. 
<p>
It allows the use of a number between -2,147,483,648 and +2,147,483,647 inclusive. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711168d1617559e951b7a0f0d2b480e1017c"></a><!-- doxytag: member="od_imm64" ref="26cf2311d68def86620d868d9b40711168d1617559e951b7a0f0d2b480e1017c" args="" -->od_imm64</em>&nbsp;</td><td>
An immediate quadword value used for instructions whose operand-size attribute is 64 bits. 
<p>
The value allows the use of a number between -9,223,372,036,854,775,808 and +9,223,372,036,854,775,807 inclusive. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711195c801427b24b126d492e413c95523f5"></a><!-- doxytag: member="od_r_m8" ref="26cf2311d68def86620d868d9b40711195c801427b24b126d492e413c95523f5" args="" -->od_r_m8</em>&nbsp;</td><td>
A byte operand that is either the contents of a byte general-purpose register (AL, CL, DL, BL, AH, CH, DH, BH, BPL, SPL, DIL and SIL) or a byte from memory. 
<p>
Byte registers R8L-R15L are available using REX.R in 64-bit mode. This is indicated as "r/m8" in Intel documentation. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111781c75e2dd1fc884a4143680bc75b11d"></a><!-- doxytag: member="od_r_m16" ref="26cf2311d68def86620d868d9b407111781c75e2dd1fc884a4143680bc75b11d" args="" -->od_r_m16</em>&nbsp;</td><td>
A word general-purpose register or memory operand used for instructions whose operand-size attribute is 16-bits. 
<p>
The word general-purpose registers are AX, CX, DX, BX, SP, BP, SI, and DI. The contents of memory are found at the address provided by the effective address computation. Word registers R8W-R15W are available using REX.R in 64-bit mode. This is indicated as "r/m16" in Intel documentation. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071110858fb69c2ab52d968b71a0b2208cf34"></a><!-- doxytag: member="od_r_m32" ref="26cf2311d68def86620d868d9b4071110858fb69c2ab52d968b71a0b2208cf34" args="" -->od_r_m32</em>&nbsp;</td><td>
A doubleword general-purpose register or memory operand used for instructions whose operand-size attribute is 32-bits. 
<p>
The doubleword general-purpose registers are EAX, ECX, EDX, EBX, ESP, EBP, ESI, and EDI. The contents of memory are found at the address provided by the effective address computation. Doubleword registers R8D-R15D are available when using REX.R in 64-bit mode. This is indicated as "r/m32" in Intel documentation. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071111107a4a0087b1019f31ca5bbe5d50feb"></a><!-- doxytag: member="od_r_m64" ref="26cf2311d68def86620d868d9b4071111107a4a0087b1019f31ca5bbe5d50feb" args="" -->od_r_m64</em>&nbsp;</td><td>
A quadword general-purpose register or memory operand used for instructions whose operand-size attribute is 64 bits when using REX.W. 
<p>
Quadword general-purpose registers are RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, R8-R15; these are available only in 64-bit mode. The contents of memory are found at the address provided by the effective address computation. This is indicated as "r/m64" in Intel documentation. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071112b867f4fea3c1c30dd61de1e04a06f75"></a><!-- doxytag: member="od_m" ref="26cf2311d68def86620d868d9b4071112b867f4fea3c1c30dd61de1e04a06f75" args="" -->od_m</em>&nbsp;</td><td>
A 16-, 32-, or 64-bit operand in memory. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071110cc1163b164636c0a79bc7bf5c3db3c3"></a><!-- doxytag: member="od_m8" ref="26cf2311d68def86620d868d9b4071110cc1163b164636c0a79bc7bf5c3db3c3" args="" -->od_m8</em>&nbsp;</td><td>
A byte operand in memory, usually expressed as a variable or array name, but pointed to by the DS:(E)SI or ES:(E)DI registers. 
<p>
In 64-bit mode, it is pointed to by the RSI or RDI registers. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071119a44283a6f1cdaa5f7aa0c90f5a46bdf"></a><!-- doxytag: member="od_m16" ref="26cf2311d68def86620d868d9b4071119a44283a6f1cdaa5f7aa0c90f5a46bdf" args="" -->od_m16</em>&nbsp;</td><td>
A word operand in memory, usually expressed as a variable or array name, but pointed to by the DS:(E)SI or ES:(E)DI registers. 
<p>
This nomenclature is used only with the string instructions. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071110757c7d4216d7ebc06fe5b211b8cbcdd"></a><!-- doxytag: member="od_m32" ref="26cf2311d68def86620d868d9b4071110757c7d4216d7ebc06fe5b211b8cbcdd" args="" -->od_m32</em>&nbsp;</td><td>
A doubleword operand in memory, usually expressed as a variable or array name, but pointed to by the DS:(E)SI or ES:(E)DI registers. 
<p>
This nomenclature is used only with the string instructions. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071116d597d1c8894badc3124c1135a75a2f7"></a><!-- doxytag: member="od_m64" ref="26cf2311d68def86620d868d9b4071116d597d1c8894badc3124c1135a75a2f7" args="" -->od_m64</em>&nbsp;</td><td>
A memory quadword operand in memory. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111b47976775c01bbb0e8c208434f0a73bf"></a><!-- doxytag: member="od_m128" ref="26cf2311d68def86620d868d9b407111b47976775c01bbb0e8c208434f0a73bf" args="" -->od_m128</em>&nbsp;</td><td>
A memory double quadword operand in memory. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071110693d30ca67138eaa61021bd6dcd4196"></a><!-- doxytag: member="od_m16_16" ref="26cf2311d68def86620d868d9b4071110693d30ca67138eaa61021bd6dcd4196" args="" -->od_m16_16</em>&nbsp;</td><td>
A memory operand containing a far pointer composed of two numbers. 
<p>
In the notation 16:16, the number to the left of the colon corresponds to the pointer's segment selector while the number to the right corresponds to its offset. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111234bc191ce9540ae7a5666424eb2dd8b"></a><!-- doxytag: member="od_m16_32" ref="26cf2311d68def86620d868d9b407111234bc191ce9540ae7a5666424eb2dd8b" args="" -->od_m16_32</em>&nbsp;</td><td>
A memory operand containing a far pointer composed of two numbers. 
<p>
In the notation 16:16, the number to the left of the colon corresponds to the pointer's segment selector while the number to the right corresponds to its offset. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071116a11dc04f9437c991042c8a21164b19c"></a><!-- doxytag: member="od_m16_64" ref="26cf2311d68def86620d868d9b4071116a11dc04f9437c991042c8a21164b19c" args="" -->od_m16_64</em>&nbsp;</td><td>
A memory operand containing a far pointer composed of two numbers. 
<p>
In the notation 16:16, the number to the left of the colon corresponds to the pointer's segment selector while the number to the right corresponds to its offset. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111d7b446bea0f669a10c0551d78eedd98d"></a><!-- doxytag: member="od_m16a16" ref="26cf2311d68def86620d868d9b407111d7b446bea0f669a10c0551d78eedd98d" args="" -->od_m16a16</em>&nbsp;</td><td>
A memory operand consisting of data item pairs whose sizes are indicated on the left and the right side of the "a" (normally written "m16&amp;16" in Intel manuals). 
<p>
All memory addressing modes are allowed. This operand definition is used by the BOUND instruction to provide an operand containing an upper and lower bound for array indices. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111d80278919a74b430be06699419fc63d2"></a><!-- doxytag: member="od_m16a32" ref="26cf2311d68def86620d868d9b407111d80278919a74b430be06699419fc63d2" args="" -->od_m16a32</em>&nbsp;</td><td>
A memory operand consisting of data item pairs whose sizes are indicated on the left and the right side of the "a" (normally written "m16&amp;32" in Intel manuals). 
<p>
All memory addressing modes are allowed. This operand definition is used by the LIDT and LGDT to provide a word with which to load the limit field, and a doubleword with which to load the base field of the corresponding GDTR and IDTR registers. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711197792c5c1961405bf4f6d63a8f5d0e67"></a><!-- doxytag: member="od_m32a32" ref="26cf2311d68def86620d868d9b40711197792c5c1961405bf4f6d63a8f5d0e67" args="" -->od_m32a32</em>&nbsp;</td><td>
A memory operand consisting of data item pairs whose sizes are indicated on the left and the right side of the "a" (normally written "m32&amp;32" in Intel manuals). 
<p>
All memory addressing modes are allowed. This operand definition is used by the BOUND instruction to provide an operand containing an upper and lower bound for array indices. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711147f03dcf89d8b5b551c14e440ae96f72"></a><!-- doxytag: member="od_m16a64" ref="26cf2311d68def86620d868d9b40711147f03dcf89d8b5b551c14e440ae96f72" args="" -->od_m16a64</em>&nbsp;</td><td>
A memory operand consisting of data item pairs whose sizes are indicated on the left and the right side of the "a" (normally written "m64&amp;64" in Intel manuals). 
<p>
All memory addressing modes are allowed. This operand definition is used by the LIDT and LGDT in 64-bit mode to provide a word with which to load the limit field, and a quadword with which to load the base field of the corresponding GDTR and IDTR registers. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111a5977b227f122d9bd1a40463cfd02a49"></a><!-- doxytag: member="od_moffs8" ref="26cf2311d68def86620d868d9b407111a5977b227f122d9bd1a40463cfd02a49" args="" -->od_moffs8</em>&nbsp;</td><td>
A simple memory variable (memory offset) of type byte used by some variants of the MOV instruction. 
<p>
The actual address is given by a simple offset relative to the segment base. No ModR/M byte is used in the instruction. This is used by instructions with a 8-bit address size attribute. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071116a03e6fa9133aca6d26083ce3c67397e"></a><!-- doxytag: member="od_moffs16" ref="26cf2311d68def86620d868d9b4071116a03e6fa9133aca6d26083ce3c67397e" args="" -->od_moffs16</em>&nbsp;</td><td>
A simple memory variable (memory offset) of type word used by some variants of the MOV instruction. 
<p>
The actual address is given by a simple offset relative to the segment base. No ModR/M byte is used in the instruction. This is used by instructions with a 16-bit address size attribute. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111ca1b056aae097e4f1e651919ab3f4754"></a><!-- doxytag: member="od_moffs32" ref="26cf2311d68def86620d868d9b407111ca1b056aae097e4f1e651919ab3f4754" args="" -->od_moffs32</em>&nbsp;</td><td>
A simple memory variable (memory offset) of type doubleword used by some variants of the MOV instruction. 
<p>
The actual address is given by a simple offset relative to the segment base. No ModR/M byte is used in the instruction. This is used by instructions with a 32-bit address size attribute. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711176614f3ac48485364f0dac0e1027a186"></a><!-- doxytag: member="od_moffs64" ref="26cf2311d68def86620d868d9b40711176614f3ac48485364f0dac0e1027a186" args="" -->od_moffs64</em>&nbsp;</td><td>
A simple memory variable (memory offset) of type quadword used by some variants of the MOV instruction. 
<p>
The actual address is given by a simple offset relative to the segment base. No ModR/M byte is used in the instruction. This is used by instructions with a 64-bit address size attribute. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711160874bc6edc09347dba403419f7cf81c"></a><!-- doxytag: member="od_sreg" ref="26cf2311d68def86620d868d9b40711160874bc6edc09347dba403419f7cf81c" args="" -->od_sreg</em>&nbsp;</td><td>
A segment register. 
<p>
The segment register bit assignments are ES=0, CS=1, SS=2, DS=3, FS=4, and GS=5. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071114c51c5dfcc3cc2030cb92cefa545f222"></a><!-- doxytag: member="od_m32fp" ref="26cf2311d68def86620d868d9b4071114c51c5dfcc3cc2030cb92cefa545f222" args="" -->od_m32fp</em>&nbsp;</td><td>
A single-precision floating-point operand in memory used as operands for x87 FPU floating-point instructions. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111792fad26196965e1e85426469df0f49f"></a><!-- doxytag: member="od_m64fp" ref="26cf2311d68def86620d868d9b407111792fad26196965e1e85426469df0f49f" args="" -->od_m64fp</em>&nbsp;</td><td>
A double-precision floating-point operand in memory used as operands for x87 FPU floating-point instructions. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111c729769db839d8dbcbc188b5a4b7a971"></a><!-- doxytag: member="od_m80fp" ref="26cf2311d68def86620d868d9b407111c729769db839d8dbcbc188b5a4b7a971" args="" -->od_m80fp</em>&nbsp;</td><td>
A double extended-precision floating-point operand in memory used as operands for x87 FPU floating-point instructions. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111ea6df1183e59b257d8fe8efffe9a3b09"></a><!-- doxytag: member="od_st0" ref="26cf2311d68def86620d868d9b407111ea6df1183e59b257d8fe8efffe9a3b09" args="" -->od_st0</em>&nbsp;</td><td>
The 0th (top) element of the FPU register stack. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111c01f7a241572498abb1b886690659a63"></a><!-- doxytag: member="od_st1" ref="26cf2311d68def86620d868d9b407111c01f7a241572498abb1b886690659a63" args="" -->od_st1</em>&nbsp;</td><td>
The 1st (second-from-top) element of the FPU register stack. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711109720eb8d33f57b2ba4aa75d3f22ad3a"></a><!-- doxytag: member="od_st2" ref="26cf2311d68def86620d868d9b40711109720eb8d33f57b2ba4aa75d3f22ad3a" args="" -->od_st2</em>&nbsp;</td><td>
The 2nd element of the FPU register stack. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111a422ae5a516fe045b413842cdb21c709"></a><!-- doxytag: member="od_st3" ref="26cf2311d68def86620d868d9b407111a422ae5a516fe045b413842cdb21c709" args="" -->od_st3</em>&nbsp;</td><td>
The 3rd element of the FPU register stack. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071116affca87f3182bd13f1729e29ed39e43"></a><!-- doxytag: member="od_st4" ref="26cf2311d68def86620d868d9b4071116affca87f3182bd13f1729e29ed39e43" args="" -->od_st4</em>&nbsp;</td><td>
The 4th element of the FPU register stack. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071118db70e32f98938b46ffedcc6db928504"></a><!-- doxytag: member="od_st5" ref="26cf2311d68def86620d868d9b4071118db70e32f98938b46ffedcc6db928504" args="" -->od_st5</em>&nbsp;</td><td>
The 5th element of the FPU register stack. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111504c5422570730decb4bdc686c9bb54e"></a><!-- doxytag: member="od_st6" ref="26cf2311d68def86620d868d9b407111504c5422570730decb4bdc686c9bb54e" args="" -->od_st6</em>&nbsp;</td><td>
The 6th element of the FPU register stack. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071113066189fa2efe7ce6177612451dd3b45"></a><!-- doxytag: member="od_st7" ref="26cf2311d68def86620d868d9b4071113066189fa2efe7ce6177612451dd3b45" args="" -->od_st7</em>&nbsp;</td><td>
The 7th (bottom) element of the FPU register stack. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111b3c57805155075b667264923209f9213"></a><!-- doxytag: member="od_sti" ref="26cf2311d68def86620d868d9b407111b3c57805155075b667264923209f9213" args="" -->od_sti</em>&nbsp;</td><td>
Any element of the FPU register stack. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111f3a9fd24b823d82b1f0fa7a7df7f3495"></a><!-- doxytag: member="od_mm" ref="26cf2311d68def86620d868d9b407111f3a9fd24b823d82b1f0fa7a7df7f3495" args="" -->od_mm</em>&nbsp;</td><td>
An MMX register. 
<p>
The 64-bit MMX registers are MM0 through MM7. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111ad39cf027ea73ed2d57252a073a198f7"></a><!-- doxytag: member="od_mm_m32" ref="26cf2311d68def86620d868d9b407111ad39cf027ea73ed2d57252a073a198f7" args="" -->od_mm_m32</em>&nbsp;</td><td>
The low-order 32 bits of an MMX register or a 32-bit memory operand. 
<p>
The contents of memory are found at the address provided by the effective address computation. This definition is called "mm/m32" in Intel documentation. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111a92780bcf575beda1ca5f31f68e6d290"></a><!-- doxytag: member="od_mm_m64" ref="26cf2311d68def86620d868d9b407111a92780bcf575beda1ca5f31f68e6d290" args="" -->od_mm_m64</em>&nbsp;</td><td>
An MMX register or a 64-bit memory operand. 
<p>
The contents of memory are found at the address provided by the effective address computation. This definition is called "mm/m64" in Intel documentation. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711112747e27b155dc780d3e8f2171e09ad8"></a><!-- doxytag: member="od_xmm" ref="26cf2311d68def86620d868d9b40711112747e27b155dc780d3e8f2171e09ad8" args="" -->od_xmm</em>&nbsp;</td><td>
An XMM register. 
<p>
The 128-bit XMM registers are XMM0 through XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111116f8543f13e48a7d76c95aa839b535e"></a><!-- doxytag: member="od_xmm_m16" ref="26cf2311d68def86620d868d9b407111116f8543f13e48a7d76c95aa839b535e" args="" -->od_xmm_m16</em>&nbsp;</td><td>
See PMOVSXBQ. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111f5e887c6ca4f95c2bd425c831dd74d29"></a><!-- doxytag: member="od_xmm_m32" ref="26cf2311d68def86620d868d9b407111f5e887c6ca4f95c2bd425c831dd74d29" args="" -->od_xmm_m32</em>&nbsp;</td><td>
An XMM register or a 32-bit memory operand. 
<p>
The 128-bit XMM registers are XMM0 through XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. The contents of memory are found at the address provided by the effective address computation. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711137938702b02e3ac1b59aa1479a1769c7"></a><!-- doxytag: member="od_xmm_m64" ref="26cf2311d68def86620d868d9b40711137938702b02e3ac1b59aa1479a1769c7" args="" -->od_xmm_m64</em>&nbsp;</td><td>
An XMM register or a 64-bit memory operand. 
<p>
The 128-bit SIMD floating-point registers are XMM0 through XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. The contents of memory are found at the address provided by the effective address computation. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071113eb3b885ffa12628847bf78e9f958fef"></a><!-- doxytag: member="od_xmm_m128" ref="26cf2311d68def86620d868d9b4071113eb3b885ffa12628847bf78e9f958fef" args="" -->od_xmm_m128</em>&nbsp;</td><td>
An XMM register or a 128-bit memory operand. 
<p>
The 128-bit SIMD floating-point registers are XMM0 through XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. The contents of memory are found at the address provided by the effective address computation. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111dfb13e6629253d560c8e831ff874d6c1"></a><!-- doxytag: member="od_XMM0" ref="26cf2311d68def86620d868d9b407111dfb13e6629253d560c8e831ff874d6c1" args="" -->od_XMM0</em>&nbsp;</td><td>
See BLENDVPD. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111951c7e9bba1a2dfac6b404140af7c7ce"></a><!-- doxytag: member="od_0" ref="26cf2311d68def86620d868d9b407111951c7e9bba1a2dfac6b404140af7c7ce" args="" -->od_0</em>&nbsp;</td><td>
See ENTER. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071113e42bd5ac2af5354c62292ba0c55d5c0"></a><!-- doxytag: member="od_1" ref="26cf2311d68def86620d868d9b4071113e42bd5ac2af5354c62292ba0c55d5c0" args="" -->od_1</em>&nbsp;</td><td>
See ENTER. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071119139ea99f17c75c7f603e48256f83845"></a><!-- doxytag: member="od_m80" ref="26cf2311d68def86620d868d9b4071119139ea99f17c75c7f603e48256f83845" args="" -->od_m80</em>&nbsp;</td><td>
See FBLD. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711178a5cd944f69f128120863696ab58879"></a><!-- doxytag: member="od_dec" ref="26cf2311d68def86620d868d9b40711178a5cd944f69f128120863696ab58879" args="" -->od_dec</em>&nbsp;</td><td>
See FBLD. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111dfacf60ef5bc2ebf1cf78cf1dd89905a"></a><!-- doxytag: member="od_m80bcd" ref="26cf2311d68def86620d868d9b407111dfacf60ef5bc2ebf1cf78cf1dd89905a" args="" -->od_m80bcd</em>&nbsp;</td><td>
See FBSTP. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111cb51c59073acfe13e959598c198482ea"></a><!-- doxytag: member="od_m2byte" ref="26cf2311d68def86620d868d9b407111cb51c59073acfe13e959598c198482ea" args="" -->od_m2byte</em>&nbsp;</td><td>
See FLDCW. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111abb52db5691ca10c3889122c4ce1e1bc"></a><!-- doxytag: member="od_m14_28byte" ref="26cf2311d68def86620d868d9b407111abb52db5691ca10c3889122c4ce1e1bc" args="" -->od_m14_28byte</em>&nbsp;</td><td>
See FLDENV. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071113aa95930119d5080b9f6aa5b38339028"></a><!-- doxytag: member="od_m94_108byte" ref="26cf2311d68def86620d868d9b4071113aa95930119d5080b9f6aa5b38339028" args="" -->od_m94_108byte</em>&nbsp;</td><td>
See FRSTOR. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711134335041c309503ef70fd3fb31c3535f"></a><!-- doxytag: member="od_m512byte" ref="26cf2311d68def86620d868d9b40711134335041c309503ef70fd3fb31c3535f" args="" -->od_m512byte</em>&nbsp;</td><td>
See FXRSTORE. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111abea3f5831c8b75cd30cb342ef0640ff"></a><!-- doxytag: member="od_r16_m16" ref="26cf2311d68def86620d868d9b407111abea3f5831c8b75cd30cb342ef0640ff" args="" -->od_r16_m16</em>&nbsp;</td><td>
See LAR. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711119d5620b557997d9291d13b8c44ed01e"></a><!-- doxytag: member="od_r32_m8" ref="26cf2311d68def86620d868d9b40711119d5620b557997d9291d13b8c44ed01e" args="" -->od_r32_m8</em>&nbsp;</td><td>
See PINSRB. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071117db62a852e69cc8dcd5d9a2d06953c48"></a><!-- doxytag: member="od_r32_m16" ref="26cf2311d68def86620d868d9b4071117db62a852e69cc8dcd5d9a2d06953c48" args="" -->od_r32_m16</em>&nbsp;</td><td>
See LAR. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111cb92b6ff3e78055c88cbd428afa6223b"></a><!-- doxytag: member="od_r64_m16" ref="26cf2311d68def86620d868d9b407111cb92b6ff3e78055c88cbd428afa6223b" args="" -->od_r64_m16</em>&nbsp;</td><td>
See SLDT. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111529d73862608a623f371b3ff578717bd"></a><!-- doxytag: member="od_CR0" ref="26cf2311d68def86620d868d9b407111529d73862608a623f371b3ff578717bd" args="" -->od_CR0</em>&nbsp;</td><td>
See MOV. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b407111add6c22d0d1770eb6db421b1a64f7a4c"></a><!-- doxytag: member="od_CR7" ref="26cf2311d68def86620d868d9b407111add6c22d0d1770eb6db421b1a64f7a4c" args="" -->od_CR7</em>&nbsp;</td><td>
See MOV. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071113b552630bf3702f5f152abff32878df7"></a><!-- doxytag: member="od_CR8" ref="26cf2311d68def86620d868d9b4071113b552630bf3702f5f152abff32878df7" args="" -->od_CR8</em>&nbsp;</td><td>
See MOV. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711169a472cdd5daab42bf9c45eddc85f86f"></a><!-- doxytag: member="od_CR0CR7" ref="26cf2311d68def86620d868d9b40711169a472cdd5daab42bf9c45eddc85f86f" args="" -->od_CR0CR7</em>&nbsp;</td><td>
See MOV. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071110a17ef856917b6cce69655e25981b2c6"></a><!-- doxytag: member="od_DR0DR7" ref="26cf2311d68def86620d868d9b4071110a17ef856917b6cce69655e25981b2c6" args="" -->od_DR0DR7</em>&nbsp;</td><td>
See MOV. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b40711117851b35d838a12494813051a813efe4"></a><!-- doxytag: member="od_reg" ref="26cf2311d68def86620d868d9b40711117851b35d838a12494813051a813efe4" args="" -->od_reg</em>&nbsp;</td><td>
See MOVMSKPD. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="26cf2311d68def86620d868d9b4071119d6058659228d7c6e77d3f89eeb3a0fc"></a><!-- doxytag: member="od_CL" ref="26cf2311d68def86620d868d9b4071119d6058659228d7c6e77d3f89eeb3a0fc" args="" -->od_CL</em>&nbsp;</td><td>
See SAR. </td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00141">141</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="204f87ef5e30dd1d57196fd2d81e6ebf"></a><!-- doxytag: member="AssemblerX86::MemoryReferencePattern" ref="204f87ef5e30dd1d57196fd2d81e6ebf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf">AssemblerX86::MemoryReferencePattern</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="204f87ef5e30dd1d57196fd2d81e6ebfcb3935dbc7f30f9ba719780485c72c84"></a><!-- doxytag: member="mrp_unknown" ref="204f87ef5e30dd1d57196fd2d81e6ebfcb3935dbc7f30f9ba719780485c72c84" args="" -->mrp_unknown</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="204f87ef5e30dd1d57196fd2d81e6ebf35bf7b67d552ebd993409433b6dc2cc3"></a><!-- doxytag: member="mrp_disp" ref="204f87ef5e30dd1d57196fd2d81e6ebf35bf7b67d552ebd993409433b6dc2cc3" args="" -->mrp_disp</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="204f87ef5e30dd1d57196fd2d81e6ebfeb23319e60be002c72befd588ce9d214"></a><!-- doxytag: member="mrp_index" ref="204f87ef5e30dd1d57196fd2d81e6ebfeb23319e60be002c72befd588ce9d214" args="" -->mrp_index</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="204f87ef5e30dd1d57196fd2d81e6ebf4fb7bfa77da1ef968303952540f24a09"></a><!-- doxytag: member="mrp_index_disp" ref="204f87ef5e30dd1d57196fd2d81e6ebf4fb7bfa77da1ef968303952540f24a09" args="" -->mrp_index_disp</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="204f87ef5e30dd1d57196fd2d81e6ebfa66205af45303370304198fc00ad9b43"></a><!-- doxytag: member="mrp_base" ref="204f87ef5e30dd1d57196fd2d81e6ebfa66205af45303370304198fc00ad9b43" args="" -->mrp_base</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="204f87ef5e30dd1d57196fd2d81e6ebf88577037350c6011b8ea965d2965031e"></a><!-- doxytag: member="mrp_base_disp" ref="204f87ef5e30dd1d57196fd2d81e6ebf88577037350c6011b8ea965d2965031e" args="" -->mrp_base_disp</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="204f87ef5e30dd1d57196fd2d81e6ebf905e109835e860f083ba5bffce0bfe83"></a><!-- doxytag: member="mrp_base_index" ref="204f87ef5e30dd1d57196fd2d81e6ebf905e109835e860f083ba5bffce0bfe83" args="" -->mrp_base_index</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="204f87ef5e30dd1d57196fd2d81e6ebf99678e9ea5adecbeafaf107275b6b6a5"></a><!-- doxytag: member="mrp_base_index_disp" ref="204f87ef5e30dd1d57196fd2d81e6ebf99678e9ea5adecbeafaf107275b6b6a5" args="" -->mrp_base_index_disp</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00382">382</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<hr><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" name="9c72c73145670f7bc26554d27fe0089a"></a><!-- doxytag: member="AssemblerX86::AssemblerX86" ref="9c72c73145670f7bc26554d27fe0089a" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AssemblerX86::AssemblerX86           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00028">28</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
<p>
References <a class="el" href="AssemblerX86_8h-source.html#l00464">defns</a>, and <a class="el" href="classAssemblerX86.html#085fe2ae49db4cb901762d2dd8cd746b">initAssemblyRules()</a>.
</div>
</div><p>
<a class="anchor" name="f6e0a764d48ac730c9c040718c80fb20"></a><!-- doxytag: member="AssemblerX86::~AssemblerX86" ref="f6e0a764d48ac730c9c040718c80fb20" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual AssemblerX86::~AssemblerX86           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00034">34</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<hr><h2>Member Function Documentation</h2>
<a class="anchor" name="21738f8609dc526f22b71aac954b339e"></a><!-- doxytag: member="AssemblerX86::assembleOne" ref="21738f8609dc526f22b71aac954b339e" args="(SgAsmInstruction *)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="Cxx__Grammar_8h.html#4f57773a5fc8d0d005f7553cd47cbc4e">SgUnsignedCharList</a> AssemblerX86::assembleOne           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Assemble an instruction (<a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a>) into byte code. 
<p>
The new bytes are added to the end of the vector. 
<p>
Implements <a class="el" href="classAssembler.html#9aa87657eac670055c53b0612321a4f9">Assembler</a>.
</div>
</div><p>
<a class="anchor" name="9176b9751f71687b1a39681b5da0bf7b"></a><!-- doxytag: member="AssemblerX86::set_honor_operand_types" ref="9176b9751f71687b1a39681b5da0bf7b" args="(bool b)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AssemblerX86::set_honor_operand_types           </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>b</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Causes the assembler to honor (if true) or disregard (if false) the data types of operands when assembling. 
<p>
For instance, when honoring operand data types, if an operand is of type <a class="el" href="classSgAsmWordValueExpression.html">SgAsmWordValueExpression</a> then the assembler will attempt to encode it as four bytes even if its value could be encoded as a single byte. This is turned on automatically if the <a class="el" href="classAssembler.html#e8d1a947200524044cc8cd62e763c03a">Assembler::set_encoding_type()</a> is set to <a class="el" href="classAssembler.html#532d7a25f37bc8823986a5a92723c1aa84995a0ba9a0c21c0afefd91ea1f7d57">Assembler::ET_MATCHES</a>, but can also be turned on independently. 
<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00044">44</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
<p>
References <a class="el" href="AssemblerX86_8h-source.html#l00465">honor_operand_types</a>.
</div>
</div><p>
<a class="anchor" name="6a954b96acade968338b8c7286b86dfb"></a><!-- doxytag: member="AssemblerX86::get_honor_operand_types" ref="6a954b96acade968338b8c7286b86dfb" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AssemblerX86::get_honor_operand_types           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns true if the assembler is honoring operand data types, or false if the assembler is using the smallest possible encoding. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00050">50</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
<p>
References <a class="el" href="AssemblerX86_8h-source.html#l00465">honor_operand_types</a>.
</div>
</div><p>
<a class="anchor" name="d19100313dc1721732b0d1d19e03d4e3"></a><!-- doxytag: member="AssemblerX86::assembleProgram" ref="d19100313dc1721732b0d1d19e03d4e3" args="(const std::string &amp;source)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="Cxx__Grammar_8h.html#4f57773a5fc8d0d005f7553cd47cbc4e">SgUnsignedCharList</a> AssemblerX86::assembleProgram           </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>source</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Assemble an x86 program from assembly source code using the nasm assembler. 
<p>

<p>
Implements <a class="el" href="classAssembler.html#8f258260cbd0e8500bb624a271943954">Assembler</a>.
</div>
</div><p>
<a class="anchor" name="9914ac376e0ed2aa94b1003f40852dc6"></a><!-- doxytag: member="AssemblerX86::od_e_val" ref="9914ac376e0ed2aa94b1003f40852dc6" args="(unsigned opcode_mods)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static size_t AssemblerX86::od_e_val           </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>opcode_mods</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns value of En modification. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00079">79</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
<p>
References <a class="el" href="AssemblerX86_8h-source.html#l00069">od_e_mask</a>.
</div>
</div><p>
<a class="anchor" name="3c0ef98283b6ae4ea2475dc1dea28e6f"></a><!-- doxytag: member="AssemblerX86::od_rex_byte" ref="3c0ef98283b6ae4ea2475dc1dea28e6f" args="(unsigned opcode_mods)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint8_t AssemblerX86::od_rex_byte           </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>opcode_mods</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00102">102</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
<p>
References <a class="el" href="AssemblerX86_8h-source.html#l00085">od_rex_mask</a>.
</div>
</div><p>
<a class="anchor" name="f429fa5e269039b144f60c131126e8ad"></a><!-- doxytag: member="AssemblerX86::build_modrm" ref="f429fa5e269039b144f60c131126e8ad" args="(unsigned mod, unsigned reg, unsigned rm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint8_t AssemblerX86::build_modrm           </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>mod</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>rm</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [inline, static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns a ModR/M byte constructed from the three standard fields: mode, register, and register/memory. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00328">328</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="2a39d332cc5daef7ddf270461f91cabd"></a><!-- doxytag: member="AssemblerX86::modrm_mod" ref="2a39d332cc5daef7ddf270461f91cabd" args="(uint8_t modrm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned AssemblerX86::modrm_mod           </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>modrm</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the mode field of a ModR/M byte. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00333">333</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="44be0bdc6ce6c33dba2b66c7d326fe9b"></a><!-- doxytag: member="AssemblerX86::modrm_reg" ref="44be0bdc6ce6c33dba2b66c7d326fe9b" args="(uint8_t modrm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned AssemblerX86::modrm_reg           </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>modrm</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the register field of a ModR/M byte. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00336">336</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="eb952fa634535dc6337862c7138976f6"></a><!-- doxytag: member="AssemblerX86::modrm_rm" ref="eb952fa634535dc6337862c7138976f6" args="(uint8_t modrm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned AssemblerX86::modrm_rm           </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>modrm</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the register/memory field of a ModR/M byte. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00339">339</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="62b6b9225ebc8cbd332c6b35d49f5b06"></a><!-- doxytag: member="AssemblerX86::build_sib" ref="62b6b9225ebc8cbd332c6b35d49f5b06" args="(unsigned ss, unsigned index, unsigned base)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint8_t AssemblerX86::build_sib           </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>ss</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>base</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [inline, static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns a SIB byte constructed from the three standard fields: scale, index, and base. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00342">342</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="f8b013f0198e282093e5057fd6d98f74"></a><!-- doxytag: member="AssemblerX86::sib_ss" ref="f8b013f0198e282093e5057fd6d98f74" args="(uint8_t sib)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned AssemblerX86::sib_ss           </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>sib</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the scale field of a SIB byte. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00347">347</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="bd6a3bc636e7a5a7c6ab8a5ea4ca01f1"></a><!-- doxytag: member="AssemblerX86::sib_index" ref="bd6a3bc636e7a5a7c6ab8a5ea4ca01f1" args="(uint8_t sib)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned AssemblerX86::sib_index           </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>sib</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the index field of a SIB byte. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00350">350</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="0eccd9354b39cd029a30defbebd29a74"></a><!-- doxytag: member="AssemblerX86::sib_base" ref="0eccd9354b39cd029a30defbebd29a74" args="(uint8_t sib)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned AssemblerX86::sib_base           </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>sib</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the base field of a SIB byte. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00353">353</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="085fe2ae49db4cb901762d2dd8cd746b"></a><!-- doxytag: member="AssemblerX86::initAssemblyRules" ref="085fe2ae49db4cb901762d2dd8cd746b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void AssemblerX86::initAssemblyRules           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Build the dictionary used by the x86 assemblers. 
<p>
All x86 assemblers share a common dictionary. 
<p>
Referenced by <a class="el" href="AssemblerX86_8h-source.html#l00028">AssemblerX86()</a>.
</div>
</div><p>
<a class="anchor" name="d875527259651989abfbd9f548172ea7"></a><!-- doxytag: member="AssemblerX86::initAssemblyRules_part1" ref="d875527259651989abfbd9f548172ea7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void AssemblerX86::initAssemblyRules_part1           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="83110bec629d5859a37d563b3a444ab9"></a><!-- doxytag: member="AssemblerX86::initAssemblyRules_part2" ref="83110bec629d5859a37d563b3a444ab9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void AssemblerX86::initAssemblyRules_part2           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bb3452c0ebf3b909c1292a8df4c274f3"></a><!-- doxytag: member="AssemblerX86::initAssemblyRules_part3" ref="bb3452c0ebf3b909c1292a8df4c274f3" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void AssemblerX86::initAssemblyRules_part3           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="833f872b3ed98d9d8eb0e000570ebbfd"></a><!-- doxytag: member="AssemblerX86::initAssemblyRules_part4" ref="833f872b3ed98d9d8eb0e000570ebbfd" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void AssemblerX86::initAssemblyRules_part4           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="311360123030aa63e8b829a342a5d5af"></a><!-- doxytag: member="AssemblerX86::initAssemblyRules_part5" ref="311360123030aa63e8b829a342a5d5af" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void AssemblerX86::initAssemblyRules_part5           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3a2c045f5bd6285d2e0374447693ddbd"></a><!-- doxytag: member="AssemblerX86::initAssemblyRules_part6" ref="3a2c045f5bd6285d2e0374447693ddbd" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void AssemblerX86::initAssemblyRules_part6           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bf2f8698e840a1a51a24e6c893cf0d68"></a><!-- doxytag: member="AssemblerX86::initAssemblyRules_part7" ref="bf2f8698e840a1a51a24e6c893cf0d68" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void AssemblerX86::initAssemblyRules_part7           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ec7292b8bc6e60f918331f909878f70b"></a><!-- doxytag: member="AssemblerX86::initAssemblyRules_part8" ref="ec7292b8bc6e60f918331f909878f70b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void AssemblerX86::initAssemblyRules_part8           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6b1bef769b0cdd0d1e5974f99e74982f"></a><!-- doxytag: member="AssemblerX86::initAssemblyRules_part9" ref="6b1bef769b0cdd0d1e5974f99e74982f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void AssemblerX86::initAssemblyRules_part9           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3f2d26b834dfdd15dff8cceb1ca01ca2"></a><!-- doxytag: member="AssemblerX86::define" ref="3f2d26b834dfdd15dff8cceb1ca01ca2" args="(const InsnDefn *d)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void AssemblerX86::define           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a> *&nbsp;</td>
          <td class="paramname"> <em>d</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Adds a definition to the assembly dictionary. 
<p>
All x86 assemblers share a common dictionary. 
<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00413">413</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
<p>
References <a class="el" href="AssemblerX86_8h-source.html#l00464">defns</a>, and <a class="el" href="AssemblerX86_8h-source.html#l00374">AssemblerX86::InsnDefn::kind</a>.
</div>
</div><p>
<a class="anchor" name="1ee8ecae94bd836caf2ae03017028c6e"></a><!-- doxytag: member="AssemblerX86::to_str" ref="1ee8ecae94bd836caf2ae03017028c6e" args="(X86InstructionKind)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static std::string AssemblerX86::to_str           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AssemblerX86Init_8h.html#cb800e57ccb0a3ac5b7a89056bca5571">X86InstructionKind</a>&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the string version of the instruction kind sans "x86_" prefix. 
<p>
This is not necessarily the same as the mnemonic since occassionally multiple kinds will map to a single mnemonic (e.g., RET maps to both x86_ret and x86_retf). 
</div>
</div><p>
<a class="anchor" name="ae8fd5cebac1a8da068090922f95515f"></a><!-- doxytag: member="AssemblerX86::fixup_prefix_bytes" ref="ae8fd5cebac1a8da068090922f95515f" args="(SgAsmx86Instruction *insn, SgUnsignedCharList source)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Cxx__Grammar_8h.html#4f57773a5fc8d0d005f7553cd47cbc4e">SgUnsignedCharList</a> AssemblerX86::fixup_prefix_bytes           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a> *&nbsp;</td>
          <td class="paramname"> <em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Cxx__Grammar_8h.html#4f57773a5fc8d0d005f7553cd47cbc4e">SgUnsignedCharList</a>&nbsp;</td>
          <td class="paramname"> <em>source</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rewrites the prefix bytes stored in the original <code>source</code> to be in the same order (and same repeat counts) as stored in the target, or p_raw_bytes data member of the instruction. 
<p>
The <code>source</code> should contain only prefix bytes from groups 1 through 4 as listed in section 2.1.1 of the Intel Instruction Set Reference. It should not contain the REX byte. Any source prefix that does not appear in the original instruction will be placed at the end of the result; any prefix that appears in the original instruction but not the source will be dropped. 
</div>
</div><p>
<a class="anchor" name="40040d9edbb6d07c8b9ff1a55ec0ef4a"></a><!-- doxytag: member="AssemblerX86::assemble" ref="40040d9edbb6d07c8b9ff1a55ec0ef4a" args="(SgAsmx86Instruction *insn, const InsnDefn *defn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Cxx__Grammar_8h.html#4f57773a5fc8d0d005f7553cd47cbc4e">SgUnsignedCharList</a> AssemblerX86::assemble           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a> *&nbsp;</td>
          <td class="paramname"> <em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a> *&nbsp;</td>
          <td class="paramname"> <em>defn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Low-level method to assemble a single instruction using the specified definition from the assembly dictionary. 
<p>
An <a class="el" href="classAssembler_1_1Exception.html">Assembler::Exception</a> is thrown if the instruction is not compatible with the definition. 
</div>
</div><p>
<a class="anchor" name="2b674c012a1c7662946a9aa147b2b060"></a><!-- doxytag: member="AssemblerX86::matches" ref="2b674c012a1c7662946a9aa147b2b060" args="(const InsnDefn *defn, SgAsmx86Instruction *insn, int64_t *disp, int64_t *imm) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AssemblerX86::matches           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a> *&nbsp;</td>
          <td class="paramname"> <em>defn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a> *&nbsp;</td>
          <td class="paramname"> <em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t *&nbsp;</td>
          <td class="paramname"> <em>disp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t *&nbsp;</td>
          <td class="paramname"> <em>imm</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Attempts to match an instruction with a definition. 
<p>
An exception is thrown if the instruction and definition do not match. If the <code>disp</code> or <code>imm</code> arguments are non-null pointers then the operands of the instruction are also checked, and any operand which is an IP-relative displacement or immediate have their values returned through those arguments. 
</div>
</div><p>
<a class="anchor" name="91e33ff51b774c0f37595d0f4231e7d9"></a><!-- doxytag: member="AssemblerX86::matches" ref="91e33ff51b774c0f37595d0f4231e7d9" args="(OperandDefn, SgAsmExpression *, SgAsmInstruction *, int64_t *disp, int64_t *imm) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AssemblerX86::matches           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classAssemblerX86.html#26cf2311d68def86620d868d9b407111">OperandDefn</a>&nbsp;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *&nbsp;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&nbsp;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t *&nbsp;</td>
          <td class="paramname"> <em>disp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t *&nbsp;</td>
          <td class="paramname"> <em>imm</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Attempts to match an instruction operand with a definition operand. 
<p>
Returns true if they match, false otherwise. The <code>disp</code> and <code>imm</code> pointers are used to return values if the operand is an IP-relative displacement or immediate value. 
</div>
</div><p>
<a class="anchor" name="78eacca68d997354dd31f508905dfee9"></a><!-- doxytag: member="AssemblerX86::matches_rel" ref="78eacca68d997354dd31f508905dfee9" args="(SgAsmInstruction *, int64_t val, size_t nbytes)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool AssemblerX86::matches_rel           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&nbsp;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&nbsp;</td>
          <td class="paramname"> <em>nbytes</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Determines whether a call/jump target can be represented as a IP-relative displacement of the specified size. 
<p>

</div>
</div><p>
<a class="anchor" name="29ce64dbbc067c081e379372024a633e"></a><!-- doxytag: member="AssemblerX86::parse_memref" ref="29ce64dbbc067c081e379372024a633e" args="(SgAsmInstruction *insn, SgAsmMemoryReferenceExpression *expr, SgAsmx86RegisterReferenceExpression **base_reg, SgAsmx86RegisterReferenceExpression **index_reg, SgAsmValueExpression **scale, SgAsmValueExpression **displacement)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classAssemblerX86.html#204f87ef5e30dd1d57196fd2d81e6ebf">MemoryReferencePattern</a> AssemblerX86::parse_memref           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&nbsp;</td>
          <td class="paramname"> <em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmMemoryReferenceExpression.html">SgAsmMemoryReferenceExpression</a> *&nbsp;</td>
          <td class="paramname"> <em>expr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmx86RegisterReferenceExpression.html">SgAsmx86RegisterReferenceExpression</a> **&nbsp;</td>
          <td class="paramname"> <em>base_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmx86RegisterReferenceExpression.html">SgAsmx86RegisterReferenceExpression</a> **&nbsp;</td>
          <td class="paramname"> <em>index_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmValueExpression.html">SgAsmValueExpression</a> **&nbsp;</td>
          <td class="paramname"> <em>scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmValueExpression.html">SgAsmValueExpression</a> **&nbsp;</td>
          <td class="paramname"> <em>displacement</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Parses memory refernce expressons and returns the address BASE_REG + (INDEX_REG * SCALE) + DISPLACEMENT, where BASE_REG and INDEX_REG are optional register reference expressions and SCALE and DISPLACEMENT are optional value expressions. 
<p>

</div>
</div><p>
<a class="anchor" name="fe9c089507a2392408a13cc189495c72"></a><!-- doxytag: member="AssemblerX86::build_modrm" ref="fe9c089507a2392408a13cc189495c72" args="(const InsnDefn *, SgAsmx86Instruction *, size_t argno, uint8_t *sib, int64_t *displacement, uint8_t *rex) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t AssemblerX86::build_modrm           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a> *&nbsp;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a> *&nbsp;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&nbsp;</td>
          <td class="paramname"> <em>argno</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>sib</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t *&nbsp;</td>
          <td class="paramname"> <em>displacement</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>rex</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Builds the ModR/M byte, SIB byte. 
<p>
Also adjusts the REX prefix byte and returns any displacement value. 
</div>
</div><p>
<a class="anchor" name="803d14b2755c2afe37a806b1704a84f9"></a><!-- doxytag: member="AssemblerX86::build_modreg" ref="803d14b2755c2afe37a806b1704a84f9" args="(const InsnDefn *, SgAsmx86Instruction *, size_t argno, uint8_t *modrm, uint8_t *rex) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AssemblerX86::build_modreg           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classAssemblerX86_1_1InsnDefn.html">InsnDefn</a> *&nbsp;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a> *&nbsp;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&nbsp;</td>
          <td class="paramname"> <em>argno</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>modrm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>rex</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Adjusts the "reg" field of the ModR/M byte and adjusts the REX prefix byte if necessary. 
<p>

</div>
</div><p>
<a class="anchor" name="32fadb25541189b9ceeac7c9aafaf493"></a><!-- doxytag: member="AssemblerX86::segment_override" ref="32fadb25541189b9ceeac7c9aafaf493" args="(SgAsmx86Instruction *)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t AssemblerX86::segment_override           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classSgAsmx86Instruction.html">SgAsmx86Instruction</a> *&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Calculates the segment override from the instruction operands rather than obtaining it from the p_segmentOverride data member. 
<p>
Returns zero if no segment override is necessary. 
</div>
</div><p>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="5f13f0a7625ffa5f488cd69c6cd75136"></a><!-- doxytag: member="AssemblerX86::od_e_mask" ref="5f13f0a7625ffa5f488cd69c6cd75136" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#5f13f0a7625ffa5f488cd69c6cd75136">AssemblerX86::od_e_mask</a> = 0x00000070<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates that the ModR/M byte of the instruction uses only the r/m (register or memory) operand. 
<p>
The reg field contains <code>n</code>, providing an extension to the instruction's opcode. This form is written as "/0", "/1", etc. in the Intel documentation. 
<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00069">69</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
<p>
Referenced by <a class="el" href="AssemblerX86_8h-source.html#l00079">od_e_val()</a>.
</div>
</div><p>
<a class="anchor" name="0c11d2e51fd7bd977daa6db5da6d22a4"></a><!-- doxytag: member="AssemblerX86::od_e_pres" ref="0c11d2e51fd7bd977daa6db5da6d22a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#0c11d2e51fd7bd977daa6db5da6d22a4">AssemblerX86::od_e_pres</a> = 0x00000080<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00070">70</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="05c6a06b023e929452df26ba2b85ebd7"></a><!-- doxytag: member="AssemblerX86::od_e0" ref="05c6a06b023e929452df26ba2b85ebd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#05c6a06b023e929452df26ba2b85ebd7">AssemblerX86::od_e0</a> = 0x00000000 | od_e_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00071">71</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="2661c8e723a67e957fa8adcde60b4726"></a><!-- doxytag: member="AssemblerX86::od_e1" ref="2661c8e723a67e957fa8adcde60b4726" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#2661c8e723a67e957fa8adcde60b4726">AssemblerX86::od_e1</a> = 0x00000010 | od_e_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00072">72</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="ec5c73d09fd42e07bf33a4fa58072302"></a><!-- doxytag: member="AssemblerX86::od_e2" ref="ec5c73d09fd42e07bf33a4fa58072302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#ec5c73d09fd42e07bf33a4fa58072302">AssemblerX86::od_e2</a> = 0x00000020 | od_e_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00073">73</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="763a0ddb6657fbefae419d4a13e25228"></a><!-- doxytag: member="AssemblerX86::od_e3" ref="763a0ddb6657fbefae419d4a13e25228" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#763a0ddb6657fbefae419d4a13e25228">AssemblerX86::od_e3</a> = 0x00000030 | od_e_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00074">74</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="eb6f9e4693d3b5f25ff21ea157c870c8"></a><!-- doxytag: member="AssemblerX86::od_e4" ref="eb6f9e4693d3b5f25ff21ea157c870c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#eb6f9e4693d3b5f25ff21ea157c870c8">AssemblerX86::od_e4</a> = 0x00000040 | od_e_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00075">75</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="800a15f92721435b20b109255e02a41a"></a><!-- doxytag: member="AssemblerX86::od_e5" ref="800a15f92721435b20b109255e02a41a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#800a15f92721435b20b109255e02a41a">AssemblerX86::od_e5</a> = 0x00000050 | od_e_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00076">76</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="0f983a805b74ce5907b2987478e71c8e"></a><!-- doxytag: member="AssemblerX86::od_e6" ref="0f983a805b74ce5907b2987478e71c8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#0f983a805b74ce5907b2987478e71c8e">AssemblerX86::od_e6</a> = 0x00000060 | od_e_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00077">77</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="d01ac5fe8ed218d0d026c3798cda7c80"></a><!-- doxytag: member="AssemblerX86::od_e7" ref="d01ac5fe8ed218d0d026c3798cda7c80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#d01ac5fe8ed218d0d026c3798cda7c80">AssemblerX86::od_e7</a> = 0x00000070 | od_e_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00078">78</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="be77e60c04ab51f420488806114ce4ee"></a><!-- doxytag: member="AssemblerX86::od_rex_pres" ref="be77e60c04ab51f420488806114ce4ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#be77e60c04ab51f420488806114ce4ee">AssemblerX86::od_rex_pres</a> = 0x00000001<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the use of a REX prefix that affects operand size or instruction semantics. 
<p>
The ordering of the REX prefix and other optional/mandatory instruction prefixes are discussed in Chapter 2 of the Intel "Instruction Set Reference, A-M". 
<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00084">84</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="7e9704821a7196116e46a906c51cf13a"></a><!-- doxytag: member="AssemblerX86::od_rex_mask" ref="7e9704821a7196116e46a906c51cf13a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#7e9704821a7196116e46a906c51cf13a">AssemblerX86::od_rex_mask</a> = 0x00000f00<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00085">85</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
<p>
Referenced by <a class="el" href="AssemblerX86_8h-source.html#l00102">od_rex_byte()</a>.
</div>
</div><p>
<a class="anchor" name="ff117fbbf1494550f00c04da42439051"></a><!-- doxytag: member="AssemblerX86::od_rex" ref="ff117fbbf1494550f00c04da42439051" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#ff117fbbf1494550f00c04da42439051">AssemblerX86::od_rex</a> = 0x00000000 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00086">86</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="35f0a11c5e4fc8a3b45bd7015d9b79bf"></a><!-- doxytag: member="AssemblerX86::od_rexb" ref="35f0a11c5e4fc8a3b45bd7015d9b79bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#35f0a11c5e4fc8a3b45bd7015d9b79bf">AssemblerX86::od_rexb</a> = 0x00000100 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00087">87</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="9ba66d5581a727674684dbd6091c9040"></a><!-- doxytag: member="AssemblerX86::od_rexx" ref="9ba66d5581a727674684dbd6091c9040" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#9ba66d5581a727674684dbd6091c9040">AssemblerX86::od_rexx</a> = 0x00000200 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00088">88</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="8f4b5a846fc7b7a59e9877ec33b26323"></a><!-- doxytag: member="AssemblerX86::od_rexxb" ref="8f4b5a846fc7b7a59e9877ec33b26323" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#8f4b5a846fc7b7a59e9877ec33b26323">AssemblerX86::od_rexxb</a> = 0x00000300 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00089">89</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="97054941c196fbe8ab711f830a751e7e"></a><!-- doxytag: member="AssemblerX86::od_rexr" ref="97054941c196fbe8ab711f830a751e7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#97054941c196fbe8ab711f830a751e7e">AssemblerX86::od_rexr</a> = 0x00000400 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00090">90</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="5010dba3b6ba79f01967ac9fea76c8e4"></a><!-- doxytag: member="AssemblerX86::od_rexrb" ref="5010dba3b6ba79f01967ac9fea76c8e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#5010dba3b6ba79f01967ac9fea76c8e4">AssemblerX86::od_rexrb</a> = 0x00000500 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00091">91</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="0f3790e72f8d78e76ae4959b839b9dc0"></a><!-- doxytag: member="AssemblerX86::od_rexrx" ref="0f3790e72f8d78e76ae4959b839b9dc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#0f3790e72f8d78e76ae4959b839b9dc0">AssemblerX86::od_rexrx</a> = 0x00000600 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00092">92</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="5890df39cf1103cbdb67c9a853151a0f"></a><!-- doxytag: member="AssemblerX86::od_rexrxb" ref="5890df39cf1103cbdb67c9a853151a0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#5890df39cf1103cbdb67c9a853151a0f">AssemblerX86::od_rexrxb</a> = 0x00000700 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00093">93</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="dde6f5262f11177bc8ef785151d9756a"></a><!-- doxytag: member="AssemblerX86::od_rexw" ref="dde6f5262f11177bc8ef785151d9756a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#dde6f5262f11177bc8ef785151d9756a">AssemblerX86::od_rexw</a> = 0x00000800 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00094">94</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="51ec96fa37eed39b105916108b0b3894"></a><!-- doxytag: member="AssemblerX86::od_rexwb" ref="51ec96fa37eed39b105916108b0b3894" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#51ec96fa37eed39b105916108b0b3894">AssemblerX86::od_rexwb</a> = 0x00000900 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00095">95</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="86bdb8180eae70d897cd21b421e9d786"></a><!-- doxytag: member="AssemblerX86::od_rexwx" ref="86bdb8180eae70d897cd21b421e9d786" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#86bdb8180eae70d897cd21b421e9d786">AssemblerX86::od_rexwx</a> = 0x00000a00 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00096">96</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="de56a52038e16256c4d589d330fe625e"></a><!-- doxytag: member="AssemblerX86::od_rexwxb" ref="de56a52038e16256c4d589d330fe625e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#de56a52038e16256c4d589d330fe625e">AssemblerX86::od_rexwxb</a> = 0x00000b00 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00097">97</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="1bd6669e91df2fc75508f4bacbd3bfdc"></a><!-- doxytag: member="AssemblerX86::od_rexwr" ref="1bd6669e91df2fc75508f4bacbd3bfdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#1bd6669e91df2fc75508f4bacbd3bfdc">AssemblerX86::od_rexwr</a> = 0x00000c00 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00098">98</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="8c259d9941821c2bbad4a1e857ef2965"></a><!-- doxytag: member="AssemblerX86::od_rexwrb" ref="8c259d9941821c2bbad4a1e857ef2965" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#8c259d9941821c2bbad4a1e857ef2965">AssemblerX86::od_rexwrb</a> = 0x00000d00 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00099">99</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="ffeaf7869fa9dc62dda67c8db4c9d5a3"></a><!-- doxytag: member="AssemblerX86::od_rexwrx" ref="ffeaf7869fa9dc62dda67c8db4c9d5a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#ffeaf7869fa9dc62dda67c8db4c9d5a3">AssemblerX86::od_rexwrx</a> = 0x00000e00 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00100">100</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="ce0f3d822fa6bc15442da1d847bca1d7"></a><!-- doxytag: member="AssemblerX86::od_rexwrxb" ref="ce0f3d822fa6bc15442da1d847bca1d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#ce0f3d822fa6bc15442da1d847bca1d7">AssemblerX86::od_rexwrxb</a> = 0x00000f00 | od_rex_pres<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00101">101</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="3de2e14b3c09347f69ed1b1064d03a6a"></a><!-- doxytag: member="AssemblerX86::od_modrm" ref="3de2e14b3c09347f69ed1b1064d03a6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#3de2e14b3c09347f69ed1b1064d03a6a">AssemblerX86::od_modrm</a> = 0x00000002<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates that the ModR/M byte of the instruction contains a register operand and an r/m operand. 
<p>
This form is written as "/r" in the Intel documentation. 
<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00106">106</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="1ec5e2e201c378ab510503fcf604a9c5"></a><!-- doxytag: member="AssemblerX86::od_c_mask" ref="1ec5e2e201c378ab510503fcf604a9c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#1ec5e2e201c378ab510503fcf604a9c5">AssemblerX86::od_c_mask</a> = 0x00007000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A 1-byte (CB), 2-byte (CW), 4-byte (CD), 6-byte (CP), 8-byte (CO), or 10-byte (CT) value follows the opcode. 
<p>
This value is used to specify a code offset and possibly a new value for the code segment register. 
<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00110">110</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="76900dec510d44a1c2f5d43d62fb921c"></a><!-- doxytag: member="AssemblerX86::od_cb" ref="76900dec510d44a1c2f5d43d62fb921c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#76900dec510d44a1c2f5d43d62fb921c">AssemblerX86::od_cb</a> = 0x00001000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00111">111</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="98c2a52fd93891b4dac8fe807d7fce8d"></a><!-- doxytag: member="AssemblerX86::od_cw" ref="98c2a52fd93891b4dac8fe807d7fce8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#98c2a52fd93891b4dac8fe807d7fce8d">AssemblerX86::od_cw</a> = 0x00002000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00112">112</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="352aa6d3fd09bd4b3940a85469e8a4ef"></a><!-- doxytag: member="AssemblerX86::od_cd" ref="352aa6d3fd09bd4b3940a85469e8a4ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#352aa6d3fd09bd4b3940a85469e8a4ef">AssemblerX86::od_cd</a> = 0x00003000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00113">113</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="5f1a2cca10d59a6c8a6256475cefc42b"></a><!-- doxytag: member="AssemblerX86::od_cp" ref="5f1a2cca10d59a6c8a6256475cefc42b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#5f1a2cca10d59a6c8a6256475cefc42b">AssemblerX86::od_cp</a> = 0x00004000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00114">114</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="64aa3b970ee9459b5c7607e1aa3c3aa4"></a><!-- doxytag: member="AssemblerX86::od_co" ref="64aa3b970ee9459b5c7607e1aa3c3aa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#64aa3b970ee9459b5c7607e1aa3c3aa4">AssemblerX86::od_co</a> = 0x00005000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00115">115</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="107613323d0fc67c1bdb47ee37f2a6da"></a><!-- doxytag: member="AssemblerX86::od_ct" ref="107613323d0fc67c1bdb47ee37f2a6da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#107613323d0fc67c1bdb47ee37f2a6da">AssemblerX86::od_ct</a> = 0x00006000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00116">116</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="9cc1b73232b99807615e12a1a1311fb1"></a><!-- doxytag: member="AssemblerX86::od_i_mask" ref="9cc1b73232b99807615e12a1a1311fb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#9cc1b73232b99807615e12a1a1311fb1">AssemblerX86::od_i_mask</a> = 0x00070000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A 1-byte (IB), 2-byte (IW), 4-byte (ID), or 8-byte (IO) little-endian immediate operand to the instruction follows the opcode, ModR/M bytes or scale-indexing bytes. 
<p>
The opcode determines if the operand is a signed value. 
<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00120">120</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="297beb5108e02f688d0a6d438694ef4f"></a><!-- doxytag: member="AssemblerX86::od_ib" ref="297beb5108e02f688d0a6d438694ef4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#297beb5108e02f688d0a6d438694ef4f">AssemblerX86::od_ib</a> = 0x00010000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00121">121</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="696bd055be6a5a82ec7289e7703f2415"></a><!-- doxytag: member="AssemblerX86::od_iw" ref="696bd055be6a5a82ec7289e7703f2415" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#696bd055be6a5a82ec7289e7703f2415">AssemblerX86::od_iw</a> = 0x00020000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00122">122</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="367f03eb633b18b1556ed56fa3708e31"></a><!-- doxytag: member="AssemblerX86::od_id" ref="367f03eb633b18b1556ed56fa3708e31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#367f03eb633b18b1556ed56fa3708e31">AssemblerX86::od_id</a> = 0x00030000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00123">123</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="f4e5d72847a431eb99122701c97910ca"></a><!-- doxytag: member="AssemblerX86::od_io" ref="f4e5d72847a431eb99122701c97910ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#f4e5d72847a431eb99122701c97910ca">AssemblerX86::od_io</a> = 0x00040000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00124">124</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="eeabdc24083237053fea4b015b2fa5a4"></a><!-- doxytag: member="AssemblerX86::od_r_mask" ref="eeabdc24083237053fea4b015b2fa5a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#eeabdc24083237053fea4b015b2fa5a4">AssemblerX86::od_r_mask</a> = 0x00700000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A register code, from 0 through 7, added to a byte of the opcode. 
<p>
This form is written as "+rb" in the Intel documentation. 
<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00128">128</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="222c480a51792bf4c336335ccdba97ad"></a><!-- doxytag: member="AssemblerX86::od_rb" ref="222c480a51792bf4c336335ccdba97ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#222c480a51792bf4c336335ccdba97ad">AssemblerX86::od_rb</a> = 0x00100000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00129">129</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="b16dc04c020bee76f673657f4101c32e"></a><!-- doxytag: member="AssemblerX86::od_rw" ref="b16dc04c020bee76f673657f4101c32e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#b16dc04c020bee76f673657f4101c32e">AssemblerX86::od_rw</a> = 0x00200000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00130">130</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="724184ba11f442cce3a36115176c903e"></a><!-- doxytag: member="AssemblerX86::od_rd" ref="724184ba11f442cce3a36115176c903e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#724184ba11f442cce3a36115176c903e">AssemblerX86::od_rd</a> = 0x00300000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00131">131</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="6c75d542c246f384e77b58334ac43307"></a><!-- doxytag: member="AssemblerX86::od_ro" ref="6c75d542c246f384e77b58334ac43307" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#6c75d542c246f384e77b58334ac43307">AssemblerX86::od_ro</a> = 0x00400000<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00132">132</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="259e7acf62b0a668fa7d60f76485cfd3"></a><!-- doxytag: member="AssemblerX86::od_i" ref="259e7acf62b0a668fa7d60f76485cfd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#259e7acf62b0a668fa7d60f76485cfd3">AssemblerX86::od_i</a> = 0x00000004<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A number used in floating-point instructions when one of the operands is ST(i) from the FPU register stack. 
<p>
The number i (which can range from 0 to 7) is added to the opcode byte form a single opcode byte. This form is written as "+i" in the Intel documentation. 
<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00137">137</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="f2a332f1330e5dfca06d8f265f40da86"></a><!-- doxytag: member="AssemblerX86::COMPAT_LEGACY" ref="f2a332f1330e5dfca06d8f265f40da86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#f2a332f1330e5dfca06d8f265f40da86">AssemblerX86::COMPAT_LEGACY</a> = 0x01<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
These bits define the compatibility of an instruction to 32- and 64-bit modes. Definition is compatible with non 64-bit architectures. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00324">324</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="f90657e39440b1e175f61e29edd70a13"></a><!-- doxytag: member="AssemblerX86::COMPAT_64" ref="f90657e39440b1e175f61e29edd70a13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classAssemblerX86.html#f90657e39440b1e175f61e29edd70a13">AssemblerX86::COMPAT_64</a> = 0x02<code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Definition is compatible with 64-bit architectures. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00325">325</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
</div>
</div><p>
<a class="anchor" name="0cd86fcbed61e176d8dd7292c392fa47"></a><!-- doxytag: member="AssemblerX86::defns" ref="0cd86fcbed61e176d8dd7292c392fa47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAssemblerX86.html#3b6b574ffa4468a219611e0909c92328">InsnDictionary</a> <a class="el" href="classAssemblerX86.html#0cd86fcbed61e176d8dd7292c392fa47">AssemblerX86::defns</a><code> [static, private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Instruction assembly definitions organized by X86InstructionKind. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00464">464</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
<p>
Referenced by <a class="el" href="AssemblerX86_8h-source.html#l00028">AssemblerX86()</a>, and <a class="el" href="AssemblerX86_8h-source.html#l00413">define()</a>.
</div>
</div><p>
<a class="anchor" name="824c9d859366886fce48d0d44596356c"></a><!-- doxytag: member="AssemblerX86::honor_operand_types" ref="824c9d859366886fce48d0d44596356c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classAssemblerX86.html#824c9d859366886fce48d0d44596356c">AssemblerX86::honor_operand_types</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
If true, operand types rather than values determine assembled form. 
<p>

<p>
Definition at line <a class="el" href="AssemblerX86_8h-source.html#l00465">465</a> of file <a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a>.
<p>
Referenced by <a class="el" href="AssemblerX86_8h-source.html#l00050">get_honor_operand_types()</a>, and <a class="el" href="AssemblerX86_8h-source.html#l00044">set_honor_operand_types()</a>.
</div>
</div><p>
<hr>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="AssemblerX86_8h-source.html">AssemblerX86.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on 20 Jan 2013 for ROSE by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
