Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4e5d5008484a4e8faa73d557f2345840 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot control_matr_mult_tb_behav xil_defaultlib.control_matr_mult_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.processing_elementTL [processing_elementtl_default]
Compiling architecture behavioral of entity xil_defaultlib.my_register [my_register_default]
Compiling architecture behavioral of entity xil_defaultlib.MACC_to_register [macc_to_register_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_1 [delay_1_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_2 [delay_2_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_3 [delay_3_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_4 [delay_4_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_5 [delay_5_default]
Compiling architecture behavioral of entity xil_defaultlib.delayControl [delaycontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_matr_mult [control_matr_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.control_matr_mult_tb
Built simulation snapshot control_matr_mult_tb_behav
