// Seed: 4181199785
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  id_3(
      1, ~-1'b0
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always_comb id_2 <= -1'd0;
  assign id_3 = id_6 != id_5 + !(id_6);
  integer id_7 = id_7;
  bit id_8;
  assign id_4 = id_7 - 1;
  wire id_9, id_10;
  always id_8 <= -1;
  module_0 modCall_1 (id_7);
endmodule
