{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636587072067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636587072072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 18:31:11 2021 " "Processing started: Wed Nov 10 18:31:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636587072072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587072072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587072072 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1636587072429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_statemachine_mux41.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_statemachine_mux41.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_MUX41 " "Found entity 1: SC_STATEMACHINE_MUX41" {  } { { "../RTL_COMPONENTS/SC_STATEMACHINE_MUX41.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_STATEMACHINE_MUX41.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/pi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/pi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 PI_CONTROL " "Found entity 1: PI_CONTROL" {  } { { "../RTL_COMPONENTS/PI_CONTROL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/PI_CONTROL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/pos_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/pos_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 POS_CONTROLLER " "Found entity 1: POS_CONTROLLER" {  } { { "../RTL_COMPONENTS/POS_CONTROLLER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/POS_CONTROLLER.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/error_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/error_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ERROR_CONTROL " "Found entity 1: ERROR_CONTROL" {  } { { "../RTL_COMPONENTS/ERROR_CONTROL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/ERROR_CONTROL.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_regacc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_regacc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGACC " "Found entity 1: SC_REGACC" {  } { { "../RTL_COMPONENTS/SC_REGACC.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGACC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/pos_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/pos_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 POS_CALCULATOR " "Found entity 1: POS_CALCULATOR" {  } { { "../RTL_COMPONENTS/POS_CALCULATOR.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/POS_CALCULATOR.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/odom_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/odom_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ODOM_CALCULATOR " "Found entity 1: ODOM_CALCULATOR" {  } { { "../RTL_COMPONENTS/ODOM_CALCULATOR.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/ODOM_CALCULATOR.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/local_velocity.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/local_velocity.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOCAL_VELOCITY " "Found entity 1: LOCAL_VELOCITY" {  } { { "../RTL_COMPONENTS/LOCAL_VELOCITY.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/LOCAL_VELOCITY.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/distance_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/distance_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISTANCE_READER " "Found entity 1: DISTANCE_READER" {  } { { "../RTL_COMPONENTS/DISTANCE_READER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/DISTANCE_READER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/spi_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/spi_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_INTERFACE " "Found entity 1: SPI_INTERFACE" {  } { { "../RTL_COMPONENTS/SPI_INTERFACE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SPI_INTERFACE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082255 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MESSAGE_INTERPRETER.v(369) " "Verilog HDL information at MESSAGE_INTERPRETER.v(369): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 369 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1636587082257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/message_interpreter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/message_interpreter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MESSAGE_INTERPRETER " "Found entity 1: MESSAGE_INTERPRETER" {  } { { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/cc_mux81.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/cc_mux81.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX81 " "Found entity 1: CC_MUX81" {  } { { "../RTL_COMPONENTS/CC_MUX81.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/CC_MUX81.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/wheel_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/wheel_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 WHEEL_CONTROLLER " "Found entity 1: WHEEL_CONTROLLER" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_SLAVE " "Found entity 1: SPI_SLAVE" {  } { { "../RTL_COMPONENTS/SPI_SLAVE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SPI_SLAVE.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_statemachine_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_statemachine_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_MULT " "Found entity 1: SC_STATEMACHINE_MULT" {  } { { "../RTL_COMPONENTS/SC_STATEMACHINE_MULT.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_STATEMACHINE_MULT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_statemachine_global_vel.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_statemachine_global_vel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_GLOBAL_VEL " "Found entity 1: SC_STATEMACHINE_GLOBAL_VEL" {  } { { "../RTL_COMPONENTS/SC_STATEMACHINE_GLOBAL_VEL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_STATEMACHINE_GLOBAL_VEL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_statemachine_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_statemachine_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_BASE " "Found entity 1: SC_STATEMACHINE_BASE" {  } { { "../RTL_COMPONENTS/SC_STATEMACHINE_BASE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_STATEMACHINE_BASE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_regshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_regshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGSHIFTER " "Found entity 1: SC_REGSHIFTER" {  } { { "../RTL_COMPONENTS/SC_REGSHIFTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGSHIFTER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGGENERAL " "Found entity 1: SC_REGGENERAL" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE " "Found entity 1: SC_DEBOUNCE" {  } { { "../RTL_COMPONENTS/SC_DEBOUNCE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_DEBOUNCE.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_counter_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_counter_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTER_PWM " "Found entity 1: SC_COUNTER_PWM" {  } { { "../RTL_COMPONENTS/SC_COUNTER_PWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_COUNTER_PWM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/sc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTER " "Found entity 1: SC_COUNTER" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_COUNTER.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 RPM " "Found entity 1: RPM" {  } { { "../RTL_COMPONENTS/RPM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/RPM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/qmults.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/qmults.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmults " "Found entity 1: qmults" {  } { { "../RTL_COMPONENTS/qmults.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmults.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/qmult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/qmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmult " "Found entity 1: qmult" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/qdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/qdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 qdiv " "Found entity 1: qdiv" {  } { { "../RTL_COMPONENTS/qdiv.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qdiv.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/qadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/qadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 qadd " "Found entity 1: qadd" {  } { { "../RTL_COMPONENTS/qadd.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qadd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/preescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/preescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 PREESCALER " "Found entity 1: PREESCALER" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/PREESCALER.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/movement_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/movement_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MOVEMENT_CONTROLLER " "Found entity 1: MOVEMENT_CONTROLLER" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/modulopwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/modulopwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloPWM " "Found entity 1: moduloPWM" {  } { { "../RTL_COMPONENTS/moduloPWM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/moduloPWM.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/global_velocity.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/global_velocity.v" { { "Info" "ISGN_ENTITY_NAME" "1 GLOBAL_VELOCITY " "Found entity 1: GLOBAL_VELOCITY" {  } { { "../RTL_COMPONENTS/GLOBAL_VELOCITY.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/GLOBAL_VELOCITY.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "../RTL_COMPONENTS/Encoder.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/Encoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/direction_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/direction_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIRECTION_DET " "Found entity 1: DIRECTION_DET" {  } { { "../RTL_COMPONENTS/DIRECTION_DET.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/DIRECTION_DET.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/core_cordic.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/core_cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shifter " "Found entity 1: signed_shifter" {  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/core_cordic.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082301 ""} { "Info" "ISGN_ENTITY_NAME" "2 rotator " "Found entity 2: rotator" {  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/core_cordic.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082301 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic " "Found entity 3: cordic" {  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/core_cordic.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/cc_mux41.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/cc_mux41.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX41 " "Found entity 1: CC_MUX41" {  } { { "../RTL_COMPONENTS/CC_MUX41.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/CC_MUX41.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/cc_lessthan.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/cc_lessthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_LESSTHAN " "Found entity 1: CC_LESSTHAN" {  } { { "../RTL_COMPONENTS/CC_LESSTHAN.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/CC_LESSTHAN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/cc_greaterthan.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/cc_greaterthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_GREATERTHAN " "Found entity 1: CC_GREATERTHAN" {  } { { "../RTL_COMPONENTS/CC_GREATERTHAN.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/CC_GREATERTHAN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/cc_equal.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/cc_equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_EQUAL " "Found entity 1: CC_EQUAL" {  } { { "../RTL_COMPONENTS/CC_EQUAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/CC_EQUAL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/decision_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario windows/desktop/proyecto de grado/fpga-robot-copia17b/rtl_components/decision_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECISION_CONTROLLER " "Found entity 1: DECISION_CONTROLLER" {  } { { "../RTL_COMPONENTS/DECISION_CONTROLLER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/DECISION_CONTROLLER.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587082317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587082317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636587082630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INTERFACE SPI_INTERFACE:SPI_INTERFACE_U0 " "Elaborating entity \"SPI_INTERFACE\" for hierarchy \"SPI_INTERFACE:SPI_INTERFACE_U0\"" {  } { { "BB_SYSTEM.v" "SPI_INTERFACE_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_SLAVE SPI_INTERFACE:SPI_INTERFACE_U0\|SPI_SLAVE:SPI_U0 " "Elaborating entity \"SPI_SLAVE\" for hierarchy \"SPI_INTERFACE:SPI_INTERFACE_U0\|SPI_SLAVE:SPI_U0\"" {  } { { "../RTL_COMPONENTS/SPI_INTERFACE.v" "SPI_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SPI_INTERFACE.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESSAGE_INTERPRETER SPI_INTERFACE:SPI_INTERFACE_U0\|MESSAGE_INTERPRETER:MESSAGE_INT_U0 " "Elaborating entity \"MESSAGE_INTERPRETER\" for hierarchy \"SPI_INTERFACE:SPI_INTERFACE_U0\|MESSAGE_INTERPRETER:MESSAGE_INT_U0\"" {  } { { "../RTL_COMPONENTS/SPI_INTERFACE.v" "MESSAGE_INT_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SPI_INTERFACE.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECISION_CONTROLLER DECISION_CONTROLLER:DECISION_ALGORITHM " "Elaborating entity \"DECISION_CONTROLLER\" for hierarchy \"DECISION_CONTROLLER:DECISION_ALGORITHM\"" {  } { { "BB_SYSTEM.v" "DECISION_ALGORITHM" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_MUX41 DECISION_CONTROLLER:DECISION_ALGORITHM\|SC_STATEMACHINE_MUX41:STATEMACHINE_MUX " "Elaborating entity \"SC_STATEMACHINE_MUX41\" for hierarchy \"DECISION_CONTROLLER:DECISION_ALGORITHM\|SC_STATEMACHINE_MUX41:STATEMACHINE_MUX\"" {  } { { "../RTL_COMPONENTS/DECISION_CONTROLLER.v" "STATEMACHINE_MUX" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/DECISION_CONTROLLER.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX41 CC_MUX41:CC_MUX41_U0 " "Elaborating entity \"CC_MUX41\" for hierarchy \"CC_MUX41:CC_MUX41_U0\"" {  } { { "BB_SYSTEM.v" "CC_MUX41_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOVEMENT_CONTROLLER MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0 " "Elaborating entity \"MOVEMENT_CONTROLLER\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\"" {  } { { "BB_SYSTEM.v" "MOVEMENT_CONTROLLER_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_MULT MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|SC_STATEMACHINE_MULT:STATEMACHINE_u0 " "Elaborating entity \"SC_STATEMACHINE_MULT\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|SC_STATEMACHINE_MULT:STATEMACHINE_u0\"" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "STATEMACHINE_u0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qadd MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|qadd:qadd_w1_first " "Elaborating entity \"qadd\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|qadd:qadd_w1_first\"" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "qadd_w1_first" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmults MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|qmults:qmult_w1_first " "Elaborating entity \"qmults\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|qmults:qmult_w1_first\"" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "qmult_w1_first" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_REGGENERAL MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|SC_REGGENERAL:w1_reg_u0 " "Elaborating entity \"SC_REGGENERAL\" for hierarchy \"MOVEMENT_CONTROLLER:MOVEMENT_CONTROLLER_U0\|SC_REGGENERAL:w1_reg_u0\"" {  } { { "../RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" "w1_reg_u0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/MOVEMENT_CONTROLLER.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTER SC_COUNTER:COUNTER_TICK_167ms " "Elaborating entity \"SC_COUNTER\" for hierarchy \"SC_COUNTER:COUNTER_TICK_167ms\"" {  } { { "BB_SYSTEM.v" "COUNTER_TICK_167ms" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREESCALER PREESCALER:PREESCALER_41us " "Elaborating entity \"PREESCALER\" for hierarchy \"PREESCALER:PREESCALER_41us\"" {  } { { "BB_SYSTEM.v" "PREESCALER_41us" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WHEEL_CONTROLLER WHEEL_CONTROLLER:WHEEL_CONTROLLER_1 " "Elaborating entity \"WHEEL_CONTROLLER\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\"" {  } { { "BB_SYSTEM.v" "WHEEL_CONTROLLER_1" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIRECTION_DET WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|DIRECTION_DET:DIRECTION_MOTOR_U0 " "Elaborating entity \"DIRECTION_DET\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|DIRECTION_DET:DIRECTION_MOTOR_U0\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "DIRECTION_MOTOR_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|Encoder:ENCODER_U0 " "Elaborating entity \"Encoder\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|Encoder:ENCODER_U0\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "ENCODER_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM " "Elaborating entity \"qmult\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "CONV_PUL2RPM" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082709 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplicand qmult.v(56) " "Verilog HDL Always Construct warning at qmult.v(56): variable \"i_multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636587082709 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|qmult:CONV_PUL2RPM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplier qmult.v(56) " "Verilog HDL Always Construct warning at qmult.v(56): variable \"i_multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1636587082710 "|BB_SYSTEM|WHEEL_CONTROLLER:WHEEL_CONTROLLER_1|qmult:CONV_PUL2RPM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PI_CONTROL WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0 " "Elaborating entity \"PI_CONTROL\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "PI_CONTROLLER_U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qadd WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qadd:second_add " "Elaborating entity \"qadd\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qadd:second_add\"" {  } { { "../RTL_COMPONENTS/PI_CONTROL.v" "second_add" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/PI_CONTROL.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloPWM WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR " "Elaborating entity \"moduloPWM\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\"" {  } { { "../RTL_COMPONENTS/WHEEL_CONTROLLER.v" "PWM_GENERATOR" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/WHEEL_CONTROLLER.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTER_PWM WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador " "Elaborating entity \"SC_COUNTER_PWM\" for hierarchy \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\"" {  } { { "../RTL_COMPONENTS/moduloPWM.v" "contador" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/moduloPWM.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTER SC_COUNTER:COUNTER_TICK_42ms " "Elaborating entity \"SC_COUNTER\" for hierarchy \"SC_COUNTER:COUNTER_TICK_42ms\"" {  } { { "BB_SYSTEM.v" "COUNTER_TICK_42ms" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ODOM_CALCULATOR ODOM_CALCULATOR:ODOMETRY_CALCULATOR " "Elaborating entity \"ODOM_CALCULATOR\" for hierarchy \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\"" {  } { { "BB_SYSTEM.v" "ODOMETRY_CALCULATOR" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOCAL_VELOCITY ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|LOCAL_VELOCITY:U0 " "Elaborating entity \"LOCAL_VELOCITY\" for hierarchy \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|LOCAL_VELOCITY:U0\"" {  } { { "../RTL_COMPONENTS/ODOM_CALCULATOR.v" "U0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/ODOM_CALCULATOR.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GLOBAL_VELOCITY ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1 " "Elaborating entity \"GLOBAL_VELOCITY\" for hierarchy \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\"" {  } { { "../RTL_COMPONENTS/ODOM_CALCULATOR.v" "U1" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/ODOM_CALCULATOR.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_GLOBAL_VEL ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|SC_STATEMACHINE_GLOBAL_VEL:STATEMACHINE_u0 " "Elaborating entity \"SC_STATEMACHINE_GLOBAL_VEL\" for hierarchy \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|SC_STATEMACHINE_GLOBAL_VEL:STATEMACHINE_u0\"" {  } { { "../RTL_COMPONENTS/GLOBAL_VELOCITY.v" "STATEMACHINE_u0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/GLOBAL_VELOCITY.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0 " "Elaborating entity \"cordic\" for hierarchy \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\"" {  } { { "../RTL_COMPONENTS/GLOBAL_VELOCITY.v" "cordic_core_u0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/GLOBAL_VELOCITY.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotator ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U " "Elaborating entity \"rotator\" for hierarchy \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\"" {  } { { "../RTL_COMPONENTS/core_cordic.v" "U" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/core_cordic.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_shifter ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|signed_shifter:x_shifter " "Elaborating entity \"signed_shifter\" for hierarchy \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|signed_shifter:x_shifter\"" {  } { { "../RTL_COMPONENTS/core_cordic.v" "x_shifter" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/core_cordic.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POS_CALCULATOR ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|POS_CALCULATOR:U2 " "Elaborating entity \"POS_CALCULATOR\" for hierarchy \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|POS_CALCULATOR:U2\"" {  } { { "../RTL_COMPONENTS/ODOM_CALCULATOR.v" "U2" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/ODOM_CALCULATOR.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_REGACC ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|POS_CALCULATOR:U2\|SC_REGACC:reg_accumulator_posx " "Elaborating entity \"SC_REGACC\" for hierarchy \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|POS_CALCULATOR:U2\|SC_REGACC:reg_accumulator_posx\"" {  } { { "../RTL_COMPONENTS/POS_CALCULATOR.v" "reg_accumulator_posx" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/POS_CALCULATOR.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_REGACC ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|POS_CALCULATOR:U2\|SC_REGACC:reg_accumulator_theta " "Elaborating entity \"SC_REGACC\" for hierarchy \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|POS_CALCULATOR:U2\|SC_REGACC:reg_accumulator_theta\"" {  } { { "../RTL_COMPONENTS/POS_CALCULATOR.v" "reg_accumulator_theta" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/POS_CALCULATOR.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX81 CC_MUX81:CC_MUX81_U1 " "Elaborating entity \"CC_MUX81\" for hierarchy \"CC_MUX81:CC_MUX81_U1\"" {  } { { "BB_SYSTEM.v" "CC_MUX81_U1" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POS_CONTROLLER POS_CONTROLLER:POSITION_CONTROLLER " "Elaborating entity \"POS_CONTROLLER\" for hierarchy \"POS_CONTROLLER:POSITION_CONTROLLER\"" {  } { { "BB_SYSTEM.v" "POSITION_CONTROLLER" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ERROR_CONTROL POS_CONTROLLER:POSITION_CONTROLLER\|ERROR_CONTROL:error_management " "Elaborating entity \"ERROR_CONTROL\" for hierarchy \"POS_CONTROLLER:POSITION_CONTROLLER\|ERROR_CONTROL:error_management\"" {  } { { "../RTL_COMPONENTS/POS_CONTROLLER.v" "error_management" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/POS_CONTROLLER.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISTANCE_READER DISTANCE_READER:SENSOR_1 " "Elaborating entity \"DISTANCE_READER\" for hierarchy \"DISTANCE_READER:SENSOR_1\"" {  } { { "BB_SYSTEM.v" "SENSOR_1" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587082838 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "23 " "Inferred 23 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_RAD2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_RAD2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_RAD2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_RAD2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|qmult:CONV_RAD2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|qmult:CONV_RAD2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KP_ERRORK\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_PUL2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_PUL2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_PUL2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_PUL2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|qmult:CONV_PUL2RPM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|qmult:CONV_PUL2RPM\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|Add4\"" {  } { { "../RTL_COMPONENTS/core_cordic.v" "Add4" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/core_cordic.v" 239 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|Add0\"" {  } { { "../RTL_COMPONENTS/core_cordic.v" "Add0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/core_cordic.v" 234 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_RPM2RAD\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_RPM2RAD\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_RPM2RAD\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|qmult:CONV_RPM2RAD\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RPM2RAD\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RPM2RAD\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|qmult:CONV_RPM2RAD\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_4\|qmult:CONV_RPM2RAD\|Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "Mult0" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|Add2\"" {  } { { "../RTL_COMPONENTS/core_cordic.v" "Add2" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/core_cordic.v" 236 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1636587088241 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1636587088241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Instantiated megafunction \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088283 ""}  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636587088283 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088311 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587088394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587088394 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587088451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587088451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|altshift:external_latency_ffs WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_RAD2RPM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Instantiated megafunction \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088470 ""}  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636587088470 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088475 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/db/add_sub_bfh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587088519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587088519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088526 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587088574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587088574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|altshift:external_latency_ffs WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|qmult:MULT_KI_ERRORK1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0 " "Instantiated megafunction \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088779 ""}  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636587088779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\|multcore:mult_core WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587088829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587088829 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088836 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sgh " "Found entity 1: add_sub_sgh" {  } { { "db/add_sub_sgh.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/db/add_sub_sgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587088885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587088885 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\|altshift:external_latency_ffs WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|qmult:CONV_PUL2RPM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|lpm_add_sub:Add4 " "Elaborated megafunction instantiation \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|lpm_add_sub:Add4\"" {  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/core_cordic.v" 239 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587088952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|lpm_add_sub:Add4 " "Instantiated megafunction \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587088952 ""}  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/core_cordic.v" 239 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636587088952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_svi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_svi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_svi " "Found entity 1: add_sub_svi" {  } { { "db/add_sub_svi.tdf" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/db/add_sub_svi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636587088993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587088993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_RPM2RAD\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_RPM2RAD\|lpm_mult:Mult0\"" {  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587089002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_RPM2RAD\|lpm_mult:Mult0 " "Instantiated megafunction \"WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|qmult:CONV_RPM2RAD\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089002 ""}  } { { "../RTL_COMPONENTS/qmult.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/qmult.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636587089002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|lpm_add_sub:Add2\"" {  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/core_cordic.v" 236 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587089079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|lpm_add_sub:Add2 " "Instantiated megafunction \"ODOM_CALCULATOR:ODOMETRY_CALCULATOR\|GLOBAL_VELOCITY:U1\|cordic:cordic_core_u0\|rotator:U\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636587089080 ""}  } { { "../RTL_COMPONENTS/core_cordic.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/core_cordic.v" 236 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636587089080 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636587090052 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL_COMPONENTS/SPI_SLAVE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SPI_SLAVE.v" 185 -1 0 } } { "../RTL_COMPONENTS/MESSAGE_INTERPRETER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/MESSAGE_INTERPRETER.v" 381 -1 0 } } { "../RTL_COMPONENTS/SC_REGACC.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGACC.v" 57 -1 0 } } { "../RTL_COMPONENTS/SPI_SLAVE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SPI_SLAVE.v" 77 -1 0 } } { "../RTL_COMPONENTS/SPI_SLAVE.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SPI_SLAVE.v" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636587090173 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636587090174 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636587093898 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "222 " "222 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636587097688 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/output_files/BB_SYSTEM.map.smsg " "Generated suppressed messages file C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/output_files/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587097863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636587098263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636587098263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5880 " "Implemented 5880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636587098678 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636587098678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5846 " "Implemented 5846 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636587098678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636587098678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636587098752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 18:31:38 2021 " "Processing ended: Wed Nov 10 18:31:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636587098752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636587098752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636587098752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636587098752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1636587099971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636587099976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 18:31:39 2021 " "Processing started: Wed Nov 10 18:31:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636587099976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1636587099976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1636587099976 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1636587100078 ""}
{ "Info" "0" "" "Project  = BB_SYSTEM" {  } {  } 0 0 "Project  = BB_SYSTEM" 0 0 "Fitter" 0 0 1636587100078 ""}
{ "Info" "0" "" "Revision = BB_SYSTEM" {  } {  } 0 0 "Revision = BB_SYSTEM" 0 0 "Fitter" 0 0 1636587100078 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1636587100251 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BB_SYSTEM EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"BB_SYSTEM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636587100296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636587100361 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636587100361 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636587100544 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636587100550 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636587100705 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636587100705 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636587100705 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636587100705 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 11563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636587100717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 11565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636587100717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 11567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636587100717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 11569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636587100717 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 11571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636587100717 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636587100717 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636587100721 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.sdc " "Reading SDC File: 'BB_SYSTEM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636587102305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1636587102333 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PREESCALER:PREESCALER_41us\|COUNT\[10\] " "Node: PREESCALER:PREESCALER_41us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] PREESCALER:PREESCALER_41us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] is being clocked by PREESCALER:PREESCALER_41us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636587102351 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1636587102351 "|BB_SYSTEM|PREESCALER:PREESCALER_41us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\] " "Node: SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] is being clocked by SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636587102351 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1636587102351 "|BB_SYSTEM|SC_COUNTER:COUNTER_TICK_167ms|R_Register[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1636587102384 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1636587102386 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636587102386 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636587102386 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 BB_SYSTEM_CLOCK_50 " "  20.000 BB_SYSTEM_CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636587102386 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1636587102386 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BB_SYSTEM_CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node BB_SYSTEM_CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PREESCALER:PREESCALER_41us\|COUNT\[10\] " "Destination node PREESCALER:PREESCALER_41us\|COUNT\[10\]" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[1\] " "Destination node SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[1\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[2\] " "Destination node SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[2\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[3\] " "Destination node SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[3\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[4\] " "Destination node SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[4\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[5\] " "Destination node SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[5\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[6\] " "Destination node SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[6\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[7\] " "Destination node SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[7\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[8\] " "Destination node SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[8\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[9\] " "Destination node SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[9\]" {  } { { "../RTL_COMPONENTS/SC_COUNTER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_COUNTER.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636587102863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636587102863 ""}  } { { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 11549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636587102863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[0\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[0\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[3\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[3\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[2\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[2\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[1\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[1\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[0\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[0\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[3\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[3\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[2\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[2\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[1\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[1\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[0\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[0\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[3\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_3\|SC_REGGENERAL:REGGENERAL_U0\|REGGENERAL_Register\[3\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636587102863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636587102863 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 3023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636587102863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREESCALER:PREESCALER_41us\|COUNT\[10\]  " "Automatically promoted node PREESCALER:PREESCALER_41us\|COUNT\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636587102864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PREESCALER:PREESCALER_41us\|COUNT\[10\]~28 " "Destination node PREESCALER:PREESCALER_41us\|COUNT\[10\]~28" {  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[12\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[12\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[12\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[12\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[11\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[11\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[11\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[11\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[10\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[10\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[10\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[10\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[9\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[9\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[9\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[9\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[8\] " "Destination node WHEEL_CONTROLLER:WHEEL_CONTROLLER_2\|SC_REGGENERAL:REGGENERAL_U1\|REGGENERAL_Register\[8\]" {  } { { "../RTL_COMPONENTS/SC_REGGENERAL.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/SC_REGGENERAL.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 2386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636587102864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636587102864 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636587102864 ""}  } { { "../RTL_COMPONENTS/PREESCALER.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/PREESCALER.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636587102864 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636587103522 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636587103527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636587103528 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636587103535 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636587103545 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636587103555 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636587103555 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636587103560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636587103817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1636587103823 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636587103823 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636587103974 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1636587103998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636587105435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636587108591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636587108636 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636587114165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636587114165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636587115313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636587118178 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636587118178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1636587118657 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1636587118657 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636587118657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636587118659 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.27 " "Total time spent on timing analysis during the Fitter is 2.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636587118879 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636587118915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636587119865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636587119868 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636587121005 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636587122152 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1636587122672 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_RESET_InLow 3.3-V LVTTL 125 " "Pin BB_SYSTEM_RESET_InLow uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_RESET_InLow } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_RESET_InLow" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_CLOCK_50 3.3-V LVTTL 23 " "Pin BB_SYSTEM_CLOCK_50 uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_CLOCK_50 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_CLOCK_50" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_CS_In 3.3-V LVTTL 76 " "Pin BB_SYSTEM_CS_In uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_CS_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_CS_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_SCLK_In 3.3-V LVTTL 70 " "Pin BB_SYSTEM_SCLK_In uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_SCLK_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_SCLK_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_ECHO3_In 3.3-V LVTTL 119 " "Pin BB_SYSTEM_ECHO3_In uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_ECHO3_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_ECHO3_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_ECHO4_In 3.3-V LVTTL 112 " "Pin BB_SYSTEM_ECHO4_In uses I/O standard 3.3-V LVTTL at 112" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_ECHO4_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_ECHO4_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_ECHO1_In 3.3-V LVTTL 64 " "Pin BB_SYSTEM_ECHO1_In uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_ECHO1_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_ECHO1_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_ECHO2_In 3.3-V LVTTL 68 " "Pin BB_SYSTEM_ECHO2_In uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_ECHO2_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_ECHO2_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_MOSI_In 3.3-V LVTTL 74 " "Pin BB_SYSTEM_MOSI_In uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_MOSI_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_MOSI_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_PHASEA1_In 3.3-V LVTTL 46 " "Pin BB_SYSTEM_PHASEA1_In uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_PHASEA1_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_PHASEA1_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_PHASEA2_In 3.3-V LVTTL 44 " "Pin BB_SYSTEM_PHASEA2_In uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_PHASEA2_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_PHASEA2_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_PHASEA3_In 3.3-V LVTTL 129 " "Pin BB_SYSTEM_PHASEA3_In uses I/O standard 3.3-V LVTTL at 129" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_PHASEA3_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_PHASEA3_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_PHASEA4_In 3.3-V LVTTL 128 " "Pin BB_SYSTEM_PHASEA4_In uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_PHASEA4_In } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_PHASEA4_In" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/BB_SYSTEM.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636587122690 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1636587122690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/output_files/BB_SYSTEM.fit.smsg " "Generated suppressed messages file C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/output_files/BB_SYSTEM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636587123089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1192 " "Peak virtual memory: 1192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636587124449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 18:32:04 2021 " "Processing ended: Wed Nov 10 18:32:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636587124449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636587124449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636587124449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636587124449 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1636587126134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636587126138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 18:32:06 2021 " "Processing started: Wed Nov 10 18:32:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636587126138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1636587126138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1636587126138 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1636587127021 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1636587127061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636587127256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 18:32:07 2021 " "Processing ended: Wed Nov 10 18:32:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636587127256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636587127256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636587127256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1636587127256 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1636587127896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1636587128611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636587128616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 18:32:08 2021 " "Processing started: Wed Nov 10 18:32:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636587128616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1636587128616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BB_SYSTEM -c BB_SYSTEM " "Command: quartus_sta BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1636587128617 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1636587128722 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1636587128977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587129045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587129045 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.sdc " "Reading SDC File: 'BB_SYSTEM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1636587129495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1636587129515 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PREESCALER:PREESCALER_41us\|COUNT\[10\] " "Node: PREESCALER:PREESCALER_41us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] PREESCALER:PREESCALER_41us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] is being clocked by PREESCALER:PREESCALER_41us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636587129569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1636587129569 "|BB_SYSTEM|PREESCALER:PREESCALER_41us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\] " "Node: SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] is being clocked by SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636587129570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1636587129570 "|BB_SYSTEM|SC_COUNTER:COUNTER_TICK_167ms|R_Register[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636587129592 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1636587129594 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636587129607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.467 " "Worst-case setup slack is 2.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.467               0.000 BB_SYSTEM_CLOCK_50  " "    2.467               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587129762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 BB_SYSTEM_CLOCK_50  " "    0.452               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587129820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.282 " "Worst-case recovery slack is 17.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.282               0.000 BB_SYSTEM_CLOCK_50  " "   17.282               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587129830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.174 " "Worst-case removal slack is 2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.174               0.000 BB_SYSTEM_CLOCK_50  " "    2.174               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587129839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.637 " "Worst-case minimum pulse width slack is 9.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637               0.000 BB_SYSTEM_CLOCK_50  " "    9.637               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587129842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587129842 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587129989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587129989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587129989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587129989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.535 ns " "Worst Case Available Settling Time: 34.535 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587129989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587129989 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636587129989 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636587129993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636587130027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636587131291 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PREESCALER:PREESCALER_41us\|COUNT\[10\] " "Node: PREESCALER:PREESCALER_41us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] PREESCALER:PREESCALER_41us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] is being clocked by PREESCALER:PREESCALER_41us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636587131650 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1636587131650 "|BB_SYSTEM|PREESCALER:PREESCALER_41us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\] " "Node: SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] is being clocked by SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636587131650 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1636587131650 "|BB_SYSTEM|SC_COUNTER:COUNTER_TICK_167ms|R_Register[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636587131655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.758 " "Worst-case setup slack is 3.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.758               0.000 BB_SYSTEM_CLOCK_50  " "    3.758               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587131759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 BB_SYSTEM_CLOCK_50  " "    0.400               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587131789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.539 " "Worst-case recovery slack is 17.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.539               0.000 BB_SYSTEM_CLOCK_50  " "   17.539               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587131797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.019 " "Worst-case removal slack is 2.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.019               0.000 BB_SYSTEM_CLOCK_50  " "    2.019               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587131808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.575 " "Worst-case minimum pulse width slack is 9.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.575               0.000 BB_SYSTEM_CLOCK_50  " "    9.575               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587131812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587131812 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587131956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587131956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587131956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587131956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.855 ns " "Worst Case Available Settling Time: 34.855 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587131956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587131956 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636587131956 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636587131961 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PREESCALER:PREESCALER_41us\|COUNT\[10\] " "Node: PREESCALER:PREESCALER_41us\|COUNT\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] PREESCALER:PREESCALER_41us\|COUNT\[10\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|moduloPWM:PWM_GENERATOR\|SC_COUNTER_PWM:contador\|R_Register\[1\] is being clocked by PREESCALER:PREESCALER_41us\|COUNT\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636587132204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1636587132204 "|BB_SYSTEM|PREESCALER:PREESCALER_41us|COUNT[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\] " "Node: SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\] " "Register WHEEL_CONTROLLER:WHEEL_CONTROLLER_1\|PI_CONTROL:PI_CONTROLLER_U0\|COMANDO_PWM\[5\] is being clocked by SC_COUNTER:COUNTER_TICK_167ms\|R_Register\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636587132204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1636587132204 "|BB_SYSTEM|SC_COUNTER:COUNTER_TICK_167ms|R_Register[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636587132209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.247 " "Worst-case setup slack is 12.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.247               0.000 BB_SYSTEM_CLOCK_50  " "   12.247               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587132272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 BB_SYSTEM_CLOCK_50  " "    0.186               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587132301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.664 " "Worst-case recovery slack is 18.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.664               0.000 BB_SYSTEM_CLOCK_50  " "   18.664               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587132310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.975 " "Worst-case removal slack is 0.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 BB_SYSTEM_CLOCK_50  " "    0.975               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587132319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.261 " "Worst-case minimum pulse width slack is 9.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.261               0.000 BB_SYSTEM_CLOCK_50  " "    9.261               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636587132324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636587132324 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587132643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587132643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587132643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587132643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.581 ns " "Worst Case Available Settling Time: 37.581 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587132643 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636587132643 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636587132643 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636587133095 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636587133097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636587133198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 18:32:13 2021 " "Processing ended: Wed Nov 10 18:32:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636587133198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636587133198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636587133198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636587133198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1636587134889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636587134894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 18:32:14 2021 " "Processing started: Wed Nov 10 18:32:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636587134894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1636587134894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1636587134894 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM.vo C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/simulation/modelsim/ simulation " "Generated file BB_SYSTEM.vo in folder \"C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/Robot_Architecture/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1636587136551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636587136614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 18:32:16 2021 " "Processing ended: Wed Nov 10 18:32:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636587136614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636587136614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636587136614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1636587136614 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus Prime Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1636587137265 ""}
