
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.523636                       # Number of seconds simulated
sim_ticks                                2523635852000                       # Number of ticks simulated
final_tick                               2523635852000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60184                       # Simulator instruction rate (inst/s)
host_op_rate                                    77414                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2506430956                       # Simulator tick rate (ticks/s)
host_mem_usage                                 399764                       # Number of bytes of host memory used
host_seconds                                  1006.86                       # Real time elapsed on the host
sim_insts                                    60597347                       # Number of instructions simulated
sim_ops                                      77945524                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::realview.clcd    119537664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.dtb.walker         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker           64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst            799360                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           9095696                       # Number of bytes read from this memory
system.physmem.bytes_read::total            129436368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       799360                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          799360                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3783296                       # Number of bytes written to this memory
system.physmem.bytes_written::cpu.data        3016072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6799368                       # Number of bytes written to this memory
system.physmem.num_reads::realview.clcd      14942208                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.dtb.walker           56                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker            1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst              12490                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             142154                       # Number of read requests responded to by this memory
system.physmem.num_reads::total              15096909                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           59114                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data            754018                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               813132                       # Number of write requests responded to by this memory
system.physmem.bw_read::realview.clcd        47367240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.dtb.walker           1420                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker             25                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst               316749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              3604203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                51289637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          316749                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             316749                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1499145                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data             1195130                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2694275                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1499145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.clcd       47367240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker          1420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker            25                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              316749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             4799333                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53983912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                      15096909                       # Total number of read requests seen
system.physmem.writeReqs                       813132                       # Total number of write requests seen
system.physmem.cpureqs                         218466                       # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead                    966202176                       # Total number of bytes read from memory
system.physmem.bytesWritten                  52040448                       # Total number of bytes written to memory
system.physmem.bytesConsumedRd              129436368                       # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr                6799368                       # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ                      363                       # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite               4687                       # Reqs where no action is needed
system.physmem.perBankRdReqs::0                943616                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::1                943955                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::2                943427                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::3                943468                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::4                943391                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::5                943248                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::6                943111                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::7                943293                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::8                943780                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::9                943638                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::10               943709                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::11               943683                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::12               943744                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::13               943610                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::14               943654                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::15               943219                       # Track reads on a per bank basis
system.physmem.perBankWrReqs::0                 50098                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::1                 50374                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::2                 49973                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::3                 50033                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::4                 50914                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::5                 50821                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::6                 50667                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::7                 50819                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::8                 51139                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::9                 51219                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::10                51122                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::11                51107                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::12                51356                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::13                51166                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::14                51296                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::15                51028                       # Track writes on a per bank basis
system.physmem.numRdRetry                           0                       # Number of times rd buffer was full causing retry
system.physmem.numWrRetry                     1156323                       # Number of times wr buffer was full causing retry
system.physmem.totGap                    2523634566000                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Categorize read packet sizes
system.physmem.readPktSize::1                       0                       # Categorize read packet sizes
system.physmem.readPktSize::2                      36                       # Categorize read packet sizes
system.physmem.readPktSize::3                14942208                       # Categorize read packet sizes
system.physmem.readPktSize::4                       0                       # Categorize read packet sizes
system.physmem.readPktSize::5                       0                       # Categorize read packet sizes
system.physmem.readPktSize::6                  154665                       # Categorize read packet sizes
system.physmem.readPktSize::7                       0                       # Categorize read packet sizes
system.physmem.readPktSize::8                       0                       # Categorize read packet sizes
system.physmem.writePktSize::0                      0                       # categorize write packet sizes
system.physmem.writePktSize::1                      0                       # categorize write packet sizes
system.physmem.writePktSize::2                1910341                       # categorize write packet sizes
system.physmem.writePktSize::3                      0                       # categorize write packet sizes
system.physmem.writePktSize::4                      0                       # categorize write packet sizes
system.physmem.writePktSize::5                      0                       # categorize write packet sizes
system.physmem.writePktSize::6                  59114                       # categorize write packet sizes
system.physmem.writePktSize::7                      0                       # categorize write packet sizes
system.physmem.writePktSize::8                      0                       # categorize write packet sizes
system.physmem.neitherpktsize::0                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::1                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::2                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::3                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::4                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::5                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::6                 4687                       # categorize neither packet sizes
system.physmem.neitherpktsize::7                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::8                    0                       # categorize neither packet sizes
system.physmem.rdQLenPdf::0                  14955787                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                     89824                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                      6501                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                      2877                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                      2340                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                      2145                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                      1923                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                      1719                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                      1284                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                      1282                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                     1247                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                     6296                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                     9574                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                    13083                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                      566                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                       49                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                       32                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                       15                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        2                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                      2806                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                      2951                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                      3069                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                      3199                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                      3352                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                      3546                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                      3759                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                      3930                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                      4091                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                     35354                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                    35354                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                    35354                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                    35354                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                    35353                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                    35353                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                    35353                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                    35353                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                    35353                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                    35353                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                    35353                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                    35353                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                    35353                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                    35353                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                    32548                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                    32403                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                    32285                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                    32155                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                    32002                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                    31808                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                    31595                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                    31424                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                    31263                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
system.physmem.totQLat                    46870409147                       # Total cycles spent in queuing delays
system.physmem.totMemAccLat              317530293147                       # Sum of mem lat for all requests
system.physmem.totBusLat                  60386184000                       # Total cycles spent in databus access
system.physmem.totBankLat                210273700000                       # Total cycles spent in bank access
system.physmem.avgQLat                        3104.71                       # Average queueing delay per request
system.physmem.avgBankLat                    13928.60                       # Average bank access latency per request
system.physmem.avgBusLat                      4000.00                       # Average bus latency per request
system.physmem.avgMemAccLat                  21033.31                       # Average memory access latency
system.physmem.avgRdBW                         382.86                       # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW                          20.62                       # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW                  51.29                       # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW                   2.69                       # Average consumed write bandwidth in MB/s
system.physmem.peakBW                        16000.00                       # Theoretical peak bandwidth in MB/s
system.physmem.busUtil                           2.52                       # Data bus utilization in percentage
system.physmem.avgRdQLen                         0.13                       # Average read queue length over time
system.physmem.avgWrQLen                        12.37                       # Average write queue length over time
system.physmem.readRowHits                   15050555                       # Number of row buffer hits during reads
system.physmem.writeRowHits                    784512                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   99.70                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                  96.48                       # Row buffer hit rate for writes
system.physmem.avgGap                       158618.99                       # Average gap between requests
system.realview.nvmem.bytes_read::cpu.inst           64                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total            64                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total           64                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst            1                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total              1                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu.inst            25                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total               25                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu.inst           25                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total           25                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst           25                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total              25                       # Total bandwidth to/from this memory (bytes/s)
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.checker.dtb.inst_hits                    0                       # ITB inst hits
system.cpu.checker.dtb.inst_misses                  0                       # ITB inst misses
system.cpu.checker.dtb.read_hits             15048983                       # DTB read hits
system.cpu.checker.dtb.read_misses               7307                       # DTB read misses
system.cpu.checker.dtb.write_hits            11294245                       # DTB write hits
system.cpu.checker.dtb.write_misses              2189                       # DTB write misses
system.cpu.checker.dtb.flush_tlb                    4                       # Number of times complete TLB was flushed
system.cpu.checker.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.cpu.checker.dtb.flush_tlb_mva_asid         2878                       # Number of times TLB was flushed by MVA & ASID
system.cpu.checker.dtb.flush_tlb_asid             126                       # Number of times TLB was flushed by ASID
system.cpu.checker.dtb.flush_entries             6410                       # Number of entries that have been flushed from TLB
system.cpu.checker.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.cpu.checker.dtb.prefetch_faults            178                       # Number of TLB faults due to prefetch
system.cpu.checker.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.cpu.checker.dtb.perms_faults               452                       # Number of TLB faults due to permissions restrictions
system.cpu.checker.dtb.read_accesses         15056290                       # DTB read accesses
system.cpu.checker.dtb.write_accesses        11296434                       # DTB write accesses
system.cpu.checker.dtb.inst_accesses                0                       # ITB inst accesses
system.cpu.checker.dtb.hits                  26343228                       # DTB hits
system.cpu.checker.dtb.misses                    9496                       # DTB misses
system.cpu.checker.dtb.accesses              26352724                       # DTB accesses
system.cpu.checker.itb.inst_hits             61776100                       # ITB inst hits
system.cpu.checker.itb.inst_misses               4471                       # ITB inst misses
system.cpu.checker.itb.read_hits                    0                       # DTB read hits
system.cpu.checker.itb.read_misses                  0                       # DTB read misses
system.cpu.checker.itb.write_hits                   0                       # DTB write hits
system.cpu.checker.itb.write_misses                 0                       # DTB write misses
system.cpu.checker.itb.flush_tlb                    4                       # Number of times complete TLB was flushed
system.cpu.checker.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.cpu.checker.itb.flush_tlb_mva_asid         2878                       # Number of times TLB was flushed by MVA & ASID
system.cpu.checker.itb.flush_tlb_asid             126                       # Number of times TLB was flushed by ASID
system.cpu.checker.itb.flush_entries             4682                       # Number of entries that have been flushed from TLB
system.cpu.checker.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.cpu.checker.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.cpu.checker.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.cpu.checker.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.cpu.checker.itb.read_accesses                0                       # DTB read accesses
system.cpu.checker.itb.write_accesses               0                       # DTB write accesses
system.cpu.checker.itb.inst_accesses         61780571                       # ITB inst accesses
system.cpu.checker.itb.hits                  61776100                       # DTB hits
system.cpu.checker.itb.misses                    4471                       # DTB misses
system.cpu.checker.itb.accesses              61780571                       # DTB accesses
system.cpu.checker.numCycles                 78236084                       # number of cpu cycles simulated
system.cpu.checker.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu.checker.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                     51390867                       # DTB read hits
system.cpu.dtb.read_misses                      77330                       # DTB read misses
system.cpu.dtb.write_hits                    11807590                       # DTB write hits
system.cpu.dtb.write_misses                     17145                       # DTB write misses
system.cpu.dtb.flush_tlb                            4                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                2878                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                     126                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                     7744                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                      2913                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                    528                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                      1299                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                 51468197                       # DTB read accesses
system.cpu.dtb.write_accesses                11824735                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                          63198457                       # DTB hits
system.cpu.dtb.misses                           94475                       # DTB misses
system.cpu.dtb.accesses                      63292932                       # DTB accesses
system.cpu.itb.inst_hits                     11866859                       # ITB inst hits
system.cpu.itb.inst_misses                      12387                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            4                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                2878                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                     126                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                     5196                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                      3124                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                 11879246                       # ITB inst accesses
system.cpu.itb.hits                          11866859                       # DTB hits
system.cpu.itb.misses                           12387                       # DTB misses
system.cpu.itb.accesses                      11879246                       # DTB accesses
system.cpu.numCycles                        471620131                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                 14707897                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted           11700483                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect             783548                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups               9751137                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                  7864369                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                  1453661                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect               82859                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles           30173854                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       91943847                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14707897                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9318030                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      20602156                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4980521                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                     134933                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.BlockedCycles               96636325                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                 2675                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        101652                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles       208965                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          318                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  11862984                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                731347                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                    6597                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          151294412                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.758755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.115735                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                130709145     86.39%     86.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1380335      0.91%     87.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1756131      1.16%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2339631      1.55%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2142384      1.42%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1132136      0.75%     92.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2619139      1.73%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   785245      0.52%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  8430266      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            151294412                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.031186                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.194953                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 32008731                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              96268896                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18723702                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1031258                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3261825                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              2020367                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                174818                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109258714                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                576974                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                3261825                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 33805354                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                36852775                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       53319596                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17901114                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6153748                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              104067610                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 21499                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1015662                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               4122290                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents            31949                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           107816884                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             475027641                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        474936857                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             90784                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              78731329                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 29085554                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             891358                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         796895                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12333147                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             20062338                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13521403                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1975115                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2433562                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   96511960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2056994                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 123962105                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            189941                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        20009013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     50083503                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         512489                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     151294412                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.819344                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.531574                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           106913550     70.67%     70.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13863924      9.16%     79.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7098415      4.69%     84.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5869010      3.88%     88.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            12472838      8.24%     96.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2771623      1.83%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1718676      1.14%     99.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              458210      0.30%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              128166      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       151294412                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   56852      0.64%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      4      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8372882     94.63%     95.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                417861      4.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            363666      0.29%      0.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58285332     47.02%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                95139      0.08%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  20      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  6      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc              13      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2114      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc           13      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             52764596     42.57%     89.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12451206     10.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              123962105                       # Type of FU issued
system.cpu.iq.rate                           0.262843                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8847599                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.071373                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          408327002                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         118594240                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     86288141                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               23234                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12518                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        10286                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              132433714                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   12324                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           628913                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4346263                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         7649                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        29949                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1722835                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads     34107855                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        695994                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3261825                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                27934565                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                435305                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            98793776                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            231675                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              20062338                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13521403                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            1465659                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 113955                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3708                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          29949                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         409673                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       293589                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               703262                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             121754884                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              52078341                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2207221                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        224822                       # number of nop insts executed
system.cpu.iew.exec_refs                     64398044                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 11600510                       # Number of branches executed
system.cpu.iew.exec_stores                   12319703                       # Number of stores executed
system.cpu.iew.exec_rate                     0.258163                       # Inst execution rate
system.cpu.iew.wb_sent                      120731241                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      86298427                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  47352499                       # num instructions producing a value
system.cpu.iew.wb_consumers                  88423671                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.182983                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.535518                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        19868331                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1544505                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            611839                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    148115015                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.527265                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.512607                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    120340532     81.25%     81.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     13566988      9.16%     90.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3964696      2.68%     93.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2137699      1.44%     94.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1955021      1.32%     95.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       974024      0.66%     96.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1590640      1.07%     97.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       730936      0.49%     98.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2854479      1.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    148115015                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             60747728                       # Number of instructions committed
system.cpu.commit.committedOps               78095905                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       27514643                       # Number of memory references committed
system.cpu.commit.loads                      15716075                       # Number of loads committed
system.cpu.commit.membars                      413107                       # Number of memory barriers committed
system.cpu.commit.branches                   10023098                       # Number of branches committed
system.cpu.commit.fp_insts                      10212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  69134339                       # Number of committed integer instructions.
system.cpu.commit.function_calls               995983                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               2854479                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    241309637                       # The number of ROB reads
system.cpu.rob.rob_writes                   199282329                       # The number of ROB writes
system.cpu.timesIdled                         1774359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       320325719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                   4575563546                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    60597347                       # Number of Instructions Simulated
system.cpu.committedOps                      77945524                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total              60597347                       # Number of Instructions Simulated
system.cpu.cpi                               7.782851                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.782851                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.128488                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.128488                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                551501620                       # number of integer regfile reads
system.cpu.int_regfile_writes                88408652                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8346                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2914                       # number of floating regfile writes
system.cpu.misc_regfile_reads               124084349                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 912885                       # number of misc regfile writes
system.cpu.icache.replacements                 990639                       # number of replacements
system.cpu.icache.tagsinuse                510.412932                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10788740                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 991151                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  10.885062                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle             6691567000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     510.412932                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.996900                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.996900                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10788740                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10788740                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10788740                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10788740                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10788740                       # number of overall hits
system.cpu.icache.overall_hits::total        10788740                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1074113                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1074113                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1074113                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1074113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1074113                       # number of overall misses
system.cpu.icache.overall_misses::total       1074113                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  14116777488                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14116777488                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  14116777488                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14116777488                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  14116777488                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14116777488                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     11862853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11862853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     11862853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11862853                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     11862853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11862853                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.090544                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.090544                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.090544                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.090544                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.090544                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.090544                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13142.730316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13142.730316                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13142.730316                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13142.730316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13142.730316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13142.730316                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4157                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               287                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.484321                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        82910                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        82910                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        82910                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        82910                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        82910                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        82910                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       991203                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       991203                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       991203                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       991203                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       991203                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       991203                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  11465402488                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11465402488                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  11465402488                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11465402488                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  11465402488                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11465402488                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst      7052500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total      7052500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst      7052500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total      7052500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.083555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.083555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.083555                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.083555                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.083555                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.083555                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11567.158784                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11567.158784                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11567.158784                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11567.158784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11567.158784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11567.158784                       # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst          inf                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst          inf                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 645056                       # number of replacements
system.cpu.dcache.tagsinuse                511.994184                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 21772057                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 645568                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  33.725428                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               35202000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.994184                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     13909872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13909872                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7289107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7289107                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       284200                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       284200                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       285733                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       285733                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      21198979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21198979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     21198979                       # number of overall hits
system.cpu.dcache.overall_hits::total        21198979                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       729430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        729430                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2961614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2961614                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        13575                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        13575                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           17                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      3691044                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3691044                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3691044                       # number of overall misses
system.cpu.dcache.overall_misses::total       3691044                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9533167500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9533167500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 104419176241                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 104419176241                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    181272000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    181272000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data       257000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       257000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 113952343741                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 113952343741                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 113952343741                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 113952343741                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     14639302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     14639302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10250721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10250721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       297775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       297775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       285750                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       285750                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24890023                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24890023                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24890023                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24890023                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.049827                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049827                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.288918                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.288918                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.045588                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.045588                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000059                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000059                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.148294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.148294                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.148294                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.148294                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13069.338388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13069.338388                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35257.523851                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35257.523851                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13353.370166                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13353.370166                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 15117.647059                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 15117.647059                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 30872.659264                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30872.659264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 30872.659264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30872.659264                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29185                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        15466                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2496                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             253                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.692708                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    61.130435                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       609134                       # number of writebacks
system.cpu.dcache.writebacks::total            609134                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       342186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       342186                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      2712531                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2712531                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         1353                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1353                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      3054717                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3054717                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      3054717                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3054717                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       387244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       387244                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       249083                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       249083                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        12222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        12222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data           17                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       636327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       636327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       636327                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       636327                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4781960500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4781960500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   8152753421                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8152753421                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    142066000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142066000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data       223000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       223000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  12934713921                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12934713921                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  12934713921                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12934713921                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182355760000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182355760000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data  28006419847                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total  28006419847                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 210362179847                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 210362179847                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.026452                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026452                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.041044                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041044                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000059                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.025566                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025566                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.025566                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025566                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12348.701336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12348.701336                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32731.071253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32731.071253                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11623.793160                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11623.793160                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 13117.647059                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 13117.647059                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20327.149282                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20327.149282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20327.149282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20327.149282                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements                 64431                       # number of replacements
system.cpu.l2cache.tagsinuse             51361.955976                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                 1930789                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs                129828                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                 14.871900                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle          2488483415000                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 36883.493474                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.dtb.walker    44.395032                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.itb.walker     0.000230                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst   8188.688040                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data   6245.379200                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks     0.562797                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.dtb.walker     0.000677                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.itb.walker     0.000000                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst     0.124949                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data     0.095297                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total        0.783721                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker        83246                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker        12089                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.inst       977515                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data       388648                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total        1461498                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks       609134                       # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total       609134                       # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data           46                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total           46                       # number of UpgradeReq hits
system.cpu.l2cache.SCUpgradeReq_hits::cpu.data           14                       # number of SCUpgradeReq hits
system.cpu.l2cache.SCUpgradeReq_hits::total           14                       # number of SCUpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data       112994                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       112994                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker        83246                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker        12089                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst       977515                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data       501642                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         1574492                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker        83246                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker        12089                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst       977515                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data       501642                       # number of overall hits
system.cpu.l2cache.overall_hits::total        1574492                       # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker           56                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker            1                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.inst        12379                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data        10732                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total        23168                       # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data         2935                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total         2935                       # number of UpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::cpu.data            3                       # number of SCUpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data       133194                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       133194                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker           56                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker            1                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst        12379                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data       143926                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        156362                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker           56                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker            1                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst        12379                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data       143926                       # number of overall misses
system.cpu.l2cache.overall_misses::total       156362                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker      3681000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker        49000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst    663941500                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data    589665497                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total   1257336997                       # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data       409000                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total       409000                       # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   6701310498                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   6701310498                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker      3681000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.itb.walker        49000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst    663941500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data   7290975995                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total   7958647495                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker      3681000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.itb.walker        49000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst    663941500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data   7290975995                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total   7958647495                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker        83302                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker        12090                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.inst       989894                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data       399380                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total      1484666                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks       609134                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total       609134                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data         2981                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         2981                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::total           17                       # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data       246188                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       246188                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker        83302                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker        12090                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst       989894                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data       645568                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      1730854                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker        83302                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker        12090                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst       989894                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data       645568                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      1730854                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker     0.000672                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker     0.000083                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst     0.012505                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data     0.026872                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total     0.015605                       # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data     0.984569                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.984569                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data     0.176471                       # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::total     0.176471                       # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.541026                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.541026                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker     0.000672                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker     0.000083                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.012505                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.222945                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.090338                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker     0.000672                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker     0.000083                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.012505                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.222945                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.090338                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 65732.142857                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker        49000                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 53634.501979                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 54944.604640                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 54270.415962                       # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data   139.352641                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total   139.352641                       # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50312.405198                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50312.405198                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 65732.142857                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker        49000                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 53634.501979                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50657.810229                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 50898.859665                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 65732.142857                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker        49000                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 53634.501979                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50657.810229                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 50898.859665                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks        59114                       # number of writebacks
system.cpu.l2cache.writebacks::total            59114                       # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst           13                       # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data           59                       # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data           59                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst           13                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data           59                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker           56                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker            1                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst        12366                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data        10673                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total        23096                       # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data         2935                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total         2935                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data            3                       # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       133194                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       133194                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker           56                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker            1                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst        12366                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data       143867                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       156290                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker           56                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker            1                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst        12366                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data       143867                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       156290                       # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker      2968112                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker        37000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst    506752203                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data    451262870                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total    961020185                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     29368926                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total     29368926                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data        30003                       # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total        30003                       # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   5049223821                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   5049223821                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker      2968112                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker        37000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    506752203                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   5500486691                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total   6010244006                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker      2968112                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker        37000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    506752203                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   5500486691                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total   6010244006                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst      4470659                       # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 166682463030                       # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 166686933689                       # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data  18112015818                       # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total  18112015818                       # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst      4470659                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 184794478848                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 184798949507                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker     0.000672                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst     0.012492                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data     0.026724                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total     0.015556                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.984569                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.984569                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data     0.176471                       # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total     0.176471                       # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.541026                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.541026                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker     0.000672                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker     0.000083                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.012492                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.222853                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.090296                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker     0.000672                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker     0.000083                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.012492                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.222853                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.090296                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker        53002                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker        37000                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40979.476225                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 42280.789844                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 41609.810573                       # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10006.448382                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10006.448382                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data        10001                       # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total        10001                       # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 37908.793347                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 37908.793347                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker        53002                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker        37000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40979.476225                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38233.136793                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38455.716975                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker        53002                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker        37000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40979.476225                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38233.136793                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38455.716975                       # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst          inf                       # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst          inf                       # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.replacements                         0                       # number of replacements
system.iocache.tagsinuse                            0                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.avg_refs                           nan                       # Average number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1068189786972                       # number of ReadReq MSHR uncacheable cycles
system.iocache.ReadReq_mshr_uncacheable_latency::total 1068189786972                       # number of ReadReq MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1068189786972                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1068189786972                       # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd          inf                       # average ReadReq mshr uncacheable latency
system.iocache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd          inf                       # average overall mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                    88028                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
