Analysis & Synthesis report for cpu
Tue Sep 03 18:41:48 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|state_big
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated
 17. Source assignments for PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component|altsyncram_7lf1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |top
 19. Parameter Settings for User Entity Instance: p_test:u_p_test
 20. Parameter Settings for User Entity Instance: DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "p_test:u_p_test"
 24. Port Connectivity Checks: "tristimulus_1:u_PROGREM_RAM_out_CS_D_tristimulus_1"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 03 18:41:48 2024            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; cpu                                              ;
; Top-level Entity Name              ; top                                              ;
; Family                             ; Cyclone IV GX                                    ;
; Total logic elements               ; 260                                              ;
;     Total combinational functions  ; 228                                              ;
;     Dedicated logic registers      ; 97                                               ;
; Total registers                    ; 97                                               ;
; Total pins                         ; 54                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 6,144                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total GXB Receiver Channel PCS     ; 0                                                ;
; Total GXB Receiver Channel PMA     ; 0                                                ;
; Total GXB Transmitter Channel PCS  ; 0                                                ;
; Total GXB Transmitter Channel PMA  ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; top                ; cpu                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+-----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+-----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; ../user/src/micro_Rom_wire.v                  ; yes             ; User Verilog HDL File        ; E:/the_all_project/fpga_project/cpu/user/src/micro_Rom_wire.v                         ;         ;
; ../user/src/tristimulus_8.v                   ; yes             ; User Verilog HDL File        ; E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v                          ;         ;
; ../user/src/tristimulus_1.v                   ; yes             ; User Verilog HDL File        ; E:/the_all_project/fpga_project/cpu/user/src/tristimulus_1.v                          ;         ;
; ../user/src/p_test.v                          ; yes             ; User Verilog HDL File        ; E:/the_all_project/fpga_project/cpu/user/src/p_test.v                                 ;         ;
; ../user/src/top.v                             ; yes             ; User Verilog HDL File        ; E:/the_all_project/fpga_project/cpu/user/src/top.v                                    ;         ;
; ../user/src/IR_register.v                     ; yes             ; User Verilog HDL File        ; E:/the_all_project/fpga_project/cpu/user/src/IR_register.v                            ;         ;
; ../user/src/the_mux_switch_2.v                ; yes             ; User Verilog HDL File        ; E:/the_all_project/fpga_project/cpu/user/src/the_mux_switch_2.v                       ;         ;
; ../user/src/the_mux_switch_1.v                ; yes             ; User Verilog HDL File        ; E:/the_all_project/fpga_project/cpu/user/src/the_mux_switch_1.v                       ;         ;
; ../user/src/register_stack.v                  ; yes             ; User Verilog HDL File        ; E:/the_all_project/fpga_project/cpu/user/src/register_stack.v                         ;         ;
; ../user/src/PC_counter.v                      ; yes             ; User Verilog HDL File        ; E:/the_all_project/fpga_project/cpu/user/src/PC_counter.v                             ;         ;
; ../user/src/ALU.v                             ; yes             ; User Verilog HDL File        ; E:/the_all_project/fpga_project/cpu/user/src/ALU.v                                    ;         ;
; ../user/src/addr_reg.v                        ; yes             ; User Verilog HDL File        ; E:/the_all_project/fpga_project/cpu/user/src/addr_reg.v                               ;         ;
; ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v      ; yes             ; User Wizard-Generated File   ; E:/the_all_project/fpga_project/cpu/prj/ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v      ;         ;
; ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v ; yes             ; User Wizard-Generated File   ; E:/the_all_project/fpga_project/cpu/prj/ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                 ; d:/quartus_2/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                 ; d:/quartus_2/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                 ; d:/quartus_2/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                 ; d:/quartus_2/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal130.inc                                ; yes             ; Megafunction                 ; d:/quartus_2/quartus/libraries/megafunctions/aglobal130.inc                           ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                 ; d:/quartus_2/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                                    ; yes             ; Megafunction                 ; d:/quartus_2/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                                    ; yes             ; Megafunction                 ; d:/quartus_2/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                 ; d:/quartus_2/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_l6g1.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf                        ;         ;
; db/altsyncram_7lf1.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf                        ;         ;
+-----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 54               ;
; Total memory bits        ; 6144             ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 121              ;
; Total fan-out            ; 1461             ;
; Average fan-out          ; 3.20             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
; |top                                       ; 228 (39)          ; 97 (20)      ; 6144        ; 0            ; 0       ; 0         ; 0         ; 54   ; 0            ; |top                                                                                                      ; work         ;
;    |ALU:u_ALU|                             ; 53 (53)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|ALU:u_ALU                                                                                            ; work         ;
;    |DATARAM_RAM_8_256:u_DATARAM_RAM_8_256| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|DATARAM_RAM_8_256:u_DATARAM_RAM_8_256                                                                ; work         ;
;       |altsyncram:altsyncram_component|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_l6g1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated ; work         ;
;    |PC_counter:u_PC_counter|               ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|PC_counter:u_PC_counter                                                                              ; work         ;
;    |PROGRAM_RAM:u_PROGRAM_RAM|             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|PROGRAM_RAM:u_PROGRAM_RAM                                                                            ; work         ;
;       |altsyncram:altsyncram_component|    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component                                            ; work         ;
;          |altsyncram_7lf1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component|altsyncram_7lf1:auto_generated             ; work         ;
;    |addr_reg:u_addr_reg|                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|addr_reg:u_addr_reg                                                                                  ; work         ;
;    |micro_Rom_wire:u_micro|                ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|micro_Rom_wire:u_micro                                                                               ; work         ;
;    |p_test:u_p_test|                       ; 27 (27)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|p_test:u_p_test                                                                                      ; work         ;
;    |register_stack:u_register_stack|       ; 4 (4)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|register_stack:u_register_stack                                                                      ; work         ;
;    |the_mux_switch_1:u_the_mux_switch_1|   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|the_mux_switch_1:u_the_mux_switch_1                                                                  ; work         ;
;    |the_mux_switch_2:u_the_mux_switch_2|   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|the_mux_switch_2:u_the_mux_switch_2                                                                  ; work         ;
;    |tristimulus_8:u_ADDR_tristimulus_8|    ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|tristimulus_8:u_ADDR_tristimulus_8                                                                   ; work         ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                            ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None ;
; PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component|altsyncram_7lf1:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port ; 256          ; 16           ; --           ; --           ; 4096 ; None ;
+-----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top|DATARAM_RAM_8_256:u_DATARAM_RAM_8_256 ; E:/the_all_project/fpga_project/cpu/prj/ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top|PROGRAM_RAM:u_PROGRAM_RAM             ; E:/the_all_project/fpga_project/cpu/prj/ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------+
; State Machine - |top|state_big    ;
+-----------------+-----------------+
; Name            ; state_big.START ;
+-----------------+-----------------+
; state_big.IDLE  ; 0               ;
; state_big.START ; 1               ;
+-----------------+-----------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; p_test:u_p_test|output_micro_op[16]   ; Stuck at GND due to stuck port data_in ;
; add                                   ; Stuck at GND due to stuck port data_in ;
; ALU:u_ALU|SF                          ; Merged with ALU:u_ALU|alu_b[7]         ;
; p_test:u_p_test|output_micro_op[5]    ; Stuck at GND due to stuck port data_in ;
; micro_addr[5]                         ; Stuck at GND due to stuck port data_in ;
; state_big~5                           ; Lost fanout                            ;
; state_big~6                           ; Lost fanout                            ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                              ;
+-------------------------------------+---------------------------+----------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------------------+---------------------------+----------------------------------------+
; p_test:u_p_test|output_micro_op[16] ; Stuck at GND              ; add                                    ;
;                                     ; due to stuck port data_in ;                                        ;
; p_test:u_p_test|output_micro_op[5]  ; Stuck at GND              ; micro_addr[5]                          ;
;                                     ; due to stuck port data_in ;                                        ;
+-------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 97    ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 97    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 48    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; p_test:u_p_test|output_micro_op[20]    ; 1       ;
; p_test:u_p_test|output_micro_op[0]     ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|PC_counter:u_PC_counter|ABUSI[3]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|p_test:u_p_test|output_micro_op[22]      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |top|p_test:u_p_test|output_micro_op[2]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|ALU:u_ALU|alu_b[4]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|state_big                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|the_mux_switch_1:u_the_mux_switch_1|Mux6 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|the_mux_switch_2:u_the_mux_switch_2|Mux1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component|altsyncram_7lf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; IDLE           ; 001   ; Unsigned Binary                            ;
; end_op         ; 1100  ; Unsigned Binary                            ;
; START          ; 010   ; Unsigned Binary                            ;
; P1             ; 100   ; Unsigned Binary                            ;
; P2             ; 010   ; Unsigned Binary                            ;
; P3             ; 001   ; Unsigned Binary                            ;
; move           ; 0010  ; Unsigned Binary                            ;
; cmp            ; 0100  ; Unsigned Binary                            ;
; INCC           ; 0101  ; Unsigned Binary                            ;
; DECC           ; 0110  ; Unsigned Binary                            ;
; JL             ; 0111  ; Unsigned Binary                            ;
; JNZ            ; 1000  ; Unsigned Binary                            ;
; out1           ; 1001  ; Unsigned Binary                            ;
; LAD            ; 1011  ; Unsigned Binary                            ;
; St             ; 1110  ; Unsigned Binary                            ;
; ot             ; 1111  ; Unsigned Binary                            ;
; the_end        ; 1100  ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p_test:u_p_test ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; P1             ; 100   ; Unsigned Binary                     ;
; P2             ; 010   ; Unsigned Binary                     ;
; P3             ; 001   ; Unsigned Binary                     ;
; move           ; 0010  ; Unsigned Binary                     ;
; cmp            ; 0100  ; Unsigned Binary                     ;
; INCC           ; 0101  ; Unsigned Binary                     ;
; DECC           ; 0110  ; Unsigned Binary                     ;
; JL             ; 0111  ; Unsigned Binary                     ;
; JNZ            ; 1000  ; Unsigned Binary                     ;
; out1           ; 1001  ; Unsigned Binary                     ;
; LAD            ; 1011  ; Unsigned Binary                     ;
; St             ; 1110  ; Unsigned Binary                     ;
; ot             ; 1111  ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_l6g1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_7lf1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                     ;
; Entity Instance                           ; DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p_test:u_p_test"                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; output_micro_op[8..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_micro_op[23]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tristimulus_1:u_PROGREM_RAM_out_CS_D_tristimulus_1"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Sep 03 18:41:47 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/micro_rom_wire.v
    Info (12023): Found entity 1: micro_Rom_wire
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/micro_rom_reg.v
    Info (12023): Found entity 1: micro_Rom_reg
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/progrem_sram_me.v
    Info (12023): Found entity 1: PROGREM_SRAM_me
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_test.v
    Info (12023): Found entity 1: tb_test
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/test2.v
    Info (12023): Found entity 1: test2
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/test_1.v
    Info (12023): Found entity 1: test_1
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/tristimulus_8.v
    Info (12023): Found entity 1: tristimulus_8
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/tristimulus_1.v
    Info (12023): Found entity 1: tristimulus_1
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_p_test.v
    Info (12023): Found entity 1: tb_p_test
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/p_test.v
    Info (12023): Found entity 1: p_test
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/tb_top.v
    Info (12023): Found entity 1: tb_top
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_ir_register.v
    Info (12023): Found entity 1: tb_IR_register
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_pro_sram.v
    Info (12023): Found entity 1: tb_PRO_SRAM
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_tristimulus.v
    Info (12023): Found entity 1: tb_tristimulus
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/ir_register.v
    Info (12023): Found entity 1: IR_register
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_data_sram.v
    Info (12023): Found entity 1: tb_DATA_SRAM
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/data_sram.v
    Info (12023): Found entity 1: DATA_SRAM
Warning (10238): Verilog Module Declaration warning at the_mux_switch_2.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "the_mux_switch_2"
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/the_mux_switch_2.v
    Info (12023): Found entity 1: the_mux_switch_2
Warning (10238): Verilog Module Declaration warning at the_mux_switch_1.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "the_mux_switch_1"
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/the_mux_switch_1.v
    Info (12023): Found entity 1: the_mux_switch_1
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/register_stack.v
    Info (12023): Found entity 1: register_stack
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/pc_counter.v
    Info (12023): Found entity 1: PC_counter
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/fenpin_notuse.v
    Info (12023): Found entity 1: fenpin_notuse
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/src/addr_reg.v
    Info (12023): Found entity 1: addr_reg
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_2.v
    Info (12023): Found entity 1: tb_the_mux_switch_2
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_1.v
    Info (12023): Found entity 1: tb_the_mux_switch_1
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_register_stack.v
    Info (12023): Found entity 1: tb_register_stack
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_pc_counter.v
    Info (12023): Found entity 1: tb_pc_counter
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_fenpin.v
    Info (12023): Found entity 1: tb_fenpin
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_counter.v
    Info (12023): Found entity 1: tb_counter
Info (12021): Found 1 design units, including 1 entities, in source file /the_all_project/fpga_project/cpu/user/sim/tb_alu.v
    Info (12023): Found entity 1: tb_ALU
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/program_ram_16_256/program_ram.v
    Info (12023): Found entity 1: PROGRAM_RAM
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/dataram_ram_8_256/dataram_ram_8_256.v
    Info (12023): Found entity 1: DATARAM_RAM_8_256
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(40): object "DATA_SRAM_CS_D" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.v(71): object "have_after_beat" assigned a value but never read
Info (12128): Elaborating entity "tristimulus_1" for hierarchy "tristimulus_1:u_PROGREM_RAM_out_CS_D_tristimulus_1"
Info (12128): Elaborating entity "p_test" for hierarchy "p_test:u_p_test"
Info (10264): Verilog HDL Case Statement information at p_test.v(58): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "micro_Rom_wire" for hierarchy "micro_Rom_wire:u_micro"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:u_ALU"
Info (12128): Elaborating entity "register_stack" for hierarchy "register_stack:u_register_stack"
Info (12128): Elaborating entity "the_mux_switch_1" for hierarchy "the_mux_switch_1:u_the_mux_switch_1"
Info (12128): Elaborating entity "the_mux_switch_2" for hierarchy "the_mux_switch_2:u_the_mux_switch_2"
Info (12128): Elaborating entity "addr_reg" for hierarchy "addr_reg:u_addr_reg"
Info (12128): Elaborating entity "DATARAM_RAM_8_256" for hierarchy "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l6g1.tdf
    Info (12023): Found entity 1: altsyncram_l6g1
Info (12128): Elaborating entity "altsyncram_l6g1" for hierarchy "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated"
Info (12128): Elaborating entity "PC_counter" for hierarchy "PC_counter:u_PC_counter"
Info (12128): Elaborating entity "PROGRAM_RAM" for hierarchy "PROGRAM_RAM:u_PROGRAM_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7lf1.tdf
    Info (12023): Found entity 1: altsyncram_7lf1
Info (12128): Elaborating entity "altsyncram_7lf1" for hierarchy "PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component|altsyncram_7lf1:auto_generated"
Info (12128): Elaborating entity "IR_register" for hierarchy "IR_register:u_IR_register"
Warning (10036): Verilog HDL or VHDL warning at IR_register.v(12): object "is_coming" assigned a value but never read
Info (12128): Elaborating entity "tristimulus_8" for hierarchy "tristimulus_8:u_ADDR_tristimulus_8"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "ABUSI[7]" into a selector
    Warning (13048): Converted tri-state node "ABUSI[6]" into a selector
    Warning (13048): Converted tri-state node "ABUSI[5]" into a selector
    Warning (13048): Converted tri-state node "ABUSI[4]" into a selector
    Warning (13048): Converted tri-state node "ABUSI[3]" into a selector
    Warning (13048): Converted tri-state node "ABUSI[2]" into a selector
    Warning (13048): Converted tri-state node "ABUSI[1]" into a selector
    Warning (13048): Converted tri-state node "ABUSI[0]" into a selector
    Warning (13048): Converted tri-state node "ABUSD[7]" into a selector
    Warning (13048): Converted tri-state node "ABUSD[6]" into a selector
    Warning (13048): Converted tri-state node "ABUSD[5]" into a selector
    Warning (13048): Converted tri-state node "ABUSD[4]" into a selector
    Warning (13048): Converted tri-state node "ABUSD[3]" into a selector
    Warning (13048): Converted tri-state node "ABUSD[2]" into a selector
    Warning (13048): Converted tri-state node "ABUSD[1]" into a selector
    Warning (13048): Converted tri-state node "ABUSD[0]" into a selector
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "tristimulus_8:u_ADDR_tristimulus_8|out[0]" to the node "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tristimulus_8:u_ADDR_tristimulus_8|out[1]" to the node "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated|q_a[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tristimulus_8:u_ADDR_tristimulus_8|out[2]" to the node "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated|q_a[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tristimulus_8:u_ADDR_tristimulus_8|out[3]" to the node "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated|q_a[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tristimulus_8:u_ADDR_tristimulus_8|out[4]" to the node "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated|q_a[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tristimulus_8:u_ADDR_tristimulus_8|out[5]" to the node "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated|q_a[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tristimulus_8:u_ADDR_tristimulus_8|out[6]" to the node "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated|q_a[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "tristimulus_8:u_ADDR_tristimulus_8|out[7]" to the node "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated|q_a[7]" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/the_all_project/fpga_project/cpu/prj/output_files/cpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PROGREM_SRAM_out_CS_D"
    Warning (15610): No output dependent on input pin "DATA_RAM_SRAM_out_CS_D"
Info (21057): Implemented 348 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 46 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 270 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4697 megabytes
    Info: Processing ended: Tue Sep 03 18:41:48 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/the_all_project/fpga_project/cpu/prj/output_files/cpu.map.smsg.


