// Seed: 3572766917
module module_0 (
    output wire id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    output wire id_4,
    output supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8,
    input wire id_9,
    input tri1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    input tri id_13,
    input tri0 id_14
    , id_17,
    output supply0 id_15
);
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output wand id_2,
    output logic id_3,
    output wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri0 id_7
);
  initial id_3 = #1 1;
  module_0(
      id_2, id_5, id_5, id_1, id_0, id_4, id_5, id_6, id_7, id_5, id_6, id_5, id_5, id_6, id_1, id_2
  );
endmodule
