TimeQuest Timing Analyzer report for cpu_prj
Tue Nov 07 10:45:29 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Hold: 'clk'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Report
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'clk'
 41. Fast 1200mV 0C Model Hold: 'clk'
 42. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1200mV 0C Model Metastability Report
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; cpu_prj                                                            ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  50.0%      ;
;     Processors 4-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; cpu_prj.sdc   ; OK     ; Tue Nov 07 10:45:26 2023 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 16.000 ; 62.5 MHz  ; 0.000 ; 8.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 34.45 MHz ; 34.45 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -13.024 ; -11693.674        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 7.657 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                   ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.024 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.250      ; 29.322     ;
; -12.995 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.238      ; 29.281     ;
; -12.983 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.249      ; 29.280     ;
; -12.981 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.251      ; 29.280     ;
; -12.964 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.250      ; 29.262     ;
; -12.949 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.244      ; 29.241     ;
; -12.938 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 29.229     ;
; -12.888 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.260      ; 29.196     ;
; -12.861 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.257      ; 29.166     ;
; -12.859 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.248      ; 29.155     ;
; -12.858 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.257      ; 29.163     ;
; -12.847 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.259      ; 29.154     ;
; -12.845 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.261      ; 29.154     ;
; -12.839 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.239      ; 29.126     ;
; -12.832 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.245      ; 29.125     ;
; -12.829 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.245      ; 29.122     ;
; -12.828 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.260      ; 29.136     ;
; -12.820 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.256      ; 29.124     ;
; -12.818 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.258      ; 29.124     ;
; -12.817 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.256      ; 29.121     ;
; -12.815 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.258      ; 29.121     ;
; -12.813 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.254      ; 29.115     ;
; -12.810 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.227      ; 29.085     ;
; -12.802 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.253      ; 29.103     ;
; -12.801 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.257      ; 29.106     ;
; -12.798 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.238      ; 29.084     ;
; -12.798 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.257      ; 29.103     ;
; -12.796 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.240      ; 29.084     ;
; -12.786 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.251      ; 29.085     ;
; -12.783 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.251      ; 29.082     ;
; -12.780 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.251      ; 29.079     ;
; -12.779 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.239      ; 29.066     ;
; -12.775 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.250      ; 29.073     ;
; -12.773 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.236      ; 29.057     ;
; -12.772 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.250      ; 29.070     ;
; -12.766 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.233      ; 29.047     ;
; -12.766 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.257      ; 29.071     ;
; -12.764 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.233      ; 29.045     ;
; -12.753 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 29.033     ;
; -12.742 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.253      ; 29.043     ;
; -12.737 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.221      ; 29.006     ;
; -12.737 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.245      ; 29.030     ;
; -12.725 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 29.005     ;
; -12.725 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.256      ; 29.029     ;
; -12.723 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.234      ; 29.005     ;
; -12.723 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.258      ; 29.029     ;
; -12.713 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.241      ; 29.002     ;
; -12.706 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.233      ; 28.987     ;
; -12.706 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.257      ; 29.011     ;
; -12.704 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.244      ; 28.996     ;
; -12.701 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.252      ; 29.001     ;
; -12.699 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.254      ; 29.001     ;
; -12.691 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.227      ; 28.966     ;
; -12.691 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.251      ; 28.990     ;
; -12.682 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.253      ; 28.983     ;
; -12.680 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.226      ; 28.954     ;
; -12.680 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.250      ; 28.978     ;
; -12.667 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.247      ; 28.962     ;
; -12.656 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.246      ; 28.950     ;
; -12.644 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.261      ; 28.953     ;
; -12.643 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.233      ; 28.924     ;
; -12.637 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.246      ; 28.931     ;
; -12.615 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.236      ; 28.899     ;
; -12.605 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.270      ; 28.923     ;
; -12.602 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.231      ; 28.881     ;
; -12.602 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.270      ; 28.920     ;
; -12.598 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 28.901     ;
; -12.595 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.244      ; 28.887     ;
; -12.595 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.240      ; 28.883     ;
; -12.595 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 28.898     ;
; -12.588 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.225      ; 28.861     ;
; -12.575 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.248      ; 28.871     ;
; -12.568 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.254      ; 28.870     ;
; -12.558 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.245      ; 28.851     ;
; -12.546 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.236      ; 28.830     ;
; -12.543 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.249      ; 28.840     ;
; -12.541 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.231      ; 28.820     ;
; -12.541 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.251      ; 28.840     ;
; -12.538 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.251      ; 28.837     ;
; -12.536 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.231      ; 28.815     ;
; -12.534 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.247      ; 28.829     ;
; -12.532 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.249      ; 28.829     ;
; -12.525 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 28.805     ;
; -12.524 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.249      ; 28.821     ;
; -12.519 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.233      ; 28.800     ;
; -12.519 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.233      ; 28.800     ;
; -12.515 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 28.811     ;
; -12.510 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.246      ; 28.804     ;
; -12.510 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.270      ; 28.828     ;
; -12.508 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.231      ; 28.787     ;
; -12.507 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 28.798     ;
; -12.503 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.231      ; 28.782     ;
; -12.503 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 28.806     ;
; -12.500 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.242      ; 28.790     ;
; -12.498 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.254      ; 28.800     ;
; -12.491 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.239      ; 28.778     ;
; -12.490 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.221      ; 28.759     ;
; -12.489 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.241      ; 28.778     ;
; -12.481 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.233      ; 28.762     ;
; -12.479 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.246      ; 28.773     ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; uart_debug:u_uart_debug|byte_cnt[0]                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; uart_debug:u_uart_debug|byte_cnt[1]                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|byte_cnt[2]                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|rx_bit_cnt[1]                                           ; uart:u_uart|rx_bit_cnt[1]                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|rx_bit_cnt[2]                                           ; uart:u_uart|rx_bit_cnt[2]                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|rx_bit_cnt[3]                                           ; uart:u_uart|rx_bit_cnt[3]                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_rx_state.BEGIN                                     ; uart:u_uart|uart_rx_state.BEGIN                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|uart_rx_state.RX_BYTE                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_rx_state.END                                       ; uart:u_uart|uart_rx_state.END                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_rx_state.IDLE                                      ; uart:u_uart|uart_rx_state.IDLE                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_ctrl[0]                                            ; uart:u_uart|uart_ctrl[0]                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_ctrl[1]                                            ; uart:u_uart|uart_ctrl[1]                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o             ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; uart_debug:u_uart_debug|bit_cnt[1]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; uart_debug:u_uart_debug|bit_cnt[3]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; uart_debug:u_uart_debug|uart_state.BEGIN                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.END                              ; uart_debug:u_uart_debug|uart_state.END                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer:u_timer|timer_ctrl[2]                                         ; timer:u_timer|timer_ctrl[2]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer:u_timer|timer_ctrl[0]                                         ; timer:u_timer|timer_ctrl[0]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_tx_state.BEGIN                                     ; uart:u_uart|uart_tx_state.BEGIN                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_tx_state.TX_BYTE                                   ; uart:u_uart|uart_tx_state.TX_BYTE                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_tx_state.END                                       ; uart:u_uart|uart_tx_state.END                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                      ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                       ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|clint:u_clint|cause[2]                                ; RISCV:u_RISCV|clint:u_clint|cause[2]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|tx_data_rd                                              ; uart:u_uart|tx_data_rd                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.IDLE                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; uart:u_uart|rx_bit_cnt[0]                                           ; uart:u_uart|rx_bit_cnt[0]                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]               ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; uart_debug:u_uart_debug|bit_cnt[0]                                  ; uart_debug:u_uart_debug|bit_cnt[0]                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.493 ; uart:u_uart|rx_bit_cnt[1]                                           ; uart:u_uart|rx_bit_cnt[2]                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.787      ;
; 0.499 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.793      ;
; 0.501 ; uart_debug:u_uart_debug|uart_state.IDLE                             ; uart_debug:u_uart_debug|uart_state.BEGIN                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[22]                        ; RISCV:u_RISCV|clint:u_clint|ins_addr[22]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.BEGIN                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.509 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]                ; uart:u_uart|uart_rx_delay                                       ; clk          ; clk         ; 0.000        ; 0.098      ; 0.819      ;
; 0.509 ; uart_debug:u_uart_debug|data_rd_flag                                ; uart_debug:u_uart_debug|mem_wr_en_o                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.803      ;
; 0.516 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|data_rd_flag                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.810      ;
; 0.516 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; uart_debug:u_uart_debug|byte_cnt[1]                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.810      ;
; 0.526 ; uart:u_uart|uart_rx_data_buf_temp[3]                                ; uart:u_uart|uart_rx_data_buf_temp[2]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; uart:u_uart|uart_rx_data_buf_temp[7]                                ; uart:u_uart|uart_rx_data_buf_temp[6]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; uart:u_uart|uart_rx_data_buf_temp[4]                                ; uart:u_uart|uart_rx_data_buf_temp[3]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[27]               ; RISCV:u_RISCV|clint:u_clint|int_addr_o[27]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; uart:u_uart|uart_rx_data_buf_temp[6]                                ; uart:u_uart|uart_rx_data_buf_temp[5]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[18]               ; RISCV:u_RISCV|clint:u_clint|int_addr_o[18]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.820      ;
; 0.534 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[17]     ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[17]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.827      ;
; 0.558 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[29] ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[29]      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.851      ;
; 0.641 ; uart_debug:u_uart_debug|wr_data_reg[4]                              ; uart_debug:u_uart_debug|mem_wr_data_o[4]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; uart_debug:u_uart_debug|wr_data_reg[5]                              ; uart_debug:u_uart_debug|mem_wr_data_o[5]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.935      ;
; 0.644 ; uart_debug:u_uart_debug|wr_data_reg[6]                              ; uart_debug:u_uart_debug|mem_wr_data_o[6]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; uart_debug:u_uart_debug|wr_data_reg[0]                              ; uart_debug:u_uart_debug|mem_wr_data_o[0]                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.938      ;
; 0.644 ; uart_debug:u_uart_debug|wr_data_reg[7]                              ; uart_debug:u_uart_debug|mem_wr_data_o[7]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.937      ;
; 0.646 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[19]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[19]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.940      ;
; 0.647 ; uart_debug:u_uart_debug|wr_data_reg[1]                              ; uart_debug:u_uart_debug|mem_wr_data_o[1]                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.941      ;
; 0.647 ; uart_debug:u_uart_debug|wr_data_reg[2]                              ; uart_debug:u_uart_debug|mem_wr_data_o[2]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.940      ;
; 0.671 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[16]     ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[16] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.963      ;
; 0.674 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MCAUSE                    ; RISCV:u_RISCV|clint:u_clint|int_addr_o[12]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.967      ;
; 0.675 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MCAUSE                    ; RISCV:u_RISCV|clint:u_clint|int_addr_o[26]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.968      ;
; 0.690 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[31]                 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[31]             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.982      ;
; 0.700 ; uart:u_uart|uart_rx_data_buf_temp[0]                                ; uart:u_uart|uart_rx_data_buf[0]                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[3]                         ; RISCV:u_RISCV|clint:u_clint|ins_addr[3]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.993      ;
; 0.704 ; RISCV:u_RISCV|clint:u_clint|ins_addr[9]                             ; RISCV:u_RISCV|clint:u_clint|wr_data_o[9]                        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.995      ;
; 0.705 ; uart:u_uart|uart_rx_data_buf_temp[1]                                ; uart:u_uart|uart_rx_data_buf[1]                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.998      ;
; 0.706 ; uart:u_uart|uart_rx_data_buf_temp[5]                                ; uart:u_uart|uart_rx_data_buf_temp[4]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.999      ;
; 0.707 ; uart:u_uart|uart_rx_data_buf_temp[1]                                ; uart:u_uart|uart_rx_data_buf_temp[0]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; uart:u_uart|uart_rx_data_buf_temp[5]                                ; uart:u_uart|uart_rx_data_buf[5]                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.000      ;
; 0.715 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[6]      ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[6]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.008      ;
; 0.716 ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                       ; clk          ; clk         ; 0.000        ; 0.102      ; 1.030      ;
; 0.716 ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                       ; clk          ; clk         ; 0.000        ; 0.102      ; 1.030      ;
; 0.717 ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                       ; clk          ; clk         ; 0.000        ; 0.102      ; 1.031      ;
; 0.719 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[9]      ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[9]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.012      ;
; 0.722 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[45]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[46]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[50]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[51]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[34]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[35]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.016      ;
; 0.722 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[61]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[62]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.016      ;
; 0.723 ; uart_debug:u_uart_debug|byte_data[0]                                ; uart_debug:u_uart_debug|wr_data_reg[24]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.016      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[16]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[17]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.016      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[43]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[44]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[52]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[53]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[39]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[40]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[20]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[21]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.016      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[25]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[26]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[8]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|rx_bit_cnt[1]                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.018      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[6]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[11]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[12]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.018      ;
; 0.725 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[4]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[5]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.018      ;
; 0.726 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[28]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[29]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.019      ;
; 0.728 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[13]     ; RISCV:u_RISCV|clint:u_clint|ins_addr[13]                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.020      ;
; 0.735 ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; uart_debug:u_uart_debug|mem_wr_addr_o[19]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[19]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.737 ; uart_debug:u_uart_debug|mem_wr_addr_o[20]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[20]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; uart_debug:u_uart_debug|mem_wr_addr_o[21]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[21]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 7.657 ; 7.892        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.657 ; 7.892        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a24~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_we_reg       ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 4.532 ; 4.443 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 3.231 ; 3.292 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 2.048 ; 2.245 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.643  ; 0.530  ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 0.602  ; 0.372  ; Rise       ; clk             ;
; uart_rx        ; clk        ; -1.579 ; -1.758 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 9.214 ; 9.375 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.576 ; 8.606 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 9.214 ; 9.375 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.738 ; 8.899 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 9.020 ; 9.281 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 9.235 ; 9.404 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 8.271 ; 8.302 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.271 ; 8.302 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.884 ; 9.040 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.426 ; 8.582 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 8.697 ; 8.949 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 8.903 ; 9.068 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary              ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 37.5 MHz ; 37.5 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -10.665 ; -8973.329        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 7.665 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.665 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.208      ; 26.912     ;
; -10.659 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.221      ; 26.919     ;
; -10.653 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.214      ; 26.906     ;
; -10.640 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.215      ; 26.894     ;
; -10.629 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.217      ; 26.885     ;
; -10.623 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.221      ; 26.883     ;
; -10.623 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.230      ; 26.892     ;
; -10.621 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.221      ; 26.881     ;
; -10.617 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.223      ; 26.879     ;
; -10.604 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.224      ; 26.867     ;
; -10.602 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.220      ; 26.861     ;
; -10.599 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.215      ; 26.853     ;
; -10.593 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.228      ; 26.860     ;
; -10.587 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.230      ; 26.856     ;
; -10.587 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.221      ; 26.847     ;
; -10.585 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.230      ; 26.854     ;
; -10.574 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.222      ; 26.835     ;
; -10.566 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.229      ; 26.834     ;
; -10.557 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 26.824     ;
; -10.555 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 26.822     ;
; -10.544 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.200      ; 26.783     ;
; -10.538 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.213      ; 26.790     ;
; -10.536 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 26.802     ;
; -10.532 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.206      ; 26.777     ;
; -10.527 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.215      ; 26.781     ;
; -10.521 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.228      ; 26.788     ;
; -10.520 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.215      ; 26.774     ;
; -10.519 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.207      ; 26.765     ;
; -10.515 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.221      ; 26.775     ;
; -10.514 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.228      ; 26.781     ;
; -10.508 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.221      ; 26.768     ;
; -10.502 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.213      ; 26.754     ;
; -10.502 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.222      ; 26.763     ;
; -10.500 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.213      ; 26.752     ;
; -10.495 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.222      ; 26.756     ;
; -10.485 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 26.752     ;
; -10.483 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 26.750     ;
; -10.481 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.212      ; 26.732     ;
; -10.478 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 26.745     ;
; -10.476 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 26.743     ;
; -10.475 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.207      ; 26.721     ;
; -10.469 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.220      ; 26.728     ;
; -10.464 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 26.730     ;
; -10.463 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.213      ; 26.715     ;
; -10.457 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 26.723     ;
; -10.450 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.214      ; 26.703     ;
; -10.446 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.221      ; 26.706     ;
; -10.433 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.220      ; 26.692     ;
; -10.431 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.220      ; 26.690     ;
; -10.424 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.194      ; 26.657     ;
; -10.421 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.207      ; 26.667     ;
; -10.419 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.211      ; 26.669     ;
; -10.418 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.216      ; 26.673     ;
; -10.418 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.207      ; 26.664     ;
; -10.413 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.224      ; 26.676     ;
; -10.412 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.219      ; 26.670     ;
; -10.412 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.200      ; 26.651     ;
; -10.410 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.230      ; 26.679     ;
; -10.407 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.217      ; 26.663     ;
; -10.399 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.201      ; 26.639     ;
; -10.394 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.218      ; 26.651     ;
; -10.385 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.216      ; 26.640     ;
; -10.382 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 26.646     ;
; -10.382 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.207      ; 26.628     ;
; -10.380 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.207      ; 26.626     ;
; -10.377 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.224      ; 26.640     ;
; -10.375 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.224      ; 26.638     ;
; -10.370 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.238      ; 26.647     ;
; -10.361 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.206      ; 26.606     ;
; -10.356 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.223      ; 26.618     ;
; -10.352 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.223      ; 26.614     ;
; -10.345 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.224      ; 26.608     ;
; -10.325 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.213      ; 26.577     ;
; -10.300 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.199      ; 26.538     ;
; -10.298 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.238      ; 26.575     ;
; -10.297 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.208      ; 26.544     ;
; -10.291 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.238      ; 26.568     ;
; -10.288 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.205      ; 26.532     ;
; -10.286 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.217      ; 26.542     ;
; -10.285 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.204      ; 26.528     ;
; -10.282 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.218      ; 26.539     ;
; -10.280 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.223      ; 26.542     ;
; -10.276 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.211      ; 26.526     ;
; -10.273 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.223      ; 26.535     ;
; -10.273 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.224      ; 26.536     ;
; -10.267 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.218      ; 26.524     ;
; -10.266 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.224      ; 26.529     ;
; -10.263 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.212      ; 26.514     ;
; -10.260 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.206      ; 26.505     ;
; -10.256 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.220      ; 26.515     ;
; -10.255 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.205      ; 26.499     ;
; -10.253 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.218      ; 26.510     ;
; -10.250 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.226      ; 26.515     ;
; -10.249 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.213      ; 26.501     ;
; -10.246 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.218      ; 26.503     ;
; -10.245 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.217      ; 26.501     ;
; -10.244 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.218      ; 26.501     ;
; -10.231 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.206      ; 26.476     ;
; -10.231 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 26.497     ;
; -10.228 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.215      ; 26.482     ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; uart:u_uart|rx_bit_cnt[1]                                           ; uart:u_uart|rx_bit_cnt[1]                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:u_uart|rx_bit_cnt[2]                                           ; uart:u_uart|rx_bit_cnt[2]                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:u_uart|rx_bit_cnt[3]                                           ; uart:u_uart|rx_bit_cnt[3]                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:u_uart|uart_rx_state.BEGIN                                     ; uart:u_uart|uart_rx_state.BEGIN                                 ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|uart_rx_state.RX_BYTE                               ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:u_uart|uart_rx_state.END                                       ; uart:u_uart|uart_rx_state.END                                   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:u_uart|uart_rx_state.IDLE                                      ; uart:u_uart|uart_rx_state.IDLE                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o             ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; uart_debug:u_uart_debug|bit_cnt[1]                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; uart_debug:u_uart_debug|bit_cnt[3]                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; uart_debug:u_uart_debug|uart_state.BEGIN                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.END                              ; uart_debug:u_uart_debug|uart_state.END                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; uart_debug:u_uart_debug|byte_cnt[0]                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; uart_debug:u_uart_debug|byte_cnt[1]                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|byte_cnt[2]                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_ctrl[0]                                            ; uart:u_uart|uart_ctrl[0]                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_ctrl[1]                                            ; uart:u_uart|uart_ctrl[1]                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                      ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|clint:u_clint|cause[2]                                ; RISCV:u_RISCV|clint:u_clint|cause[2]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; timer:u_timer|timer_ctrl[2]                                         ; timer:u_timer|timer_ctrl[2]                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; timer:u_timer|timer_ctrl[0]                                         ; timer:u_timer|timer_ctrl[0]                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|uart_tx_state.BEGIN                                     ; uart:u_uart|uart_tx_state.BEGIN                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|uart_tx_state.TX_BYTE                                   ; uart:u_uart|uart_tx_state.TX_BYTE                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|uart_tx_state.END                                       ; uart:u_uart|uart_tx_state.END                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                       ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|tx_data_rd                                              ; uart:u_uart|tx_data_rd                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.IDLE                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; uart:u_uart|rx_bit_cnt[0]                                           ; uart:u_uart|rx_bit_cnt[0]                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; uart_debug:u_uart_debug|bit_cnt[0]                                  ; uart_debug:u_uart_debug|bit_cnt[0]                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]               ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.457 ; uart:u_uart|rx_bit_cnt[1]                                           ; uart:u_uart|rx_bit_cnt[2]                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.726      ;
; 0.462 ; uart_debug:u_uart_debug|uart_state.IDLE                             ; uart_debug:u_uart_debug|uart_state.BEGIN                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.730      ;
; 0.466 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.BEGIN                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.733      ;
; 0.468 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.736      ;
; 0.470 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[22]                        ; RISCV:u_RISCV|clint:u_clint|ins_addr[22]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.474 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]                ; uart:u_uart|uart_rx_delay                                       ; clk          ; clk         ; 0.000        ; 0.090      ; 0.759      ;
; 0.477 ; uart_debug:u_uart_debug|data_rd_flag                                ; uart_debug:u_uart_debug|mem_wr_en_o                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.745      ;
; 0.480 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; uart_debug:u_uart_debug|byte_cnt[1]                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.748      ;
; 0.483 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|data_rd_flag                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.751      ;
; 0.491 ; uart:u_uart|uart_rx_data_buf_temp[4]                                ; uart:u_uart|uart_rx_data_buf_temp[3]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; uart:u_uart|uart_rx_data_buf_temp[3]                                ; uart:u_uart|uart_rx_data_buf_temp[2]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; uart:u_uart|uart_rx_data_buf_temp[7]                                ; uart:u_uart|uart_rx_data_buf_temp[6]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; uart:u_uart|uart_rx_data_buf_temp[6]                                ; uart:u_uart|uart_rx_data_buf_temp[5]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[27]               ; RISCV:u_RISCV|clint:u_clint|int_addr_o[27]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[18]               ; RISCV:u_RISCV|clint:u_clint|int_addr_o[18]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.760      ;
; 0.501 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[17]     ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[17]                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.768      ;
; 0.522 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[29] ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[29]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.790      ;
; 0.598 ; uart_debug:u_uart_debug|wr_data_reg[4]                              ; uart_debug:u_uart_debug|mem_wr_data_o[4]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; uart_debug:u_uart_debug|wr_data_reg[6]                              ; uart_debug:u_uart_debug|mem_wr_data_o[6]                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; uart_debug:u_uart_debug|wr_data_reg[5]                              ; uart_debug:u_uart_debug|mem_wr_data_o[5]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; uart_debug:u_uart_debug|wr_data_reg[0]                              ; uart_debug:u_uart_debug|mem_wr_data_o[0]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; uart_debug:u_uart_debug|wr_data_reg[7]                              ; uart_debug:u_uart_debug|mem_wr_data_o[7]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.869      ;
; 0.602 ; uart_debug:u_uart_debug|wr_data_reg[2]                              ; uart_debug:u_uart_debug|mem_wr_data_o[2]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.870      ;
; 0.603 ; uart_debug:u_uart_debug|wr_data_reg[1]                              ; uart_debug:u_uart_debug|mem_wr_data_o[1]                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.871      ;
; 0.604 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[19]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[19]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.872      ;
; 0.622 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[16]     ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[16] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.889      ;
; 0.623 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[3]                         ; RISCV:u_RISCV|clint:u_clint|ins_addr[3]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.890      ;
; 0.625 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[31]                 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[31]             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.892      ;
; 0.628 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MCAUSE                    ; RISCV:u_RISCV|clint:u_clint|int_addr_o[26]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.895      ;
; 0.628 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MCAUSE                    ; RISCV:u_RISCV|clint:u_clint|int_addr_o[12]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.895      ;
; 0.630 ; RISCV:u_RISCV|clint:u_clint|ins_addr[9]                             ; RISCV:u_RISCV|clint:u_clint|wr_data_o[9]                        ; clk          ; clk         ; 0.000        ; 0.069      ; 0.894      ;
; 0.631 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[6]      ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[6]                     ; clk          ; clk         ; 0.000        ; 0.075      ; 0.901      ;
; 0.635 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[9]      ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[9]                     ; clk          ; clk         ; 0.000        ; 0.075      ; 0.905      ;
; 0.643 ; uart_debug:u_uart_debug|byte_data[0]                                ; uart_debug:u_uart_debug|wr_data_reg[24]                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.911      ;
; 0.647 ; uart:u_uart|uart_rx_data_buf_temp[0]                                ; uart:u_uart|uart_rx_data_buf[0]                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.915      ;
; 0.652 ; uart:u_uart|uart_rx_data_buf_temp[1]                                ; uart:u_uart|uart_rx_data_buf[1]                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.920      ;
; 0.653 ; uart:u_uart|uart_rx_data_buf_temp[5]                                ; uart:u_uart|uart_rx_data_buf_temp[4]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[10]     ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[10]                    ; clk          ; clk         ; 0.000        ; 0.075      ; 0.923      ;
; 0.654 ; uart:u_uart|uart_rx_data_buf_temp[1]                                ; uart:u_uart|uart_rx_data_buf_temp[0]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; uart:u_uart|uart_rx_data_buf_temp[5]                                ; uart:u_uart|uart_rx_data_buf[5]                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|rx_bit_cnt[1]                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.923      ;
; 0.659 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|uart_rx_state.END                                   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.928      ;
; 0.664 ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                       ; clk          ; clk         ; 0.000        ; 0.093      ; 0.952      ;
; 0.665 ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                       ; clk          ; clk         ; 0.000        ; 0.093      ; 0.953      ;
; 0.665 ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                       ; clk          ; clk         ; 0.000        ; 0.093      ; 0.953      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[43]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[44]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[45]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[46]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[50]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[51]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[52]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[53]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[34]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[35]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[20]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[21]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.665 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[61]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[62]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[16]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[17]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[39]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[40]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.935      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.935      ;
; 0.667 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[11]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[12]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[25]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[26]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[6]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[8]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.934      ;
; 0.669 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[4]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[5]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.936      ;
; 0.669 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[28]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[29]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.937      ;
; 0.671 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[13]     ; RISCV:u_RISCV|clint:u_clint|ins_addr[13]                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.938      ;
; 0.684 ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; uart_debug:u_uart_debug|mem_wr_addr_o[7]                            ; uart_debug:u_uart_debug|mem_wr_addr_o[7]                        ; clk          ; clk         ; 0.000        ; 0.093      ; 0.973      ;
; 0.685 ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 7.665 ; 7.895        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.665 ; 7.895        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a24~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 4.285 ; 4.129 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 2.996 ; 3.169 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 1.789 ; 1.848 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.582  ; 0.422  ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 0.545  ; 0.235  ; Rise       ; clk             ;
; uart_rx        ; clk        ; -1.370 ; -1.418 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 8.282 ; 8.707 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 7.741 ; 7.932 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.282 ; 8.707 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.879 ; 8.208 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 8.121 ; 8.601 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 8.310 ; 8.724 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 7.447 ; 7.632 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 7.447 ; 7.632 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 7.965 ; 8.376 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.578 ; 7.896 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.811 ; 8.273 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.994 ; 8.392 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 2.956 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 7.370 ; 0.000                            ;
+-------+-------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.956 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.109      ; 13.162     ;
; 2.964 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.110      ; 13.155     ;
; 2.977 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.112      ; 13.144     ;
; 3.027 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.118      ; 13.100     ;
; 3.031 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.112      ; 13.090     ;
; 3.035 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.117      ; 13.091     ;
; 3.035 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.101      ; 13.075     ;
; 3.039 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.113      ; 13.083     ;
; 3.043 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.102      ; 13.068     ;
; 3.051 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 13.074     ;
; 3.052 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 13.072     ;
; 3.053 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.118      ; 13.074     ;
; 3.056 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.104      ; 13.057     ;
; 3.064 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.113      ; 13.058     ;
; 3.072 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.114      ; 13.051     ;
; 3.085 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 13.040     ;
; 3.102 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.121      ; 13.028     ;
; 3.106 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.110      ; 13.013     ;
; 3.110 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 13.019     ;
; 3.114 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 13.004     ;
; 3.114 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.101      ; 12.996     ;
; 3.119 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.113      ; 13.003     ;
; 3.122 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.102      ; 12.989     ;
; 3.122 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.113      ; 13.000     ;
; 3.126 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.119      ; 13.002     ;
; 3.127 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.114      ; 12.996     ;
; 3.128 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.121      ; 13.002     ;
; 3.130 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.108      ; 12.987     ;
; 3.130 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.114      ; 12.993     ;
; 3.132 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.110      ; 12.987     ;
; 3.135 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 12.996     ;
; 3.135 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.104      ; 12.978     ;
; 3.137 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.113      ; 12.985     ;
; 3.140 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 12.985     ;
; 3.141 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.108      ; 12.976     ;
; 3.143 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.121      ; 12.987     ;
; 3.143 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 12.982     ;
; 3.146 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.114      ; 12.977     ;
; 3.152 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.113      ; 12.970     ;
; 3.159 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 12.970     ;
; 3.160 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.105      ; 12.954     ;
; 3.161 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.122      ; 12.970     ;
; 3.162 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.113      ; 12.960     ;
; 3.167 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.114      ; 12.956     ;
; 3.169 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.108      ; 12.948     ;
; 3.170 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.114      ; 12.953     ;
; 3.183 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.114      ; 12.940     ;
; 3.183 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 12.942     ;
; 3.185 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.110      ; 12.934     ;
; 3.190 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 12.941     ;
; 3.191 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.107      ; 12.925     ;
; 3.192 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.113      ; 12.930     ;
; 3.193 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 12.925     ;
; 3.193 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 12.938     ;
; 3.198 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.121      ; 12.932     ;
; 3.199 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.108      ; 12.918     ;
; 3.201 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.121      ; 12.929     ;
; 3.209 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.108      ; 12.908     ;
; 3.211 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.110      ; 12.908     ;
; 3.212 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.110      ; 12.907     ;
; 3.212 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 12.913     ;
; 3.214 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 12.915     ;
; 3.216 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.111      ; 12.904     ;
; 3.216 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.122      ; 12.915     ;
; 3.216 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.105      ; 12.898     ;
; 3.217 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 12.912     ;
; 3.219 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.122      ; 12.912     ;
; 3.220 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.100      ; 12.889     ;
; 3.221 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.117      ; 12.905     ;
; 3.224 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.101      ; 12.886     ;
; 3.225 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.107      ; 12.891     ;
; 3.225 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.106      ; 12.890     ;
; 3.226 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.103      ; 12.886     ;
; 3.227 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 12.898     ;
; 3.229 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.107      ; 12.887     ;
; 3.231 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.105      ; 12.883     ;
; 3.232 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.102      ; 12.879     ;
; 3.233 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.107      ; 12.883     ;
; 3.233 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 12.898     ;
; 3.235 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.108      ; 12.882     ;
; 3.237 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.104      ; 12.876     ;
; 3.239 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.097      ; 12.867     ;
; 3.241 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.121      ; 12.889     ;
; 3.242 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.117      ; 12.884     ;
; 3.244 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.111      ; 12.876     ;
; 3.245 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.117      ; 12.881     ;
; 3.245 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.104      ; 12.868     ;
; 3.246 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.106      ; 12.869     ;
; 3.248 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.100      ; 12.861     ;
; 3.257 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 12.872     ;
; 3.257 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 12.872     ;
; 3.258 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.117      ; 12.868     ;
; 3.259 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.122      ; 12.872     ;
; 3.260 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.117      ; 12.866     ;
; 3.262 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.116      ; 12.863     ;
; 3.262 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.106      ; 12.853     ;
; 3.262 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.126      ; 12.873     ;
; 3.264 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.105      ; 12.850     ;
; 3.267 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 12.858     ;
; 3.270 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 12.854     ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; uart_debug:u_uart_debug|bit_cnt[1]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; uart_debug:u_uart_debug|bit_cnt[3]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; uart_debug:u_uart_debug|uart_state.BEGIN                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|uart_state.END                              ; uart_debug:u_uart_debug|uart_state.END                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; uart_debug:u_uart_debug|byte_cnt[0]                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; uart_debug:u_uart_debug|byte_cnt[1]                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|byte_cnt[2]                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|rx_bit_cnt[1]                                           ; uart:u_uart|rx_bit_cnt[1]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|rx_bit_cnt[2]                                           ; uart:u_uart|rx_bit_cnt[2]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|rx_bit_cnt[3]                                           ; uart:u_uart|rx_bit_cnt[3]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_state.BEGIN                                     ; uart:u_uart|uart_rx_state.BEGIN                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|uart_rx_state.RX_BYTE                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_state.END                                       ; uart:u_uart|uart_rx_state.END                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_state.IDLE                                      ; uart:u_uart|uart_rx_state.IDLE                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_ctrl[0]                                            ; uart:u_uart|uart_ctrl[0]                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_ctrl[1]                                            ; uart:u_uart|uart_ctrl[1]                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_tx_state.BEGIN                                     ; uart:u_uart|uart_tx_state.BEGIN                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_tx_state.TX_BYTE                                   ; uart:u_uart|uart_tx_state.TX_BYTE                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_tx_state.END                                       ; uart:u_uart|uart_tx_state.END                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o             ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|tx_data_rd                                              ; uart:u_uart|tx_data_rd                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.IDLE                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; timer:u_timer|timer_ctrl[2]                                         ; timer:u_timer|timer_ctrl[2]                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer:u_timer|timer_ctrl[0]                                         ; timer:u_timer|timer_ctrl[0]                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                      ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                       ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|clint:u_clint|cause[2]                                ; RISCV:u_RISCV|clint:u_clint|cause[2]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; uart_debug:u_uart_debug|bit_cnt[0]                                  ; uart_debug:u_uart_debug|bit_cnt[0]                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart:u_uart|rx_bit_cnt[0]                                           ; uart:u_uart|rx_bit_cnt[0]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]               ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]                ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[22]                        ; RISCV:u_RISCV|clint:u_clint|ins_addr[22]                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]                ; uart:u_uart|uart_rx_delay                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.325      ;
; 0.198 ; uart_debug:u_uart_debug|data_rd_flag                                ; uart_debug:u_uart_debug|mem_wr_en_o                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.200 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|data_rd_flag                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; uart:u_uart|rx_bit_cnt[1]                                           ; uart:u_uart|rx_bit_cnt[2]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.204 ; uart:u_uart|uart_rx_data_buf_temp[4]                                ; uart:u_uart|uart_rx_data_buf_temp[3]                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; uart:u_uart|uart_rx_data_buf_temp[3]                                ; uart:u_uart|uart_rx_data_buf_temp[2]                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; uart_debug:u_uart_debug|uart_state.IDLE                             ; uart_debug:u_uart_debug|uart_state.BEGIN                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; uart:u_uart|uart_rx_data_buf_temp[6]                                ; uart:u_uart|uart_rx_data_buf_temp[5]                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[27]               ; RISCV:u_RISCV|clint:u_clint|int_addr_o[27]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; uart:u_uart|uart_rx_data_buf_temp[7]                                ; uart:u_uart|uart_rx_data_buf_temp[6]                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[18]               ; RISCV:u_RISCV|clint:u_clint|int_addr_o[18]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[17]     ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[17]                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.BEGIN                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.211 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; uart_debug:u_uart_debug|byte_cnt[1]                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.332      ;
; 0.222 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[29] ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[29]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.342      ;
; 0.252 ; uart_debug:u_uart_debug|wr_data_reg[6]                              ; uart_debug:u_uart_debug|mem_wr_data_o[6]                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; uart_debug:u_uart_debug|wr_data_reg[4]                              ; uart_debug:u_uart_debug|mem_wr_data_o[4]                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; uart_debug:u_uart_debug|wr_data_reg[0]                              ; uart_debug:u_uart_debug|mem_wr_data_o[0]                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; uart_debug:u_uart_debug|wr_data_reg[5]                              ; uart_debug:u_uart_debug|mem_wr_data_o[5]                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; uart_debug:u_uart_debug|wr_data_reg[2]                              ; uart_debug:u_uart_debug|mem_wr_data_o[2]                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; uart_debug:u_uart_debug|wr_data_reg[1]                              ; uart_debug:u_uart_debug|mem_wr_data_o[1]                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; uart_debug:u_uart_debug|wr_data_reg[7]                              ; uart_debug:u_uart_debug|mem_wr_data_o[7]                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[19]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[19]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.376      ;
; 0.263 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[3]                         ; RISCV:u_RISCV|clint:u_clint|ins_addr[3]                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[31]                 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[31]             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[16]     ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[16] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.268 ; uart:u_uart|uart_rx_data_buf_temp[0]                                ; uart:u_uart|uart_rx_data_buf[0]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; RISCV:u_RISCV|clint:u_clint|ins_addr[9]                             ; RISCV:u_RISCV|clint:u_clint|wr_data_o[9]                        ; clk          ; clk         ; 0.000        ; 0.034      ; 0.386      ;
; 0.269 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MCAUSE                    ; RISCV:u_RISCV|clint:u_clint|int_addr_o[26]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MCAUSE                    ; RISCV:u_RISCV|clint:u_clint|int_addr_o[12]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; uart:u_uart|uart_rx_data_buf_temp[1]                                ; uart:u_uart|uart_rx_data_buf[1]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; uart:u_uart|uart_rx_data_buf_temp[5]                                ; uart:u_uart|uart_rx_data_buf_temp[4]                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; uart_debug:u_uart_debug|byte_data[0]                                ; uart_debug:u_uart_debug|wr_data_reg[24]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; uart:u_uart|uart_rx_data_buf_temp[1]                                ; uart:u_uart|uart_rx_data_buf_temp[0]                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; uart:u_uart|uart_rx_data_buf_temp[5]                                ; uart:u_uart|uart_rx_data_buf[5]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[6]      ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[6]                     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.394      ;
; 0.275 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[9]      ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[9]                     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.397      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[43]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[44]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[45]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[46]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[50]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[51]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[52]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[53]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[34]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[35]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[39]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[40]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[20]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[21]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[23]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[61]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[62]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[16]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[17]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|rx_bit_cnt[1]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[25]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[26]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[6]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[8]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[11]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[12]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[4]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[5]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[10]     ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[10]                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.403      ;
; 0.281 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[28]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[29]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|uart_rx_state.END                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[13]     ; RISCV:u_RISCV|clint:u_clint|ins_addr[13]                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.402      ;
; 0.284 ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.413      ;
; 0.285 ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                           ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.414      ;
; 0.289 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[55]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[56]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[59]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[60]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[36]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[37]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.410      ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a24~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_datain_reg0   ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 1.917 ; 2.315 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 1.446 ; 1.728 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 0.948 ; 1.525 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.252  ; -0.071 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 0.244  ; -0.076 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -0.745 ; -1.307 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 4.494 ; 4.280 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 4.215 ; 4.019 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 4.494 ; 4.280 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 4.271 ; 4.076 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 4.394 ; 4.191 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 4.512 ; 4.296 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 4.072 ; 3.883 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 4.072 ; 3.883 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 4.339 ; 4.133 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 4.125 ; 3.938 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 4.243 ; 4.048 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 4.356 ; 4.149 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -13.024    ; 0.186 ; N/A      ; N/A     ; 7.370               ;
;  clk             ; -13.024    ; 0.186 ; N/A      ; N/A     ; 7.370               ;
; Design-wide TNS  ; -11693.674 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; -11693.674 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+------------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 4.532 ; 4.443 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 3.231 ; 3.292 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 2.048 ; 2.245 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.643  ; 0.530  ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 0.602  ; 0.372  ; Rise       ; clk             ;
; uart_rx        ; clk        ; -0.745 ; -1.307 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 9.214 ; 9.375 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.576 ; 8.606 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 9.214 ; 9.375 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.738 ; 8.899 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 9.020 ; 9.281 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 9.235 ; 9.404 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 4.072 ; 3.883 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 4.072 ; 3.883 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 4.339 ; 4.133 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 4.125 ; 3.938 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 4.243 ; 4.048 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 4.356 ; 4.149 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_debug_pin          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 1410  ; 1410 ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Nov 07 10:45:25 2023
Info: Command: quartus_sta cpu_prj -c cpu_prj
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'cpu_prj.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.024
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.024    -11693.674 clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.452         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.657
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.657         0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.665
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.665     -8973.329 clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.400         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.665
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.665         0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 2.956
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.956         0.000 clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.370
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.370         0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4839 megabytes
    Info: Processing ended: Tue Nov 07 10:45:29 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


