

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_scale_outp_i19_l_j18'
================================================================
* Date:           Wed Sep  6 08:59:13 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36877|    36877|  0.369 ms|  0.369 ms|  36877|  36877|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_scale_outp_i19_l_j18  |    36875|    36875|        13|          1|          1|  36864|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     322|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     322|    283|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+----------------+---------+----+---+----+-----+
    |mux_124_24_1_1_U7851  |mux_124_24_1_1  |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+
    |Total                 |                |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln393_1_fu_480_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln393_fu_538_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln394_fu_519_p2       |         +|   0|  0|  12|          12|           1|
    |icmp_ln393_fu_474_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln394_fu_489_p2      |      icmp|   0|  0|  12|          12|          12|
    |select_ln393_1_fu_544_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln393_fu_495_p3    |    select|   0|  0|  12|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  91|          63|          38|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten29_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_j18_load               |   9|          2|   12|         24|
    |i19_fu_116                              |   9|          2|    4|          8|
    |indvar_flatten29_fu_120                 |   9|          2|   16|         32|
    |j18_fu_112                              |   9|          2|   12|         24|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i19_fu_116                         |   4|   0|    4|          0|
    |icmp_ln394_reg_623                 |   1|   0|    1|          0|
    |indvar_flatten29_fu_120            |  16|   0|   16|          0|
    |j18_fu_112                         |  12|   0|   12|          0|
    |select_ln393_1_reg_704             |   4|   0|    4|          0|
    |v227_V_reg_709                     |  24|   0|   24|          0|
    |v229_reg_729                       |  32|   0|   32|          0|
    |v230_reg_739                       |  32|   0|   32|          0|
    |v349_load_reg_724                  |  32|   0|   32|          0|
    |zext_ln394_reg_628                 |  12|   0|   64|         52|
    |select_ln393_1_reg_704             |  64|  32|    4|          0|
    |zext_ln394_reg_628                 |  64|  32|   64|         52|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 322|  64|  314|        104|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2765_p_din0       |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2765_p_din1       |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2765_p_dout0      |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2765_p_ce         |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2773_p_din0       |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2773_p_dout0      |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2773_p_ce         |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|v349_address0            |  out|    4|   ap_memory|                                        v349|         array|
|v349_ce0                 |  out|    1|   ap_memory|                                        v349|         array|
|v349_q0                  |   in|   32|   ap_memory|                                        v349|         array|
|acc_outp4_V_address0     |  out|   12|   ap_memory|                                 acc_outp4_V|         array|
|acc_outp4_V_ce0          |  out|    1|   ap_memory|                                 acc_outp4_V|         array|
|acc_outp4_V_q0           |   in|   24|   ap_memory|                                 acc_outp4_V|         array|
|acc_outp4_V_1_address0   |  out|   12|   ap_memory|                               acc_outp4_V_1|         array|
|acc_outp4_V_1_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_1|         array|
|acc_outp4_V_1_q0         |   in|   24|   ap_memory|                               acc_outp4_V_1|         array|
|acc_outp4_V_2_address0   |  out|   12|   ap_memory|                               acc_outp4_V_2|         array|
|acc_outp4_V_2_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_2|         array|
|acc_outp4_V_2_q0         |   in|   24|   ap_memory|                               acc_outp4_V_2|         array|
|acc_outp4_V_3_address0   |  out|   12|   ap_memory|                               acc_outp4_V_3|         array|
|acc_outp4_V_3_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_3|         array|
|acc_outp4_V_3_q0         |   in|   24|   ap_memory|                               acc_outp4_V_3|         array|
|acc_outp4_V_4_address0   |  out|   12|   ap_memory|                               acc_outp4_V_4|         array|
|acc_outp4_V_4_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_4|         array|
|acc_outp4_V_4_q0         |   in|   24|   ap_memory|                               acc_outp4_V_4|         array|
|acc_outp4_V_5_address0   |  out|   12|   ap_memory|                               acc_outp4_V_5|         array|
|acc_outp4_V_5_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_5|         array|
|acc_outp4_V_5_q0         |   in|   24|   ap_memory|                               acc_outp4_V_5|         array|
|acc_outp4_V_6_address0   |  out|   12|   ap_memory|                               acc_outp4_V_6|         array|
|acc_outp4_V_6_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_6|         array|
|acc_outp4_V_6_q0         |   in|   24|   ap_memory|                               acc_outp4_V_6|         array|
|acc_outp4_V_7_address0   |  out|   12|   ap_memory|                               acc_outp4_V_7|         array|
|acc_outp4_V_7_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_7|         array|
|acc_outp4_V_7_q0         |   in|   24|   ap_memory|                               acc_outp4_V_7|         array|
|acc_outp4_V_8_address0   |  out|   12|   ap_memory|                               acc_outp4_V_8|         array|
|acc_outp4_V_8_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_8|         array|
|acc_outp4_V_8_q0         |   in|   24|   ap_memory|                               acc_outp4_V_8|         array|
|acc_outp4_V_9_address0   |  out|   12|   ap_memory|                               acc_outp4_V_9|         array|
|acc_outp4_V_9_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_9|         array|
|acc_outp4_V_9_q0         |   in|   24|   ap_memory|                               acc_outp4_V_9|         array|
|acc_outp4_V_10_address0  |  out|   12|   ap_memory|                              acc_outp4_V_10|         array|
|acc_outp4_V_10_ce0       |  out|    1|   ap_memory|                              acc_outp4_V_10|         array|
|acc_outp4_V_10_q0        |   in|   24|   ap_memory|                              acc_outp4_V_10|         array|
|acc_outp4_V_11_address0  |  out|   12|   ap_memory|                              acc_outp4_V_11|         array|
|acc_outp4_V_11_ce0       |  out|    1|   ap_memory|                              acc_outp4_V_11|         array|
|acc_outp4_V_11_q0        |   in|   24|   ap_memory|                              acc_outp4_V_11|         array|
|v362_address0            |  out|   12|   ap_memory|                                        v362|         array|
|v362_ce0                 |  out|    1|   ap_memory|                                        v362|         array|
|v362_we0                 |  out|    1|   ap_memory|                                        v362|         array|
|v362_d0                  |  out|   32|   ap_memory|                                        v362|         array|
|v362_1_address0          |  out|   12|   ap_memory|                                      v362_1|         array|
|v362_1_ce0               |  out|    1|   ap_memory|                                      v362_1|         array|
|v362_1_we0               |  out|    1|   ap_memory|                                      v362_1|         array|
|v362_1_d0                |  out|   32|   ap_memory|                                      v362_1|         array|
|v362_2_address0          |  out|   12|   ap_memory|                                      v362_2|         array|
|v362_2_ce0               |  out|    1|   ap_memory|                                      v362_2|         array|
|v362_2_we0               |  out|    1|   ap_memory|                                      v362_2|         array|
|v362_2_d0                |  out|   32|   ap_memory|                                      v362_2|         array|
|v362_3_address0          |  out|   12|   ap_memory|                                      v362_3|         array|
|v362_3_ce0               |  out|    1|   ap_memory|                                      v362_3|         array|
|v362_3_we0               |  out|    1|   ap_memory|                                      v362_3|         array|
|v362_3_d0                |  out|   32|   ap_memory|                                      v362_3|         array|
|v362_4_address0          |  out|   12|   ap_memory|                                      v362_4|         array|
|v362_4_ce0               |  out|    1|   ap_memory|                                      v362_4|         array|
|v362_4_we0               |  out|    1|   ap_memory|                                      v362_4|         array|
|v362_4_d0                |  out|   32|   ap_memory|                                      v362_4|         array|
|v362_5_address0          |  out|   12|   ap_memory|                                      v362_5|         array|
|v362_5_ce0               |  out|    1|   ap_memory|                                      v362_5|         array|
|v362_5_we0               |  out|    1|   ap_memory|                                      v362_5|         array|
|v362_5_d0                |  out|   32|   ap_memory|                                      v362_5|         array|
|v362_6_address0          |  out|   12|   ap_memory|                                      v362_6|         array|
|v362_6_ce0               |  out|    1|   ap_memory|                                      v362_6|         array|
|v362_6_we0               |  out|    1|   ap_memory|                                      v362_6|         array|
|v362_6_d0                |  out|   32|   ap_memory|                                      v362_6|         array|
|v362_7_address0          |  out|   12|   ap_memory|                                      v362_7|         array|
|v362_7_ce0               |  out|    1|   ap_memory|                                      v362_7|         array|
|v362_7_we0               |  out|    1|   ap_memory|                                      v362_7|         array|
|v362_7_d0                |  out|   32|   ap_memory|                                      v362_7|         array|
|v362_8_address0          |  out|   12|   ap_memory|                                      v362_8|         array|
|v362_8_ce0               |  out|    1|   ap_memory|                                      v362_8|         array|
|v362_8_we0               |  out|    1|   ap_memory|                                      v362_8|         array|
|v362_8_d0                |  out|   32|   ap_memory|                                      v362_8|         array|
|v362_9_address0          |  out|   12|   ap_memory|                                      v362_9|         array|
|v362_9_ce0               |  out|    1|   ap_memory|                                      v362_9|         array|
|v362_9_we0               |  out|    1|   ap_memory|                                      v362_9|         array|
|v362_9_d0                |  out|   32|   ap_memory|                                      v362_9|         array|
|v362_10_address0         |  out|   12|   ap_memory|                                     v362_10|         array|
|v362_10_ce0              |  out|    1|   ap_memory|                                     v362_10|         array|
|v362_10_we0              |  out|    1|   ap_memory|                                     v362_10|         array|
|v362_10_d0               |  out|   32|   ap_memory|                                     v362_10|         array|
|v362_11_address0         |  out|   12|   ap_memory|                                     v362_11|         array|
|v362_11_ce0              |  out|    1|   ap_memory|                                     v362_11|         array|
|v362_11_we0              |  out|    1|   ap_memory|                                     v362_11|         array|
|v362_11_d0               |  out|   32|   ap_memory|                                     v362_11|         array|
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+

