#Start recording tcl command: 9/2/2019 21:00:36
#Project Location: E:/GIT/my_projects/FPGA/Verilog/microSD; Project name: microSD
prj_project open "E:/GIT/my_projects/FPGA/Verilog/microSD/microSD.ldf"
#Stop recording: 9/2/2019 21:40:27
