[
{"recid":0,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module Reg_Mux, File E:/digital_design_course/DSP_Project/Spartan6-FPGA-DSP48A1/Reg_Mux.V, Line 5.","Module":"Reg_Mux","Category":"Rtl Design Style","UniqueModuleName":"Reg_Mux_883323095","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"dfa6cd65","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:5","argList":"1=Reg_Mux","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=5","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""}]
