/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:57:56 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_m2mc.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:35p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_M2MC_H__
#define BCHP_M2MC_H__

/***************************************************************************
 *M2MC - Memory-to-Memory Compositor_0 Registers
 ***************************************************************************/
#define BCHP_M2MC_REVISION                       0x00c00000 /* M2MC Revision register */
#define BCHP_M2MC_BLIT_GO                        0x00c00004 /* Blit GO bit */
#define BCHP_M2MC_SCRATCH_NOT_LIST               0x00c00008 /* M2MC Scratch register (not included in DMA list structure) */
#define BCHP_M2MC_LIST_CTRL                      0x00c0000c /* RDMA Linked List Control Register */
#define BCHP_M2MC_LIST_STATUS                    0x00c00010 /* RDMA Linked List Status Register */
#define BCHP_M2MC_LIST_FIRST_PKT_ADDR            0x00c00014 /* RDMA Linked List First Packet Address Register */
#define BCHP_M2MC_LIST_CURR_PKT_ADDR             0x00c00018 /* RDMA Linked List Current Packet Address Register */
#define BCHP_M2MC_BLIT_STATUS                    0x00c0001c /* Blit status */
#define BCHP_M2MC_BLIT_SRC_ADDRESS               0x00c00020 /* Blit status source feeder current address */
#define BCHP_M2MC_BLIT_DEST_ADDRESS              0x00c00024 /* Blit status destination feeder current address */
#define BCHP_M2MC_BLIT_OUTPUT_ADDRESS            0x00c00028 /* Blit status output feeder current address */
#define BCHP_M2MC_BLIT_MEM_HI                    0x00c0002c /* Blit memory protection address high */
#define BCHP_M2MC_BLIT_MEM_LO                    0x00c00030 /* Blit memory protection address low */
#define BCHP_M2MC_SCBADDRSEL                     0x00c00040 /* scb address map select register */
#define BCHP_M2MC_SCRATCH_LIST                   0x00c00100 /* M2MC Scratch register (Included in DMA list structure) */
#define BCHP_M2MC_SRC_FEEDER_ENABLE              0x00c00104 /* Source plane enable */
#define BCHP_M2MC_SRC_SURFACE_ADDR_0             0x00c00108 /* Source surface 0 address */
#define BCHP_M2MC_SRC_SURFACE_STRIDE_0           0x00c0010c /* Source surface 0 STRIDE */
#define BCHP_M2MC_SRC_SURFACE_ADDR_1             0x00c00110 /* Source surface 1 address */
#define BCHP_M2MC_SRC_SURFACE_STRIDE_1           0x00c00114 /* Source surface 1 STRIDE */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1     0x00c00118 /* Source pixel format 1 for surface 0 */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2     0x00c0011c /* Source pixel format 2 for surface 0 */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3     0x00c00120 /* Source pixel format 3 for surface 0 */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1     0x00c00124 /* Source pixel format 1 for surface 1 */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2     0x00c00128 /* Source pixel format 2 for surface 1 */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3     0x00c0012c /* Source pixel format 3 for surface 1 */
#define BCHP_M2MC_SRC_W_ALPHA                    0x00c00130 /* Source Alpha W format */
#define BCHP_M2MC_SRC_CONSTANT_COLOR             0x00c00134 /* Source constant color */
#define BCHP_M2MC_DEST_FEEDER_ENABLE             0x00c00138 /* Destination plane enable */
#define BCHP_M2MC_DEST_SURFACE_ADDR_0            0x00c0013c /* Destination surface 0 address */
#define BCHP_M2MC_DEST_SURFACE_STRIDE_0          0x00c00140 /* Destination surface 0 STRIDE */
#define BCHP_M2MC_DEST_SURFACE_ADDR_1            0x00c00144 /* Destination surface 1 address */
#define BCHP_M2MC_DEST_SURFACE_STRIDE_1          0x00c00148 /* Destination surface 1 STRIDE */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1      0x00c0014c /* Destination pixel format 1 */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2      0x00c00150 /* Destination pixel format 2 */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3      0x00c00154 /* Destination pixel format 3 */
#define BCHP_M2MC_DEST_W_ALPHA                   0x00c00158 /* Destination Alpha W format */
#define BCHP_M2MC_DEST_CONSTANT_COLOR            0x00c0015c /* Destination constant color */
#define BCHP_M2MC_OUTPUT_FEEDER_ENABLE           0x00c00160 /* Output plane enable */
#define BCHP_M2MC_OUTPUT_SURFACE_ADDR_0          0x00c00164 /* Output surface 0 address */
#define BCHP_M2MC_OUTPUT_SURFACE_STRIDE_0        0x00c00168 /* Output surface 0 STRIDE */
#define BCHP_M2MC_OUTPUT_SURFACE_ADDR_1          0x00c0016c /* Output surface 1 address */
#define BCHP_M2MC_OUTPUT_SURFACE_STRIDE_1        0x00c00170 /* Output surface 1 STRIDE */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1    0x00c00174 /* Output pixel format 1 */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2    0x00c00178 /* Output pixel format 2 */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3    0x00c0017c /* Output pixel format 3 */
#define BCHP_M2MC_BLIT_HEADER                    0x00c00180 /* Blit header and control */
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_0            0x00c00184 /* Top left pixel coordinate in the Source surface 0. */
#define BCHP_M2MC_BLIT_SRC_SIZE_0                0x00c00188 /* Pixel width and height of operation in Source surface 0. */
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_1            0x00c0018c /* Top left pixel coordinate in the Source surface 1. */
#define BCHP_M2MC_BLIT_SRC_SIZE_1                0x00c00190 /* Pixel width and height of operation in Source surface 1. */
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_0 0x00c00194 /* width and height of stripe for surface 0 for the decoded frame image format. */
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_1 0x00c00198 /* width and height of stripe for surface 1 for the decoded frame image format. */
#define BCHP_M2MC_BLIT_DEST_TOP_LEFT             0x00c0019c /* Top left pixel coordinate in the Destination */
#define BCHP_M2MC_BLIT_DEST_SIZE                 0x00c001a0 /* Pixel width and height of operation in destination */
#define BCHP_M2MC_BLIT_OUTPUT_TOP_LEFT           0x00c001a4 /* Top left pixel coordinate in the Output */
#define BCHP_M2MC_BLIT_OUTPUT_SIZE               0x00c001a8 /* Pixel width and height of operation in the Output */
#define BCHP_M2MC_BLIT_INPUT_STRIPE_WIDTH_0      0x00c001ac /* Pixel width of input stripe when striping for surface 0 */
#define BCHP_M2MC_BLIT_INPUT_STRIPE_WIDTH_1      0x00c001b0 /* Pixel width of input stripe when striping for surface 1 */
#define BCHP_M2MC_BLIT_OUTPUT_STRIPE_WIDTH       0x00c001b4 /* Pixel width of output stripe when striping */
#define BCHP_M2MC_BLIT_STRIPE_OVERLAP_0          0x00c001b8 /* Pixel width of stripe overlap when striping for surface 0. */
#define BCHP_M2MC_BLIT_STRIPE_OVERLAP_1          0x00c001bc /* Pixel width of stripe overlap when striping for surface 1. */
#define BCHP_M2MC_BLIT_CTRL                      0x00c001c0 /* Blit control */
#define BCHP_M2MC_SCALER_CTRL                    0x00c001c4 /* Scaler control */
#define BCHP_M2MC_HORIZ_AVERAGER_COUNT           0x00c001c8 /* Horizontal averager control count */
#define BCHP_M2MC_HORIZ_AVERAGER_COEFF           0x00c001cc /* Horizontal averager control coefficient */
#define BCHP_M2MC_VERT_AVERAGER_COUNT            0x00c001d0 /* Vertical averager control count */
#define BCHP_M2MC_VERT_AVERAGER_COEFF            0x00c001d4 /* Vertical averager control coefficient */
#define BCHP_M2MC_HORIZ_SCALER_0_INITIAL_PHASE   0x00c001d8 /* Horizontal scaler 0 initial phase */
#define BCHP_M2MC_HORIZ_SCALER_0_STEP            0x00c001dc /* Horizontal scaler 0 step */
#define BCHP_M2MC_HORIZ_SCALER_1_INITIAL_PHASE   0x00c001e0 /* Horizontal scaler 1 initial phase */
#define BCHP_M2MC_HORIZ_SCALER_1_STEP            0x00c001e4 /* Horizontal scaler 1 step */
#define BCHP_M2MC_VERT_SCALER_0_INITIAL_PHASE    0x00c001e8 /* Vertical scaler 0 initial phase */
#define BCHP_M2MC_VERT_SCALER_0_STEP             0x00c001ec /* Vertical scaler 0 step */
#define BCHP_M2MC_VERT_SCALER_1_INITIAL_PHASE    0x00c001f0 /* Vertical scaler 1 initial phase */
#define BCHP_M2MC_VERT_SCALER_1_STEP             0x00c001f4 /* Vertical scaler 1 step */
#define BCHP_M2MC_BLEND_COLOR_OP                 0x00c001f8 /* Color blend operation descriptor */
#define BCHP_M2MC_BLEND_ALPHA_OP                 0x00c001fc /* Alpha blend operation descriptor */
#define BCHP_M2MC_BLEND_CONSTANT_COLOR           0x00c00200 /* Blend constant color */
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION         0x00c00204 /* Action color keyed samples take in blender */
#define BCHP_M2MC_ROP_OPERATION                  0x00c00208 /* Raster operation vector */
#define BCHP_M2MC_ROP_PATTERN_TOP                0x00c0020c /* Top half of ROP pattern */
#define BCHP_M2MC_ROP_PATTERN_BOTTOM             0x00c00210 /* Bottom half of ROP pattern */
#define BCHP_M2MC_ROP_PATTERN_COLOR_0            0x00c00214 /* ROP Color for 0 */
#define BCHP_M2MC_ROP_PATTERN_COLOR_1            0x00c00218 /* ROP Color for 1 */
#define BCHP_M2MC_SRC_COLOR_KEY_HIGH             0x00c0021c /* Source color key high */
#define BCHP_M2MC_SRC_COLOR_KEY_LOW              0x00c00220 /* Source color key low */
#define BCHP_M2MC_SRC_COLOR_KEY_MASK             0x00c00224 /* Source color key mask */
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT      0x00c00228 /* Source color key replacement */
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_MASK 0x00c0022c /* Source color key replacement mask */
#define BCHP_M2MC_DEST_COLOR_KEY_HIGH            0x00c00230 /* Destination color key high */
#define BCHP_M2MC_DEST_COLOR_KEY_LOW             0x00c00234 /* Destination color key low */
#define BCHP_M2MC_DEST_COLOR_KEY_MASK            0x00c00238 /* Destination color key mask */
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT     0x00c0023c /* Destination color key replacement */
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_MASK 0x00c00240 /* Destination color key replacement mask */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_01    0x00c00244 /* Horizontal Scaler 0 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_2     0x00c00248 /* Horizontal Scaler 0 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_01    0x00c0024c /* Horizontal Scaler 0 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_2     0x00c00250 /* Horizontal Scaler 0 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_01    0x00c00254 /* Horizontal Scaler 1 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_2     0x00c00258 /* Horizontal Scaler 1 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_01    0x00c0025c /* Horizontal Scaler 1 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_2     0x00c00260 /* Horizontal Scaler 1 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_01     0x00c00264 /* Vertical Scaler 0 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_2      0x00c00268 /* Vertical Scaler 0 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_01     0x00c0026c /* Vertical Scaler 0 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_2      0x00c00270 /* Vertical Scaler 0 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_01     0x00c00274 /* Vertical Scaler 1 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_2      0x00c00278 /* Vertical Scaler 1 Poly-Phase Filter Phase 0 Coefficients */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_01     0x00c0027c /* Vertical Scaler 1 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_2      0x00c00280 /* Vertical Scaler 1 Poly-Phase Filter Phase 1 Coefficients */
#define BCHP_M2MC_SRC_CM_C00_C01                 0x00c00284 /* Color Conversion Matrix Coefficients C00 and C01 */
#define BCHP_M2MC_SRC_CM_C02_C03                 0x00c00288 /* Color Conversion Matrix Coefficients C02 and C03 */
#define BCHP_M2MC_SRC_CM_C04                     0x00c0028c /* Color Conversion Matrix Coefficients C04 */
#define BCHP_M2MC_SRC_CM_C10_C11                 0x00c00290 /* Color Conversion Matrix Coefficients C10 and C11 */
#define BCHP_M2MC_SRC_CM_C12_C13                 0x00c00294 /* Color Conversion Matrix Coefficients C12 and C13 */
#define BCHP_M2MC_SRC_CM_C14                     0x00c00298 /* Color Conversion Matrix Coefficients C14 */
#define BCHP_M2MC_SRC_CM_C20_C21                 0x00c0029c /* Color Conversion Matrix Coefficients C20 and C21 */
#define BCHP_M2MC_SRC_CM_C22_C23                 0x00c002a0 /* Color Conversion Matrix Coefficients C22 and C23 */
#define BCHP_M2MC_SRC_CM_C24                     0x00c002a4 /* Color Conversion Matrix Coefficients C24 */
#define BCHP_M2MC_SRC_CM_C30_C31                 0x00c002a8 /* Color Conversion Matrix Coefficients C30 and C31 */
#define BCHP_M2MC_SRC_CM_C32_C33                 0x00c002ac /* Color Conversion Matrix Coefficients C32 and C33 */
#define BCHP_M2MC_SRC_CM_C34                     0x00c002b0 /* Color Conversion Matrix Coefficients C34 */
#define BCHP_M2MC_TIMEOUT_COUNTER_CONTROL        0x00c002b4 /* M2MC timeout counter control register */

/***************************************************************************
 *REVISION - M2MC Revision register
 ***************************************************************************/
/* M2MC :: REVISION :: reserved0 [31:16] */
#define BCHP_M2MC_REVISION_reserved0_MASK                          0xffff0000
#define BCHP_M2MC_REVISION_reserved0_SHIFT                         16

/* M2MC :: REVISION :: MAJOR [15:08] */
#define BCHP_M2MC_REVISION_MAJOR_MASK                              0x0000ff00
#define BCHP_M2MC_REVISION_MAJOR_SHIFT                             8

/* M2MC :: REVISION :: MINOR [07:00] */
#define BCHP_M2MC_REVISION_MINOR_MASK                              0x000000ff
#define BCHP_M2MC_REVISION_MINOR_SHIFT                             0

/***************************************************************************
 *BLIT_GO - Blit GO bit
 ***************************************************************************/
/* M2MC :: BLIT_GO :: reserved0 [31:01] */
#define BCHP_M2MC_BLIT_GO_reserved0_MASK                           0xfffffffe
#define BCHP_M2MC_BLIT_GO_reserved0_SHIFT                          1

/* M2MC :: BLIT_GO :: GO [00:00] */
#define BCHP_M2MC_BLIT_GO_GO_MASK                                  0x00000001
#define BCHP_M2MC_BLIT_GO_GO_SHIFT                                 0

/***************************************************************************
 *SCRATCH_NOT_LIST - M2MC Scratch register (not included in DMA list structure)
 ***************************************************************************/
/* M2MC :: SCRATCH_NOT_LIST :: VALUE [31:00] */
#define BCHP_M2MC_SCRATCH_NOT_LIST_VALUE_MASK                      0xffffffff
#define BCHP_M2MC_SCRATCH_NOT_LIST_VALUE_SHIFT                     0

/***************************************************************************
 *LIST_CTRL - RDMA Linked List Control Register
 ***************************************************************************/
/* M2MC :: LIST_CTRL :: reserved0 [31:03] */
#define BCHP_M2MC_LIST_CTRL_reserved0_MASK                         0xfffffff8
#define BCHP_M2MC_LIST_CTRL_reserved0_SHIFT                        3

/* M2MC :: LIST_CTRL :: WAKE_MODE [02:02] */
#define BCHP_M2MC_LIST_CTRL_WAKE_MODE_MASK                         0x00000004
#define BCHP_M2MC_LIST_CTRL_WAKE_MODE_SHIFT                        2
#define BCHP_M2MC_LIST_CTRL_WAKE_MODE_ResumeFromLast               0
#define BCHP_M2MC_LIST_CTRL_WAKE_MODE_ResumeFromFirst              1

/* M2MC :: LIST_CTRL :: RUN [01:01] */
#define BCHP_M2MC_LIST_CTRL_RUN_MASK                               0x00000002
#define BCHP_M2MC_LIST_CTRL_RUN_SHIFT                              1
#define BCHP_M2MC_LIST_CTRL_RUN_Stop                               0
#define BCHP_M2MC_LIST_CTRL_RUN_Run                                1

/* M2MC :: LIST_CTRL :: WAKE [00:00] */
#define BCHP_M2MC_LIST_CTRL_WAKE_MASK                              0x00000001
#define BCHP_M2MC_LIST_CTRL_WAKE_SHIFT                             0
#define BCHP_M2MC_LIST_CTRL_WAKE_Ack                               0
#define BCHP_M2MC_LIST_CTRL_WAKE_WakeUp                            1

/***************************************************************************
 *LIST_STATUS - RDMA Linked List Status Register
 ***************************************************************************/
/* M2MC :: LIST_STATUS :: reserved0 [31:02] */
#define BCHP_M2MC_LIST_STATUS_reserved0_MASK                       0xfffffffc
#define BCHP_M2MC_LIST_STATUS_reserved0_SHIFT                      2

/* M2MC :: LIST_STATUS :: FINISHED [01:01] */
#define BCHP_M2MC_LIST_STATUS_FINISHED_MASK                        0x00000002
#define BCHP_M2MC_LIST_STATUS_FINISHED_SHIFT                       1
#define BCHP_M2MC_LIST_STATUS_FINISHED_NotFinished                 0
#define BCHP_M2MC_LIST_STATUS_FINISHED_Finished                    1

/* M2MC :: LIST_STATUS :: BUSY [00:00] */
#define BCHP_M2MC_LIST_STATUS_BUSY_MASK                            0x00000001
#define BCHP_M2MC_LIST_STATUS_BUSY_SHIFT                           0
#define BCHP_M2MC_LIST_STATUS_BUSY_Idle                            0
#define BCHP_M2MC_LIST_STATUS_BUSY_Busy                            1

/***************************************************************************
 *LIST_FIRST_PKT_ADDR - RDMA Linked List First Packet Address Register
 ***************************************************************************/
/* M2MC :: LIST_FIRST_PKT_ADDR :: FIRST_PKT_ADDR [31:05] */
#define BCHP_M2MC_LIST_FIRST_PKT_ADDR_FIRST_PKT_ADDR_MASK          0xffffffe0
#define BCHP_M2MC_LIST_FIRST_PKT_ADDR_FIRST_PKT_ADDR_SHIFT         5

/* M2MC :: LIST_FIRST_PKT_ADDR :: reserved0 [04:00] */
#define BCHP_M2MC_LIST_FIRST_PKT_ADDR_reserved0_MASK               0x0000001f
#define BCHP_M2MC_LIST_FIRST_PKT_ADDR_reserved0_SHIFT              0

/***************************************************************************
 *LIST_CURR_PKT_ADDR - RDMA Linked List Current Packet Address Register
 ***************************************************************************/
/* M2MC :: LIST_CURR_PKT_ADDR :: CURR_PKT_ADDR [31:05] */
#define BCHP_M2MC_LIST_CURR_PKT_ADDR_CURR_PKT_ADDR_MASK            0xffffffe0
#define BCHP_M2MC_LIST_CURR_PKT_ADDR_CURR_PKT_ADDR_SHIFT           5

/* M2MC :: LIST_CURR_PKT_ADDR :: reserved0 [04:00] */
#define BCHP_M2MC_LIST_CURR_PKT_ADDR_reserved0_MASK                0x0000001f
#define BCHP_M2MC_LIST_CURR_PKT_ADDR_reserved0_SHIFT               0

/***************************************************************************
 *BLIT_STATUS - Blit status
 ***************************************************************************/
/* M2MC :: BLIT_STATUS :: reserved0 [31:17] */
#define BCHP_M2MC_BLIT_STATUS_reserved0_MASK                       0xfffe0000
#define BCHP_M2MC_BLIT_STATUS_reserved0_SHIFT                      17

/* M2MC :: BLIT_STATUS :: MEMORY_PROTECTION [16:16] */
#define BCHP_M2MC_BLIT_STATUS_MEMORY_PROTECTION_MASK               0x00010000
#define BCHP_M2MC_BLIT_STATUS_MEMORY_PROTECTION_SHIFT              16
#define BCHP_M2MC_BLIT_STATUS_MEMORY_PROTECTION_NORMAL             0
#define BCHP_M2MC_BLIT_STATUS_MEMORY_PROTECTION_VIOLATION          1

/* M2MC :: BLIT_STATUS :: reserved1 [15:09] */
#define BCHP_M2MC_BLIT_STATUS_reserved1_MASK                       0x0000fe00
#define BCHP_M2MC_BLIT_STATUS_reserved1_SHIFT                      9

/* M2MC :: BLIT_STATUS :: TIME_OUT_ERROR [08:08] */
#define BCHP_M2MC_BLIT_STATUS_TIME_OUT_ERROR_MASK                  0x00000100
#define BCHP_M2MC_BLIT_STATUS_TIME_OUT_ERROR_SHIFT                 8

/* M2MC :: BLIT_STATUS :: reserved2 [07:01] */
#define BCHP_M2MC_BLIT_STATUS_reserved2_MASK                       0x000000fe
#define BCHP_M2MC_BLIT_STATUS_reserved2_SHIFT                      1

/* M2MC :: BLIT_STATUS :: STATUS [00:00] */
#define BCHP_M2MC_BLIT_STATUS_STATUS_MASK                          0x00000001
#define BCHP_M2MC_BLIT_STATUS_STATUS_SHIFT                         0
#define BCHP_M2MC_BLIT_STATUS_STATUS_IDLE                          0
#define BCHP_M2MC_BLIT_STATUS_STATUS_RUNNING                       1

/***************************************************************************
 *BLIT_SRC_ADDRESS - Blit status source feeder current address
 ***************************************************************************/
/* M2MC :: BLIT_SRC_ADDRESS :: ADDR [31:00] */
#define BCHP_M2MC_BLIT_SRC_ADDRESS_ADDR_MASK                       0xffffffff
#define BCHP_M2MC_BLIT_SRC_ADDRESS_ADDR_SHIFT                      0

/***************************************************************************
 *BLIT_DEST_ADDRESS - Blit status destination feeder current address
 ***************************************************************************/
/* M2MC :: BLIT_DEST_ADDRESS :: ADDR [31:00] */
#define BCHP_M2MC_BLIT_DEST_ADDRESS_ADDR_MASK                      0xffffffff
#define BCHP_M2MC_BLIT_DEST_ADDRESS_ADDR_SHIFT                     0

/***************************************************************************
 *BLIT_OUTPUT_ADDRESS - Blit status output feeder current address
 ***************************************************************************/
/* M2MC :: BLIT_OUTPUT_ADDRESS :: ADDR [31:00] */
#define BCHP_M2MC_BLIT_OUTPUT_ADDRESS_ADDR_MASK                    0xffffffff
#define BCHP_M2MC_BLIT_OUTPUT_ADDRESS_ADDR_SHIFT                   0

/***************************************************************************
 *BLIT_MEM_HI - Blit memory protection address high
 ***************************************************************************/
/* M2MC :: BLIT_MEM_HI :: ADDR [31:00] */
#define BCHP_M2MC_BLIT_MEM_HI_ADDR_MASK                            0xffffffff
#define BCHP_M2MC_BLIT_MEM_HI_ADDR_SHIFT                           0

/***************************************************************************
 *BLIT_MEM_LO - Blit memory protection address low
 ***************************************************************************/
/* M2MC :: BLIT_MEM_LO :: ADDR [31:00] */
#define BCHP_M2MC_BLIT_MEM_LO_ADDR_MASK                            0xffffffff
#define BCHP_M2MC_BLIT_MEM_LO_ADDR_SHIFT                           0

/***************************************************************************
 *SCBADDRSEL - scb address map select register
 ***************************************************************************/
/* M2MC :: SCBADDRSEL :: reserved0 [31:08] */
#define BCHP_M2MC_SCBADDRSEL_reserved0_MASK                        0xffffff00
#define BCHP_M2MC_SCBADDRSEL_reserved0_SHIFT                       8

/* M2MC :: SCBADDRSEL :: SCB1_MS4BITS [07:04] */
#define BCHP_M2MC_SCBADDRSEL_SCB1_MS4BITS_MASK                     0x000000f0
#define BCHP_M2MC_SCBADDRSEL_SCB1_MS4BITS_SHIFT                    4

/* M2MC :: SCBADDRSEL :: SCB0_MS4BITS [03:00] */
#define BCHP_M2MC_SCBADDRSEL_SCB0_MS4BITS_MASK                     0x0000000f
#define BCHP_M2MC_SCBADDRSEL_SCB0_MS4BITS_SHIFT                    0

/***************************************************************************
 *SCRATCH_LIST - M2MC Scratch register (Included in DMA list structure)
 ***************************************************************************/
/* M2MC :: SCRATCH_LIST :: VALUE [31:00] */
#define BCHP_M2MC_SCRATCH_LIST_VALUE_MASK                          0xffffffff
#define BCHP_M2MC_SCRATCH_LIST_VALUE_SHIFT                         0

/***************************************************************************
 *SRC_FEEDER_ENABLE - Source plane enable
 ***************************************************************************/
/* M2MC :: SRC_FEEDER_ENABLE :: reserved0 [31:01] */
#define BCHP_M2MC_SRC_FEEDER_ENABLE_reserved0_MASK                 0xfffffffe
#define BCHP_M2MC_SRC_FEEDER_ENABLE_reserved0_SHIFT                1

/* M2MC :: SRC_FEEDER_ENABLE :: ENABLE [00:00] */
#define BCHP_M2MC_SRC_FEEDER_ENABLE_ENABLE_MASK                    0x00000001
#define BCHP_M2MC_SRC_FEEDER_ENABLE_ENABLE_SHIFT                   0
#define BCHP_M2MC_SRC_FEEDER_ENABLE_ENABLE_DISABLE                 0
#define BCHP_M2MC_SRC_FEEDER_ENABLE_ENABLE_ENABLE                  1

/***************************************************************************
 *SRC_SURFACE_ADDR_0 - Source surface 0 address
 ***************************************************************************/
/* M2MC :: SRC_SURFACE_ADDR_0 :: ADDR [31:00] */
#define BCHP_M2MC_SRC_SURFACE_ADDR_0_ADDR_MASK                     0xffffffff
#define BCHP_M2MC_SRC_SURFACE_ADDR_0_ADDR_SHIFT                    0

/***************************************************************************
 *SRC_SURFACE_STRIDE_0 - Source surface 0 STRIDE
 ***************************************************************************/
/* M2MC :: SRC_SURFACE_STRIDE_0 :: reserved0 [31:16] */
#define BCHP_M2MC_SRC_SURFACE_STRIDE_0_reserved0_MASK              0xffff0000
#define BCHP_M2MC_SRC_SURFACE_STRIDE_0_reserved0_SHIFT             16

/* M2MC :: SRC_SURFACE_STRIDE_0 :: STRIDE [15:00] */
#define BCHP_M2MC_SRC_SURFACE_STRIDE_0_STRIDE_MASK                 0x0000ffff
#define BCHP_M2MC_SRC_SURFACE_STRIDE_0_STRIDE_SHIFT                0

/***************************************************************************
 *SRC_SURFACE_ADDR_1 - Source surface 1 address
 ***************************************************************************/
/* M2MC :: SRC_SURFACE_ADDR_1 :: ADDR [31:00] */
#define BCHP_M2MC_SRC_SURFACE_ADDR_1_ADDR_MASK                     0xffffffff
#define BCHP_M2MC_SRC_SURFACE_ADDR_1_ADDR_SHIFT                    0

/***************************************************************************
 *SRC_SURFACE_STRIDE_1 - Source surface 1 STRIDE
 ***************************************************************************/
/* M2MC :: SRC_SURFACE_STRIDE_1 :: reserved0 [31:16] */
#define BCHP_M2MC_SRC_SURFACE_STRIDE_1_reserved0_MASK              0xffff0000
#define BCHP_M2MC_SRC_SURFACE_STRIDE_1_reserved0_SHIFT             16

/* M2MC :: SRC_SURFACE_STRIDE_1 :: STRIDE [15:00] */
#define BCHP_M2MC_SRC_SURFACE_STRIDE_1_STRIDE_MASK                 0x0000ffff
#define BCHP_M2MC_SRC_SURFACE_STRIDE_1_STRIDE_SHIFT                0

/***************************************************************************
 *SRC_SURFACE_0_FORMAT_DEF_1 - Source pixel format 1 for surface 0
 ***************************************************************************/
/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_1 :: reserved0 [31:20] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_reserved0_MASK        0xfff00000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_reserved0_SHIFT       20

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_1 :: STRIPED_IMAGE_FORMAT [19:19] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_STRIPED_IMAGE_FORMAT_MASK 0x00080000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_STRIPED_IMAGE_FORMAT_SHIFT 19

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_1 :: FORMAT_TYPE [18:16] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_FORMAT_TYPE_MASK      0x00070000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_FORMAT_TYPE_SHIFT     16

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_1 :: CH3_NUM_BITS [15:12] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_CH3_NUM_BITS_MASK     0x0000f000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT    12

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_1 :: CH2_NUM_BITS [11:08] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_CH2_NUM_BITS_MASK     0x00000f00
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT    8

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_1 :: CH1_NUM_BITS [07:04] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_CH1_NUM_BITS_MASK     0x000000f0
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT    4

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_1 :: CH0_NUM_BITS [03:00] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_CH0_NUM_BITS_MASK     0x0000000f
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT    0

/***************************************************************************
 *SRC_SURFACE_0_FORMAT_DEF_2 - Source pixel format 2 for surface 0
 ***************************************************************************/
/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_2 :: reserved0 [31:29] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_reserved0_MASK        0xe0000000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_reserved0_SHIFT       29

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_2 :: CH3_LSB_POS [28:24] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_CH3_LSB_POS_MASK      0x1f000000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_CH3_LSB_POS_SHIFT     24

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_2 :: reserved1 [23:21] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_reserved1_MASK        0x00e00000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_reserved1_SHIFT       21

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_2 :: CH2_LSB_POS [20:16] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_CH2_LSB_POS_MASK      0x001f0000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_CH2_LSB_POS_SHIFT     16

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_2 :: reserved2 [15:13] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_reserved2_MASK        0x0000e000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_reserved2_SHIFT       13

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_2 :: CH1_LSB_POS [12:08] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_CH1_LSB_POS_MASK      0x00001f00
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_CH1_LSB_POS_SHIFT     8

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_2 :: reserved3 [07:05] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_reserved3_MASK        0x000000e0
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_reserved3_SHIFT       5

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_2 :: CH0_LSB_POS [04:00] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_CH0_LSB_POS_MASK      0x0000001f
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_2_CH0_LSB_POS_SHIFT     0

/***************************************************************************
 *SRC_SURFACE_0_FORMAT_DEF_3 - Source pixel format 3 for surface 0
 ***************************************************************************/
/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_3 :: reserved0 [31:23] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_reserved0_MASK        0xff800000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_reserved0_SHIFT       23

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_3 :: RANGE_EXP_MAP_SCALE_FACTOR_C [22:18] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_RANGE_EXP_MAP_SCALE_FACTOR_C_MASK 0x007c0000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_RANGE_EXP_MAP_SCALE_FACTOR_C_SHIFT 18

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_3 :: RANGE_EXP_MAP_SCALE_FACTOR_Y [17:13] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_RANGE_EXP_MAP_SCALE_FACTOR_Y_MASK 0x0003e000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_RANGE_EXP_MAP_SCALE_FACTOR_Y_SHIFT 13

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_3 :: CH3_DISABLE [12:12] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_CH3_DISABLE_MASK      0x00001000
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_CH3_DISABLE_SHIFT     12

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_3 :: CH2_DISABLE [11:11] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_CH2_DISABLE_MASK      0x00000800
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_CH2_DISABLE_SHIFT     11

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_3 :: CH1_DISABLE [10:10] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_CH1_DISABLE_MASK      0x00000400
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_CH1_DISABLE_SHIFT     10

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_3 :: CH0_DISABLE [09:09] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_CH0_DISABLE_MASK      0x00000200
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_CH0_DISABLE_SHIFT     9

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_3 :: ZERO_PAD [08:08] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_ZERO_PAD_MASK         0x00000100
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_ZERO_PAD_SHIFT        8
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_ZERO_PAD_ZERO_PAD     1
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_ZERO_PAD_REPLICATE    0

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_3 :: reserved1 [07:05] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_reserved1_MASK        0x000000e0
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_reserved1_SHIFT       5

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_3 :: PALETTE_BYPASS [04:04] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_PALETTE_BYPASS_MASK   0x00000010
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_PALETTE_BYPASS_SHIFT  4
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_PALETTE_BYPASS_DONT_LOOKUP 0
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_PALETTE_BYPASS_LOOKUP 1

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_3 :: reserved2 [03:01] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_reserved2_MASK        0x0000000e
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_reserved2_SHIFT       1

/* M2MC :: SRC_SURFACE_0_FORMAT_DEF_3 :: CHROMA_FILTER [00:00] */
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_CHROMA_FILTER_MASK    0x00000001
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_CHROMA_FILTER_SHIFT   0
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_CHROMA_FILTER_REPLICATE 0
#define BCHP_M2MC_SRC_SURFACE_0_FORMAT_DEF_3_CHROMA_FILTER_FILTER  1

/***************************************************************************
 *SRC_SURFACE_1_FORMAT_DEF_1 - Source pixel format 1 for surface 1
 ***************************************************************************/
/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_1 :: reserved0 [31:20] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_reserved0_MASK        0xfff00000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_reserved0_SHIFT       20

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_1 :: STRIPED_IMAGE_FORMAT [19:19] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_STRIPED_IMAGE_FORMAT_MASK 0x00080000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_STRIPED_IMAGE_FORMAT_SHIFT 19

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_1 :: FORMAT_TYPE [18:16] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_FORMAT_TYPE_MASK      0x00070000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_FORMAT_TYPE_SHIFT     16

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_1 :: CH3_NUM_BITS [15:12] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_CH3_NUM_BITS_MASK     0x0000f000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT    12

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_1 :: CH2_NUM_BITS [11:08] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_CH2_NUM_BITS_MASK     0x00000f00
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT    8

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_1 :: CH1_NUM_BITS [07:04] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_CH1_NUM_BITS_MASK     0x000000f0
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT    4

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_1 :: CH0_NUM_BITS [03:00] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_CH0_NUM_BITS_MASK     0x0000000f
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT    0

/***************************************************************************
 *SRC_SURFACE_1_FORMAT_DEF_2 - Source pixel format 2 for surface 1
 ***************************************************************************/
/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_2 :: reserved0 [31:29] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_reserved0_MASK        0xe0000000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_reserved0_SHIFT       29

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_2 :: CH3_LSB_POS [28:24] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_CH3_LSB_POS_MASK      0x1f000000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_CH3_LSB_POS_SHIFT     24

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_2 :: reserved1 [23:21] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_reserved1_MASK        0x00e00000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_reserved1_SHIFT       21

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_2 :: CH2_LSB_POS [20:16] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_CH2_LSB_POS_MASK      0x001f0000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_CH2_LSB_POS_SHIFT     16

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_2 :: reserved2 [15:13] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_reserved2_MASK        0x0000e000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_reserved2_SHIFT       13

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_2 :: CH1_LSB_POS [12:08] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_CH1_LSB_POS_MASK      0x00001f00
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_CH1_LSB_POS_SHIFT     8

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_2 :: reserved3 [07:05] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_reserved3_MASK        0x000000e0
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_reserved3_SHIFT       5

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_2 :: CH0_LSB_POS [04:00] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_CH0_LSB_POS_MASK      0x0000001f
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_2_CH0_LSB_POS_SHIFT     0

/***************************************************************************
 *SRC_SURFACE_1_FORMAT_DEF_3 - Source pixel format 3 for surface 1
 ***************************************************************************/
/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_3 :: reserved0 [31:23] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_reserved0_MASK        0xff800000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_reserved0_SHIFT       23

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_3 :: RANGE_EXP_MAP_SCALE_FACTOR_C [22:18] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_RANGE_EXP_MAP_SCALE_FACTOR_C_MASK 0x007c0000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_RANGE_EXP_MAP_SCALE_FACTOR_C_SHIFT 18

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_3 :: RANGE_EXP_MAP_SCALE_FACTOR_Y [17:13] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_RANGE_EXP_MAP_SCALE_FACTOR_Y_MASK 0x0003e000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_RANGE_EXP_MAP_SCALE_FACTOR_Y_SHIFT 13

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_3 :: CH3_DISABLE [12:12] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_CH3_DISABLE_MASK      0x00001000
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_CH3_DISABLE_SHIFT     12

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_3 :: CH2_DISABLE [11:11] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_CH2_DISABLE_MASK      0x00000800
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_CH2_DISABLE_SHIFT     11

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_3 :: CH1_DISABLE [10:10] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_CH1_DISABLE_MASK      0x00000400
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_CH1_DISABLE_SHIFT     10

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_3 :: CH0_DISABLE [09:09] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_CH0_DISABLE_MASK      0x00000200
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_CH0_DISABLE_SHIFT     9

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_3 :: ZERO_PAD [08:08] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_ZERO_PAD_MASK         0x00000100
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_ZERO_PAD_SHIFT        8
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_ZERO_PAD_ZERO_PAD     1
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_ZERO_PAD_REPLICATE    0

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_3 :: reserved1 [07:05] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_reserved1_MASK        0x000000e0
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_reserved1_SHIFT       5

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_3 :: PALETTE_BYPASS [04:04] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_PALETTE_BYPASS_MASK   0x00000010
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_PALETTE_BYPASS_SHIFT  4
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_PALETTE_BYPASS_DONT_LOOKUP 0
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_PALETTE_BYPASS_LOOKUP 1

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_3 :: reserved2 [03:01] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_reserved2_MASK        0x0000000e
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_reserved2_SHIFT       1

/* M2MC :: SRC_SURFACE_1_FORMAT_DEF_3 :: CHROMA_FILTER [00:00] */
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_CHROMA_FILTER_MASK    0x00000001
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_CHROMA_FILTER_SHIFT   0
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_CHROMA_FILTER_REPLICATE 0
#define BCHP_M2MC_SRC_SURFACE_1_FORMAT_DEF_3_CHROMA_FILTER_FILTER  1

/***************************************************************************
 *SRC_W_ALPHA - Source Alpha W format
 ***************************************************************************/
/* M2MC :: SRC_W_ALPHA :: reserved0 [31:24] */
#define BCHP_M2MC_SRC_W_ALPHA_reserved0_MASK                       0xff000000
#define BCHP_M2MC_SRC_W_ALPHA_reserved0_SHIFT                      24

/* M2MC :: SRC_W_ALPHA :: W1_ALPHA [23:16] */
#define BCHP_M2MC_SRC_W_ALPHA_W1_ALPHA_MASK                        0x00ff0000
#define BCHP_M2MC_SRC_W_ALPHA_W1_ALPHA_SHIFT                       16

/* M2MC :: SRC_W_ALPHA :: reserved1 [15:08] */
#define BCHP_M2MC_SRC_W_ALPHA_reserved1_MASK                       0x0000ff00
#define BCHP_M2MC_SRC_W_ALPHA_reserved1_SHIFT                      8

/* M2MC :: SRC_W_ALPHA :: W0_ALPHA [07:00] */
#define BCHP_M2MC_SRC_W_ALPHA_W0_ALPHA_MASK                        0x000000ff
#define BCHP_M2MC_SRC_W_ALPHA_W0_ALPHA_SHIFT                       0

/***************************************************************************
 *SRC_CONSTANT_COLOR - Source constant color
 ***************************************************************************/
/* M2MC :: SRC_CONSTANT_COLOR :: ALPHA [31:24] */
#define BCHP_M2MC_SRC_CONSTANT_COLOR_ALPHA_MASK                    0xff000000
#define BCHP_M2MC_SRC_CONSTANT_COLOR_ALPHA_SHIFT                   24

/* M2MC :: SRC_CONSTANT_COLOR :: RED [23:16] */
#define BCHP_M2MC_SRC_CONSTANT_COLOR_RED_MASK                      0x00ff0000
#define BCHP_M2MC_SRC_CONSTANT_COLOR_RED_SHIFT                     16

/* M2MC :: SRC_CONSTANT_COLOR :: GREEN [15:08] */
#define BCHP_M2MC_SRC_CONSTANT_COLOR_GREEN_MASK                    0x0000ff00
#define BCHP_M2MC_SRC_CONSTANT_COLOR_GREEN_SHIFT                   8

/* M2MC :: SRC_CONSTANT_COLOR :: BLUE [07:00] */
#define BCHP_M2MC_SRC_CONSTANT_COLOR_BLUE_MASK                     0x000000ff
#define BCHP_M2MC_SRC_CONSTANT_COLOR_BLUE_SHIFT                    0

/***************************************************************************
 *DEST_FEEDER_ENABLE - Destination plane enable
 ***************************************************************************/
/* M2MC :: DEST_FEEDER_ENABLE :: reserved0 [31:01] */
#define BCHP_M2MC_DEST_FEEDER_ENABLE_reserved0_MASK                0xfffffffe
#define BCHP_M2MC_DEST_FEEDER_ENABLE_reserved0_SHIFT               1

/* M2MC :: DEST_FEEDER_ENABLE :: ENABLE [00:00] */
#define BCHP_M2MC_DEST_FEEDER_ENABLE_ENABLE_MASK                   0x00000001
#define BCHP_M2MC_DEST_FEEDER_ENABLE_ENABLE_SHIFT                  0
#define BCHP_M2MC_DEST_FEEDER_ENABLE_ENABLE_DISABLE                0
#define BCHP_M2MC_DEST_FEEDER_ENABLE_ENABLE_ENABLE                 1

/***************************************************************************
 *DEST_SURFACE_ADDR_0 - Destination surface 0 address
 ***************************************************************************/
/* M2MC :: DEST_SURFACE_ADDR_0 :: ADDR [31:00] */
#define BCHP_M2MC_DEST_SURFACE_ADDR_0_ADDR_MASK                    0xffffffff
#define BCHP_M2MC_DEST_SURFACE_ADDR_0_ADDR_SHIFT                   0

/***************************************************************************
 *DEST_SURFACE_STRIDE_0 - Destination surface 0 STRIDE
 ***************************************************************************/
/* M2MC :: DEST_SURFACE_STRIDE_0 :: reserved0 [31:16] */
#define BCHP_M2MC_DEST_SURFACE_STRIDE_0_reserved0_MASK             0xffff0000
#define BCHP_M2MC_DEST_SURFACE_STRIDE_0_reserved0_SHIFT            16

/* M2MC :: DEST_SURFACE_STRIDE_0 :: STRIDE [15:00] */
#define BCHP_M2MC_DEST_SURFACE_STRIDE_0_STRIDE_MASK                0x0000ffff
#define BCHP_M2MC_DEST_SURFACE_STRIDE_0_STRIDE_SHIFT               0

/***************************************************************************
 *DEST_SURFACE_ADDR_1 - Destination surface 1 address
 ***************************************************************************/
/* M2MC :: DEST_SURFACE_ADDR_1 :: ADDR [31:00] */
#define BCHP_M2MC_DEST_SURFACE_ADDR_1_ADDR_MASK                    0xffffffff
#define BCHP_M2MC_DEST_SURFACE_ADDR_1_ADDR_SHIFT                   0

/***************************************************************************
 *DEST_SURFACE_STRIDE_1 - Destination surface 1 STRIDE
 ***************************************************************************/
/* M2MC :: DEST_SURFACE_STRIDE_1 :: reserved0 [31:16] */
#define BCHP_M2MC_DEST_SURFACE_STRIDE_1_reserved0_MASK             0xffff0000
#define BCHP_M2MC_DEST_SURFACE_STRIDE_1_reserved0_SHIFT            16

/* M2MC :: DEST_SURFACE_STRIDE_1 :: STRIDE [15:00] */
#define BCHP_M2MC_DEST_SURFACE_STRIDE_1_STRIDE_MASK                0x0000ffff
#define BCHP_M2MC_DEST_SURFACE_STRIDE_1_STRIDE_SHIFT               0

/***************************************************************************
 *DEST_SURFACE_FORMAT_DEF_1 - Destination pixel format 1
 ***************************************************************************/
/* M2MC :: DEST_SURFACE_FORMAT_DEF_1 :: reserved0 [31:19] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1_reserved0_MASK         0xfff80000
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1_reserved0_SHIFT        19

/* M2MC :: DEST_SURFACE_FORMAT_DEF_1 :: FORMAT_TYPE [18:16] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1_FORMAT_TYPE_MASK       0x00070000
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1_FORMAT_TYPE_SHIFT      16

/* M2MC :: DEST_SURFACE_FORMAT_DEF_1 :: CH3_NUM_BITS [15:12] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1_CH3_NUM_BITS_MASK      0x0000f000
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT     12

/* M2MC :: DEST_SURFACE_FORMAT_DEF_1 :: CH2_NUM_BITS [11:08] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1_CH2_NUM_BITS_MASK      0x00000f00
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT     8

/* M2MC :: DEST_SURFACE_FORMAT_DEF_1 :: CH1_NUM_BITS [07:04] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1_CH1_NUM_BITS_MASK      0x000000f0
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT     4

/* M2MC :: DEST_SURFACE_FORMAT_DEF_1 :: CH0_NUM_BITS [03:00] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1_CH0_NUM_BITS_MASK      0x0000000f
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT     0

/***************************************************************************
 *DEST_SURFACE_FORMAT_DEF_2 - Destination pixel format 2
 ***************************************************************************/
/* M2MC :: DEST_SURFACE_FORMAT_DEF_2 :: reserved0 [31:29] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_reserved0_MASK         0xe0000000
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_reserved0_SHIFT        29

/* M2MC :: DEST_SURFACE_FORMAT_DEF_2 :: CH3_LSB_POS [28:24] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_CH3_LSB_POS_MASK       0x1f000000
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_CH3_LSB_POS_SHIFT      24

/* M2MC :: DEST_SURFACE_FORMAT_DEF_2 :: reserved1 [23:21] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_reserved1_MASK         0x00e00000
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_reserved1_SHIFT        21

/* M2MC :: DEST_SURFACE_FORMAT_DEF_2 :: CH2_LSB_POS [20:16] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_CH2_LSB_POS_MASK       0x001f0000
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_CH2_LSB_POS_SHIFT      16

/* M2MC :: DEST_SURFACE_FORMAT_DEF_2 :: reserved2 [15:13] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_reserved2_MASK         0x0000e000
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_reserved2_SHIFT        13

/* M2MC :: DEST_SURFACE_FORMAT_DEF_2 :: CH1_LSB_POS [12:08] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_CH1_LSB_POS_MASK       0x00001f00
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_CH1_LSB_POS_SHIFT      8

/* M2MC :: DEST_SURFACE_FORMAT_DEF_2 :: reserved3 [07:05] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_reserved3_MASK         0x000000e0
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_reserved3_SHIFT        5

/* M2MC :: DEST_SURFACE_FORMAT_DEF_2 :: CH0_LSB_POS [04:00] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_CH0_LSB_POS_MASK       0x0000001f
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_2_CH0_LSB_POS_SHIFT      0

/***************************************************************************
 *DEST_SURFACE_FORMAT_DEF_3 - Destination pixel format 3
 ***************************************************************************/
/* M2MC :: DEST_SURFACE_FORMAT_DEF_3 :: reserved0 [31:13] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_reserved0_MASK         0xffffe000
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_reserved0_SHIFT        13

/* M2MC :: DEST_SURFACE_FORMAT_DEF_3 :: CH3_DISABLE [12:12] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_CH3_DISABLE_MASK       0x00001000
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_CH3_DISABLE_SHIFT      12

/* M2MC :: DEST_SURFACE_FORMAT_DEF_3 :: CH2_DISABLE [11:11] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_CH2_DISABLE_MASK       0x00000800
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_CH2_DISABLE_SHIFT      11

/* M2MC :: DEST_SURFACE_FORMAT_DEF_3 :: CH1_DISABLE [10:10] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_CH1_DISABLE_MASK       0x00000400
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_CH1_DISABLE_SHIFT      10

/* M2MC :: DEST_SURFACE_FORMAT_DEF_3 :: CH0_DISABLE [09:09] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_CH0_DISABLE_MASK       0x00000200
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_CH0_DISABLE_SHIFT      9

/* M2MC :: DEST_SURFACE_FORMAT_DEF_3 :: ZERO_PAD [08:08] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_ZERO_PAD_MASK          0x00000100
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_ZERO_PAD_SHIFT         8
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_ZERO_PAD_ZERO_PAD      1
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_ZERO_PAD_REPLICATE     0

/* M2MC :: DEST_SURFACE_FORMAT_DEF_3 :: reserved1 [07:05] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_reserved1_MASK         0x000000e0
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_reserved1_SHIFT        5

/* M2MC :: DEST_SURFACE_FORMAT_DEF_3 :: PALETTE_BYPASS [04:04] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_PALETTE_BYPASS_MASK    0x00000010
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_PALETTE_BYPASS_SHIFT   4
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_PALETTE_BYPASS_DONT_LOOKUP 0
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_PALETTE_BYPASS_LOOKUP  1

/* M2MC :: DEST_SURFACE_FORMAT_DEF_3 :: reserved2 [03:01] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_reserved2_MASK         0x0000000e
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_reserved2_SHIFT        1

/* M2MC :: DEST_SURFACE_FORMAT_DEF_3 :: CHROMA_FILTER [00:00] */
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_CHROMA_FILTER_MASK     0x00000001
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_CHROMA_FILTER_SHIFT    0
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_CHROMA_FILTER_REPLICATE 0
#define BCHP_M2MC_DEST_SURFACE_FORMAT_DEF_3_CHROMA_FILTER_FILTER   1

/***************************************************************************
 *DEST_W_ALPHA - Destination Alpha W format
 ***************************************************************************/
/* M2MC :: DEST_W_ALPHA :: reserved0 [31:24] */
#define BCHP_M2MC_DEST_W_ALPHA_reserved0_MASK                      0xff000000
#define BCHP_M2MC_DEST_W_ALPHA_reserved0_SHIFT                     24

/* M2MC :: DEST_W_ALPHA :: W1_ALPHA [23:16] */
#define BCHP_M2MC_DEST_W_ALPHA_W1_ALPHA_MASK                       0x00ff0000
#define BCHP_M2MC_DEST_W_ALPHA_W1_ALPHA_SHIFT                      16

/* M2MC :: DEST_W_ALPHA :: reserved1 [15:08] */
#define BCHP_M2MC_DEST_W_ALPHA_reserved1_MASK                      0x0000ff00
#define BCHP_M2MC_DEST_W_ALPHA_reserved1_SHIFT                     8

/* M2MC :: DEST_W_ALPHA :: W0_ALPHA [07:00] */
#define BCHP_M2MC_DEST_W_ALPHA_W0_ALPHA_MASK                       0x000000ff
#define BCHP_M2MC_DEST_W_ALPHA_W0_ALPHA_SHIFT                      0

/***************************************************************************
 *DEST_CONSTANT_COLOR - Destination constant color
 ***************************************************************************/
/* M2MC :: DEST_CONSTANT_COLOR :: ALPHA [31:24] */
#define BCHP_M2MC_DEST_CONSTANT_COLOR_ALPHA_MASK                   0xff000000
#define BCHP_M2MC_DEST_CONSTANT_COLOR_ALPHA_SHIFT                  24

/* M2MC :: DEST_CONSTANT_COLOR :: RED [23:16] */
#define BCHP_M2MC_DEST_CONSTANT_COLOR_RED_MASK                     0x00ff0000
#define BCHP_M2MC_DEST_CONSTANT_COLOR_RED_SHIFT                    16

/* M2MC :: DEST_CONSTANT_COLOR :: GREEN [15:08] */
#define BCHP_M2MC_DEST_CONSTANT_COLOR_GREEN_MASK                   0x0000ff00
#define BCHP_M2MC_DEST_CONSTANT_COLOR_GREEN_SHIFT                  8

/* M2MC :: DEST_CONSTANT_COLOR :: BLUE [07:00] */
#define BCHP_M2MC_DEST_CONSTANT_COLOR_BLUE_MASK                    0x000000ff
#define BCHP_M2MC_DEST_CONSTANT_COLOR_BLUE_SHIFT                   0

/***************************************************************************
 *OUTPUT_FEEDER_ENABLE - Output plane enable
 ***************************************************************************/
/* M2MC :: OUTPUT_FEEDER_ENABLE :: reserved0 [31:01] */
#define BCHP_M2MC_OUTPUT_FEEDER_ENABLE_reserved0_MASK              0xfffffffe
#define BCHP_M2MC_OUTPUT_FEEDER_ENABLE_reserved0_SHIFT             1

/* M2MC :: OUTPUT_FEEDER_ENABLE :: ENABLE [00:00] */
#define BCHP_M2MC_OUTPUT_FEEDER_ENABLE_ENABLE_MASK                 0x00000001
#define BCHP_M2MC_OUTPUT_FEEDER_ENABLE_ENABLE_SHIFT                0
#define BCHP_M2MC_OUTPUT_FEEDER_ENABLE_ENABLE_DISABLE              0
#define BCHP_M2MC_OUTPUT_FEEDER_ENABLE_ENABLE_ENABLE               1

/***************************************************************************
 *OUTPUT_SURFACE_ADDR_0 - Output surface 0 address
 ***************************************************************************/
/* M2MC :: OUTPUT_SURFACE_ADDR_0 :: ADDR [31:00] */
#define BCHP_M2MC_OUTPUT_SURFACE_ADDR_0_ADDR_MASK                  0xffffffff
#define BCHP_M2MC_OUTPUT_SURFACE_ADDR_0_ADDR_SHIFT                 0

/***************************************************************************
 *OUTPUT_SURFACE_STRIDE_0 - Output surface 0 STRIDE
 ***************************************************************************/
/* M2MC :: OUTPUT_SURFACE_STRIDE_0 :: reserved0 [31:16] */
#define BCHP_M2MC_OUTPUT_SURFACE_STRIDE_0_reserved0_MASK           0xffff0000
#define BCHP_M2MC_OUTPUT_SURFACE_STRIDE_0_reserved0_SHIFT          16

/* M2MC :: OUTPUT_SURFACE_STRIDE_0 :: STRIDE [15:00] */
#define BCHP_M2MC_OUTPUT_SURFACE_STRIDE_0_STRIDE_MASK              0x0000ffff
#define BCHP_M2MC_OUTPUT_SURFACE_STRIDE_0_STRIDE_SHIFT             0

/***************************************************************************
 *OUTPUT_SURFACE_ADDR_1 - Output surface 1 address
 ***************************************************************************/
/* M2MC :: OUTPUT_SURFACE_ADDR_1 :: ADDR [31:00] */
#define BCHP_M2MC_OUTPUT_SURFACE_ADDR_1_ADDR_MASK                  0xffffffff
#define BCHP_M2MC_OUTPUT_SURFACE_ADDR_1_ADDR_SHIFT                 0

/***************************************************************************
 *OUTPUT_SURFACE_STRIDE_1 - Output surface 1 STRIDE
 ***************************************************************************/
/* M2MC :: OUTPUT_SURFACE_STRIDE_1 :: reserved0 [31:16] */
#define BCHP_M2MC_OUTPUT_SURFACE_STRIDE_1_reserved0_MASK           0xffff0000
#define BCHP_M2MC_OUTPUT_SURFACE_STRIDE_1_reserved0_SHIFT          16

/* M2MC :: OUTPUT_SURFACE_STRIDE_1 :: STRIDE [15:00] */
#define BCHP_M2MC_OUTPUT_SURFACE_STRIDE_1_STRIDE_MASK              0x0000ffff
#define BCHP_M2MC_OUTPUT_SURFACE_STRIDE_1_STRIDE_SHIFT             0

/***************************************************************************
 *OUTPUT_SURFACE_FORMAT_DEF_1 - Output pixel format 1
 ***************************************************************************/
/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_1 :: reserved0 [31:19] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1_reserved0_MASK       0xfff80000
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1_reserved0_SHIFT      19

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_1 :: FORMAT_TYPE [18:16] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1_FORMAT_TYPE_MASK     0x00070000
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1_FORMAT_TYPE_SHIFT    16

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_1 :: CH3_NUM_BITS [15:12] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1_CH3_NUM_BITS_MASK    0x0000f000
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT   12

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_1 :: CH2_NUM_BITS [11:08] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1_CH2_NUM_BITS_MASK    0x00000f00
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT   8

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_1 :: CH1_NUM_BITS [07:04] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1_CH1_NUM_BITS_MASK    0x000000f0
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT   4

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_1 :: CH0_NUM_BITS [03:00] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1_CH0_NUM_BITS_MASK    0x0000000f
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT   0

/***************************************************************************
 *OUTPUT_SURFACE_FORMAT_DEF_2 - Output pixel format 2
 ***************************************************************************/
/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_2 :: reserved0 [31:29] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_reserved0_MASK       0xe0000000
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_reserved0_SHIFT      29

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_2 :: CH3_LSB_POS [28:24] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_CH3_LSB_POS_MASK     0x1f000000
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_CH3_LSB_POS_SHIFT    24

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_2 :: reserved1 [23:21] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_reserved1_MASK       0x00e00000
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_reserved1_SHIFT      21

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_2 :: CH2_LSB_POS [20:16] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_CH2_LSB_POS_MASK     0x001f0000
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_CH2_LSB_POS_SHIFT    16

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_2 :: reserved2 [15:13] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_reserved2_MASK       0x0000e000
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_reserved2_SHIFT      13

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_2 :: CH1_LSB_POS [12:08] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_CH1_LSB_POS_MASK     0x00001f00
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_CH1_LSB_POS_SHIFT    8

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_2 :: reserved3 [07:05] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_reserved3_MASK       0x000000e0
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_reserved3_SHIFT      5

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_2 :: CH0_LSB_POS [04:00] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_CH0_LSB_POS_MASK     0x0000001f
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_2_CH0_LSB_POS_SHIFT    0

/***************************************************************************
 *OUTPUT_SURFACE_FORMAT_DEF_3 - Output pixel format 3
 ***************************************************************************/
/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_3 :: reserved0 [31:17] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_reserved0_MASK       0xfffe0000
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_reserved0_SHIFT      17

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_3 :: DITHER_ENABLE [16:16] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_DITHER_ENABLE_MASK   0x00010000
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_DITHER_ENABLE_SHIFT  16
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_DITHER_ENABLE_DISABLE 0
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_DITHER_ENABLE_ENABLE 1

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_3 :: reserved1 [15:02] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_reserved1_MASK       0x0000fffc
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_reserved1_SHIFT      2

/* M2MC :: OUTPUT_SURFACE_FORMAT_DEF_3 :: CHROMA_FILTER [01:00] */
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_CHROMA_FILTER_MASK   0x00000003
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_CHROMA_FILTER_SHIFT  0
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_CHROMA_FILTER_FILTER 0
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_CHROMA_FILTER_FIRST  1
#define BCHP_M2MC_OUTPUT_SURFACE_FORMAT_DEF_3_CHROMA_FILTER_SECOND 2

/***************************************************************************
 *BLIT_HEADER - Blit header and control
 ***************************************************************************/
/* M2MC :: BLIT_HEADER :: SRC_SCALER_ENABLE [31:31] */
#define BCHP_M2MC_BLIT_HEADER_SRC_SCALER_ENABLE_MASK               0x80000000
#define BCHP_M2MC_BLIT_HEADER_SRC_SCALER_ENABLE_SHIFT              31
#define BCHP_M2MC_BLIT_HEADER_SRC_SCALER_ENABLE_DISABLE            0
#define BCHP_M2MC_BLIT_HEADER_SRC_SCALER_ENABLE_ENABLE             1

/* M2MC :: BLIT_HEADER :: reserved0 [30:25] */
#define BCHP_M2MC_BLIT_HEADER_reserved0_MASK                       0x7e000000
#define BCHP_M2MC_BLIT_HEADER_reserved0_SHIFT                      25

/* M2MC :: BLIT_HEADER :: DEST_COLOR_KEY_ENABLE [24:24] */
#define BCHP_M2MC_BLIT_HEADER_DEST_COLOR_KEY_ENABLE_MASK           0x01000000
#define BCHP_M2MC_BLIT_HEADER_DEST_COLOR_KEY_ENABLE_SHIFT          24
#define BCHP_M2MC_BLIT_HEADER_DEST_COLOR_KEY_ENABLE_DISABLE        0
#define BCHP_M2MC_BLIT_HEADER_DEST_COLOR_KEY_ENABLE_ENABLE         1

/* M2MC :: BLIT_HEADER :: SRC_COLOR_MATRIX_ROUNDING [23:23] */
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_MATRIX_ROUNDING_MASK       0x00800000
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_MATRIX_ROUNDING_SHIFT      23
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_MATRIX_ROUNDING_TRUNCATE   0
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_MATRIX_ROUNDING_NEAREST    1

/* M2MC :: BLIT_HEADER :: SRC_COLOR_MATRIX_ENABLE [22:22] */
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_MATRIX_ENABLE_MASK         0x00400000
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_MATRIX_ENABLE_SHIFT        22
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_MATRIX_ENABLE_DISABLE      0
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_MATRIX_ENABLE_ENABLE       1

/* M2MC :: BLIT_HEADER :: SRC_COLOR_KEY_ENABLE [21:21] */
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_KEY_ENABLE_MASK            0x00200000
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_KEY_ENABLE_SHIFT           21
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_KEY_ENABLE_DISABLE         0
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_KEY_ENABLE_ENABLE          1

/* M2MC :: BLIT_HEADER :: DEST_COLOR_KEY_COMPARE [20:20] */
#define BCHP_M2MC_BLIT_HEADER_DEST_COLOR_KEY_COMPARE_MASK          0x00100000
#define BCHP_M2MC_BLIT_HEADER_DEST_COLOR_KEY_COMPARE_SHIFT         20
#define BCHP_M2MC_BLIT_HEADER_DEST_COLOR_KEY_COMPARE_INCLUSIVE     0
#define BCHP_M2MC_BLIT_HEADER_DEST_COLOR_KEY_COMPARE_EXCUSIVE      1

/* M2MC :: BLIT_HEADER :: SRC_COLOR_KEY_COMPARE [19:19] */
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_KEY_COMPARE_MASK           0x00080000
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_KEY_COMPARE_SHIFT          19
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_KEY_COMPARE_INCLUSIVE      0
#define BCHP_M2MC_BLIT_HEADER_SRC_COLOR_KEY_COMPARE_EXCUSIVE       1

/* M2MC :: BLIT_HEADER :: CBAR_SRC_COLOR [18:16] */
#define BCHP_M2MC_BLIT_HEADER_CBAR_SRC_COLOR_MASK                  0x00070000
#define BCHP_M2MC_BLIT_HEADER_CBAR_SRC_COLOR_SHIFT                 16
#define BCHP_M2MC_BLIT_HEADER_CBAR_SRC_COLOR_SCALE_THEN_KEY_THEN_MATRIX 0
#define BCHP_M2MC_BLIT_HEADER_CBAR_SRC_COLOR_SCALE_THEN_MATRIX_THEN_KEY 1
#define BCHP_M2MC_BLIT_HEADER_CBAR_SRC_COLOR_KEY_THEN_MATRIX_THEN_SCALE 2
#define BCHP_M2MC_BLIT_HEADER_CBAR_SRC_COLOR_KEY_THEN_SCALE_THEN_MATRIX 3
#define BCHP_M2MC_BLIT_HEADER_CBAR_SRC_COLOR_MATRIX_THEN_SCALE_THEN_KEY 4
#define BCHP_M2MC_BLIT_HEADER_CBAR_SRC_COLOR_MATRIX_THEN_KEY_THEN_SCALE 5
#define BCHP_M2MC_BLIT_HEADER_CBAR_SRC_COLOR_BYPASS_ALL            6

/* M2MC :: BLIT_HEADER :: REGISTER_DMA_EVENT_ENABLE [15:15] */
#define BCHP_M2MC_BLIT_HEADER_REGISTER_DMA_EVENT_ENABLE_MASK       0x00008000
#define BCHP_M2MC_BLIT_HEADER_REGISTER_DMA_EVENT_ENABLE_SHIFT      15

/* M2MC :: BLIT_HEADER :: INTERRUPT_ENABLE [14:14] */
#define BCHP_M2MC_BLIT_HEADER_INTERRUPT_ENABLE_MASK                0x00004000
#define BCHP_M2MC_BLIT_HEADER_INTERRUPT_ENABLE_SHIFT               14

/* M2MC :: BLIT_HEADER :: reserved1 [13:01] */
#define BCHP_M2MC_BLIT_HEADER_reserved1_MASK                       0x00003ffe
#define BCHP_M2MC_BLIT_HEADER_reserved1_SHIFT                      1

/* M2MC :: BLIT_HEADER :: FOLLOW_SRC_CLUT_PTR [00:00] */
#define BCHP_M2MC_BLIT_HEADER_FOLLOW_SRC_CLUT_PTR_MASK             0x00000001
#define BCHP_M2MC_BLIT_HEADER_FOLLOW_SRC_CLUT_PTR_SHIFT            0
#define BCHP_M2MC_BLIT_HEADER_FOLLOW_SRC_CLUT_PTR_DISABLE          0
#define BCHP_M2MC_BLIT_HEADER_FOLLOW_SRC_CLUT_PTR_ENABLE           1

/***************************************************************************
 *BLIT_SRC_TOP_LEFT_0 - Top left pixel coordinate in the Source surface 0.
 ***************************************************************************/
/* M2MC :: BLIT_SRC_TOP_LEFT_0 :: reserved0 [31:29] */
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_0_reserved0_MASK               0xe0000000
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_0_reserved0_SHIFT              29

/* M2MC :: BLIT_SRC_TOP_LEFT_0 :: TOP [28:16] */
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_0_TOP_MASK                     0x1fff0000
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_0_TOP_SHIFT                    16

/* M2MC :: BLIT_SRC_TOP_LEFT_0 :: reserved1 [15:13] */
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_0_reserved1_MASK               0x0000e000
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_0_reserved1_SHIFT              13

/* M2MC :: BLIT_SRC_TOP_LEFT_0 :: LEFT [12:00] */
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_0_LEFT_MASK                    0x00001fff
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_0_LEFT_SHIFT                   0

/***************************************************************************
 *BLIT_SRC_SIZE_0 - Pixel width and height of operation in Source surface 0.
 ***************************************************************************/
/* M2MC :: BLIT_SRC_SIZE_0 :: reserved0 [31:29] */
#define BCHP_M2MC_BLIT_SRC_SIZE_0_reserved0_MASK                   0xe0000000
#define BCHP_M2MC_BLIT_SRC_SIZE_0_reserved0_SHIFT                  29

/* M2MC :: BLIT_SRC_SIZE_0 :: SURFACE_WIDTH [28:16] */
#define BCHP_M2MC_BLIT_SRC_SIZE_0_SURFACE_WIDTH_MASK               0x1fff0000
#define BCHP_M2MC_BLIT_SRC_SIZE_0_SURFACE_WIDTH_SHIFT              16

/* M2MC :: BLIT_SRC_SIZE_0 :: reserved1 [15:13] */
#define BCHP_M2MC_BLIT_SRC_SIZE_0_reserved1_MASK                   0x0000e000
#define BCHP_M2MC_BLIT_SRC_SIZE_0_reserved1_SHIFT                  13

/* M2MC :: BLIT_SRC_SIZE_0 :: SURFACE_HEIGHT [12:00] */
#define BCHP_M2MC_BLIT_SRC_SIZE_0_SURFACE_HEIGHT_MASK              0x00001fff
#define BCHP_M2MC_BLIT_SRC_SIZE_0_SURFACE_HEIGHT_SHIFT             0

/***************************************************************************
 *BLIT_SRC_TOP_LEFT_1 - Top left pixel coordinate in the Source surface 1.
 ***************************************************************************/
/* M2MC :: BLIT_SRC_TOP_LEFT_1 :: reserved0 [31:29] */
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_1_reserved0_MASK               0xe0000000
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_1_reserved0_SHIFT              29

/* M2MC :: BLIT_SRC_TOP_LEFT_1 :: TOP [28:16] */
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_1_TOP_MASK                     0x1fff0000
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_1_TOP_SHIFT                    16

/* M2MC :: BLIT_SRC_TOP_LEFT_1 :: reserved1 [15:13] */
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_1_reserved1_MASK               0x0000e000
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_1_reserved1_SHIFT              13

/* M2MC :: BLIT_SRC_TOP_LEFT_1 :: LEFT [12:00] */
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_1_LEFT_MASK                    0x00001fff
#define BCHP_M2MC_BLIT_SRC_TOP_LEFT_1_LEFT_SHIFT                   0

/***************************************************************************
 *BLIT_SRC_SIZE_1 - Pixel width and height of operation in Source surface 1.
 ***************************************************************************/
/* M2MC :: BLIT_SRC_SIZE_1 :: reserved0 [31:29] */
#define BCHP_M2MC_BLIT_SRC_SIZE_1_reserved0_MASK                   0xe0000000
#define BCHP_M2MC_BLIT_SRC_SIZE_1_reserved0_SHIFT                  29

/* M2MC :: BLIT_SRC_SIZE_1 :: SURFACE_WIDTH [28:16] */
#define BCHP_M2MC_BLIT_SRC_SIZE_1_SURFACE_WIDTH_MASK               0x1fff0000
#define BCHP_M2MC_BLIT_SRC_SIZE_1_SURFACE_WIDTH_SHIFT              16

/* M2MC :: BLIT_SRC_SIZE_1 :: reserved1 [15:13] */
#define BCHP_M2MC_BLIT_SRC_SIZE_1_reserved1_MASK                   0x0000e000
#define BCHP_M2MC_BLIT_SRC_SIZE_1_reserved1_SHIFT                  13

/* M2MC :: BLIT_SRC_SIZE_1 :: SURFACE_HEIGHT [12:00] */
#define BCHP_M2MC_BLIT_SRC_SIZE_1_SURFACE_HEIGHT_MASK              0x00001fff
#define BCHP_M2MC_BLIT_SRC_SIZE_1_SURFACE_HEIGHT_SHIFT             0

/***************************************************************************
 *BLIT_SRC_STRIPE_HEIGHT_WIDTH_0 - width and height of stripe for surface 0 for the decoded frame image format.
 ***************************************************************************/
/* M2MC :: BLIT_SRC_STRIPE_HEIGHT_WIDTH_0 :: reserved0 [31:30] */
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_0_reserved0_MASK    0xc0000000
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_0_reserved0_SHIFT   30

/* M2MC :: BLIT_SRC_STRIPE_HEIGHT_WIDTH_0 :: STRIPE_HEIGHT [29:16] */
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_0_STRIPE_HEIGHT_MASK 0x3fff0000
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_0_STRIPE_HEIGHT_SHIFT 16

/* M2MC :: BLIT_SRC_STRIPE_HEIGHT_WIDTH_0 :: reserved1 [15:01] */
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_0_reserved1_MASK    0x0000fffe
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_0_reserved1_SHIFT   1

/* M2MC :: BLIT_SRC_STRIPE_HEIGHT_WIDTH_0 :: STRIPE_WIDTH [00:00] */
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_0_STRIPE_WIDTH_MASK 0x00000001
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_0_STRIPE_WIDTH_SHIFT 0

/***************************************************************************
 *BLIT_SRC_STRIPE_HEIGHT_WIDTH_1 - width and height of stripe for surface 1 for the decoded frame image format.
 ***************************************************************************/
/* M2MC :: BLIT_SRC_STRIPE_HEIGHT_WIDTH_1 :: reserved0 [31:30] */
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_1_reserved0_MASK    0xc0000000
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_1_reserved0_SHIFT   30

/* M2MC :: BLIT_SRC_STRIPE_HEIGHT_WIDTH_1 :: STRIPE_HEIGHT [29:16] */
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_1_STRIPE_HEIGHT_MASK 0x3fff0000
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_1_STRIPE_HEIGHT_SHIFT 16

/* M2MC :: BLIT_SRC_STRIPE_HEIGHT_WIDTH_1 :: reserved1 [15:01] */
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_1_reserved1_MASK    0x0000fffe
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_1_reserved1_SHIFT   1

/* M2MC :: BLIT_SRC_STRIPE_HEIGHT_WIDTH_1 :: STRIPE_WIDTH [00:00] */
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_1_STRIPE_WIDTH_MASK 0x00000001
#define BCHP_M2MC_BLIT_SRC_STRIPE_HEIGHT_WIDTH_1_STRIPE_WIDTH_SHIFT 0

/***************************************************************************
 *BLIT_DEST_TOP_LEFT - Top left pixel coordinate in the Destination
 ***************************************************************************/
/* M2MC :: BLIT_DEST_TOP_LEFT :: reserved0 [31:29] */
#define BCHP_M2MC_BLIT_DEST_TOP_LEFT_reserved0_MASK                0xe0000000
#define BCHP_M2MC_BLIT_DEST_TOP_LEFT_reserved0_SHIFT               29

/* M2MC :: BLIT_DEST_TOP_LEFT :: TOP [28:16] */
#define BCHP_M2MC_BLIT_DEST_TOP_LEFT_TOP_MASK                      0x1fff0000
#define BCHP_M2MC_BLIT_DEST_TOP_LEFT_TOP_SHIFT                     16

/* M2MC :: BLIT_DEST_TOP_LEFT :: reserved1 [15:13] */
#define BCHP_M2MC_BLIT_DEST_TOP_LEFT_reserved1_MASK                0x0000e000
#define BCHP_M2MC_BLIT_DEST_TOP_LEFT_reserved1_SHIFT               13

/* M2MC :: BLIT_DEST_TOP_LEFT :: LEFT [12:00] */
#define BCHP_M2MC_BLIT_DEST_TOP_LEFT_LEFT_MASK                     0x00001fff
#define BCHP_M2MC_BLIT_DEST_TOP_LEFT_LEFT_SHIFT                    0

/***************************************************************************
 *BLIT_DEST_SIZE - Pixel width and height of operation in destination
 ***************************************************************************/
/* M2MC :: BLIT_DEST_SIZE :: reserved0 [31:29] */
#define BCHP_M2MC_BLIT_DEST_SIZE_reserved0_MASK                    0xe0000000
#define BCHP_M2MC_BLIT_DEST_SIZE_reserved0_SHIFT                   29

/* M2MC :: BLIT_DEST_SIZE :: SURFACE_WIDTH [28:16] */
#define BCHP_M2MC_BLIT_DEST_SIZE_SURFACE_WIDTH_MASK                0x1fff0000
#define BCHP_M2MC_BLIT_DEST_SIZE_SURFACE_WIDTH_SHIFT               16

/* M2MC :: BLIT_DEST_SIZE :: reserved1 [15:13] */
#define BCHP_M2MC_BLIT_DEST_SIZE_reserved1_MASK                    0x0000e000
#define BCHP_M2MC_BLIT_DEST_SIZE_reserved1_SHIFT                   13

/* M2MC :: BLIT_DEST_SIZE :: SURFACE_HEIGHT [12:00] */
#define BCHP_M2MC_BLIT_DEST_SIZE_SURFACE_HEIGHT_MASK               0x00001fff
#define BCHP_M2MC_BLIT_DEST_SIZE_SURFACE_HEIGHT_SHIFT              0

/***************************************************************************
 *BLIT_OUTPUT_TOP_LEFT - Top left pixel coordinate in the Output
 ***************************************************************************/
/* M2MC :: BLIT_OUTPUT_TOP_LEFT :: reserved0 [31:29] */
#define BCHP_M2MC_BLIT_OUTPUT_TOP_LEFT_reserved0_MASK              0xe0000000
#define BCHP_M2MC_BLIT_OUTPUT_TOP_LEFT_reserved0_SHIFT             29

/* M2MC :: BLIT_OUTPUT_TOP_LEFT :: TOP [28:16] */
#define BCHP_M2MC_BLIT_OUTPUT_TOP_LEFT_TOP_MASK                    0x1fff0000
#define BCHP_M2MC_BLIT_OUTPUT_TOP_LEFT_TOP_SHIFT                   16

/* M2MC :: BLIT_OUTPUT_TOP_LEFT :: reserved1 [15:13] */
#define BCHP_M2MC_BLIT_OUTPUT_TOP_LEFT_reserved1_MASK              0x0000e000
#define BCHP_M2MC_BLIT_OUTPUT_TOP_LEFT_reserved1_SHIFT             13

/* M2MC :: BLIT_OUTPUT_TOP_LEFT :: LEFT [12:00] */
#define BCHP_M2MC_BLIT_OUTPUT_TOP_LEFT_LEFT_MASK                   0x00001fff
#define BCHP_M2MC_BLIT_OUTPUT_TOP_LEFT_LEFT_SHIFT                  0

/***************************************************************************
 *BLIT_OUTPUT_SIZE - Pixel width and height of operation in the Output
 ***************************************************************************/
/* M2MC :: BLIT_OUTPUT_SIZE :: reserved0 [31:29] */
#define BCHP_M2MC_BLIT_OUTPUT_SIZE_reserved0_MASK                  0xe0000000
#define BCHP_M2MC_BLIT_OUTPUT_SIZE_reserved0_SHIFT                 29

/* M2MC :: BLIT_OUTPUT_SIZE :: SURFACE_WIDTH [28:16] */
#define BCHP_M2MC_BLIT_OUTPUT_SIZE_SURFACE_WIDTH_MASK              0x1fff0000
#define BCHP_M2MC_BLIT_OUTPUT_SIZE_SURFACE_WIDTH_SHIFT             16

/* M2MC :: BLIT_OUTPUT_SIZE :: reserved1 [15:13] */
#define BCHP_M2MC_BLIT_OUTPUT_SIZE_reserved1_MASK                  0x0000e000
#define BCHP_M2MC_BLIT_OUTPUT_SIZE_reserved1_SHIFT                 13

/* M2MC :: BLIT_OUTPUT_SIZE :: SURFACE_HEIGHT [12:00] */
#define BCHP_M2MC_BLIT_OUTPUT_SIZE_SURFACE_HEIGHT_MASK             0x00001fff
#define BCHP_M2MC_BLIT_OUTPUT_SIZE_SURFACE_HEIGHT_SHIFT            0

/***************************************************************************
 *BLIT_INPUT_STRIPE_WIDTH_0 - Pixel width of input stripe when striping for surface 0
 ***************************************************************************/
/* M2MC :: BLIT_INPUT_STRIPE_WIDTH_0 :: reserved0 [31:28] */
#define BCHP_M2MC_BLIT_INPUT_STRIPE_WIDTH_0_reserved0_MASK         0xf0000000
#define BCHP_M2MC_BLIT_INPUT_STRIPE_WIDTH_0_reserved0_SHIFT        28

/* M2MC :: BLIT_INPUT_STRIPE_WIDTH_0 :: STRIPE_WIDTH [27:00] */
#define BCHP_M2MC_BLIT_INPUT_STRIPE_WIDTH_0_STRIPE_WIDTH_MASK      0x0fffffff
#define BCHP_M2MC_BLIT_INPUT_STRIPE_WIDTH_0_STRIPE_WIDTH_SHIFT     0

/***************************************************************************
 *BLIT_INPUT_STRIPE_WIDTH_1 - Pixel width of input stripe when striping for surface 1
 ***************************************************************************/
/* M2MC :: BLIT_INPUT_STRIPE_WIDTH_1 :: reserved0 [31:28] */
#define BCHP_M2MC_BLIT_INPUT_STRIPE_WIDTH_1_reserved0_MASK         0xf0000000
#define BCHP_M2MC_BLIT_INPUT_STRIPE_WIDTH_1_reserved0_SHIFT        28

/* M2MC :: BLIT_INPUT_STRIPE_WIDTH_1 :: STRIPE_WIDTH [27:00] */
#define BCHP_M2MC_BLIT_INPUT_STRIPE_WIDTH_1_STRIPE_WIDTH_MASK      0x0fffffff
#define BCHP_M2MC_BLIT_INPUT_STRIPE_WIDTH_1_STRIPE_WIDTH_SHIFT     0

/***************************************************************************
 *BLIT_OUTPUT_STRIPE_WIDTH - Pixel width of output stripe when striping
 ***************************************************************************/
/* M2MC :: BLIT_OUTPUT_STRIPE_WIDTH :: reserved0 [31:12] */
#define BCHP_M2MC_BLIT_OUTPUT_STRIPE_WIDTH_reserved0_MASK          0xfffff000
#define BCHP_M2MC_BLIT_OUTPUT_STRIPE_WIDTH_reserved0_SHIFT         12

/* M2MC :: BLIT_OUTPUT_STRIPE_WIDTH :: STRIPE_WIDTH [11:00] */
#define BCHP_M2MC_BLIT_OUTPUT_STRIPE_WIDTH_STRIPE_WIDTH_MASK       0x00000fff
#define BCHP_M2MC_BLIT_OUTPUT_STRIPE_WIDTH_STRIPE_WIDTH_SHIFT      0

/***************************************************************************
 *BLIT_STRIPE_OVERLAP_0 - Pixel width of stripe overlap when striping for surface 0.
 ***************************************************************************/
/* M2MC :: BLIT_STRIPE_OVERLAP_0 :: reserved0 [31:12] */
#define BCHP_M2MC_BLIT_STRIPE_OVERLAP_0_reserved0_MASK             0xfffff000
#define BCHP_M2MC_BLIT_STRIPE_OVERLAP_0_reserved0_SHIFT            12

/* M2MC :: BLIT_STRIPE_OVERLAP_0 :: STRIPE_WIDTH [11:00] */
#define BCHP_M2MC_BLIT_STRIPE_OVERLAP_0_STRIPE_WIDTH_MASK          0x00000fff
#define BCHP_M2MC_BLIT_STRIPE_OVERLAP_0_STRIPE_WIDTH_SHIFT         0

/***************************************************************************
 *BLIT_STRIPE_OVERLAP_1 - Pixel width of stripe overlap when striping for surface 1.
 ***************************************************************************/
/* M2MC :: BLIT_STRIPE_OVERLAP_1 :: reserved0 [31:12] */
#define BCHP_M2MC_BLIT_STRIPE_OVERLAP_1_reserved0_MASK             0xfffff000
#define BCHP_M2MC_BLIT_STRIPE_OVERLAP_1_reserved0_SHIFT            12

/* M2MC :: BLIT_STRIPE_OVERLAP_1 :: STRIPE_WIDTH [11:00] */
#define BCHP_M2MC_BLIT_STRIPE_OVERLAP_1_STRIPE_WIDTH_MASK          0x00000fff
#define BCHP_M2MC_BLIT_STRIPE_OVERLAP_1_STRIPE_WIDTH_SHIFT         0

/***************************************************************************
 *BLIT_CTRL - Blit control
 ***************************************************************************/
/* M2MC :: BLIT_CTRL :: reserved0 [31:17] */
#define BCHP_M2MC_BLIT_CTRL_reserved0_MASK                         0xfffe0000
#define BCHP_M2MC_BLIT_CTRL_reserved0_SHIFT                        17

/* M2MC :: BLIT_CTRL :: STRIPE_ENABLE [16:16] */
#define BCHP_M2MC_BLIT_CTRL_STRIPE_ENABLE_MASK                     0x00010000
#define BCHP_M2MC_BLIT_CTRL_STRIPE_ENABLE_SHIFT                    16
#define BCHP_M2MC_BLIT_CTRL_STRIPE_ENABLE_DISABLE                  0
#define BCHP_M2MC_BLIT_CTRL_STRIPE_ENABLE_ENABLE                   1

/* M2MC :: BLIT_CTRL :: reserved1 [15:06] */
#define BCHP_M2MC_BLIT_CTRL_reserved1_MASK                         0x0000ffc0
#define BCHP_M2MC_BLIT_CTRL_reserved1_SHIFT                        6

/* M2MC :: BLIT_CTRL :: OUTPUT_V_DIRECTION [05:05] */
#define BCHP_M2MC_BLIT_CTRL_OUTPUT_V_DIRECTION_MASK                0x00000020
#define BCHP_M2MC_BLIT_CTRL_OUTPUT_V_DIRECTION_SHIFT               5
#define BCHP_M2MC_BLIT_CTRL_OUTPUT_V_DIRECTION_BOTTOM_TO_TOP       1
#define BCHP_M2MC_BLIT_CTRL_OUTPUT_V_DIRECTION_TOP_TO_BOTTOM       0

/* M2MC :: BLIT_CTRL :: OUTPUT_H_DIRECTION [04:04] */
#define BCHP_M2MC_BLIT_CTRL_OUTPUT_H_DIRECTION_MASK                0x00000010
#define BCHP_M2MC_BLIT_CTRL_OUTPUT_H_DIRECTION_SHIFT               4
#define BCHP_M2MC_BLIT_CTRL_OUTPUT_H_DIRECTION_RIGHT_TO_LEFT       1
#define BCHP_M2MC_BLIT_CTRL_OUTPUT_H_DIRECTION_LEFT_TO_RIGHT       0

/* M2MC :: BLIT_CTRL :: DEST_V_DIRECTION [03:03] */
#define BCHP_M2MC_BLIT_CTRL_DEST_V_DIRECTION_MASK                  0x00000008
#define BCHP_M2MC_BLIT_CTRL_DEST_V_DIRECTION_SHIFT                 3
#define BCHP_M2MC_BLIT_CTRL_DEST_V_DIRECTION_BOTTOM_TO_TOP         1
#define BCHP_M2MC_BLIT_CTRL_DEST_V_DIRECTION_TOP_TO_BOTTOM         0

/* M2MC :: BLIT_CTRL :: DEST_H_DIRECTION [02:02] */
#define BCHP_M2MC_BLIT_CTRL_DEST_H_DIRECTION_MASK                  0x00000004
#define BCHP_M2MC_BLIT_CTRL_DEST_H_DIRECTION_SHIFT                 2
#define BCHP_M2MC_BLIT_CTRL_DEST_H_DIRECTION_RIGHT_TO_LEFT         1
#define BCHP_M2MC_BLIT_CTRL_DEST_H_DIRECTION_LEFT_TO_RIGHT         0

/* M2MC :: BLIT_CTRL :: SRC_V_DIRECTION [01:01] */
#define BCHP_M2MC_BLIT_CTRL_SRC_V_DIRECTION_MASK                   0x00000002
#define BCHP_M2MC_BLIT_CTRL_SRC_V_DIRECTION_SHIFT                  1
#define BCHP_M2MC_BLIT_CTRL_SRC_V_DIRECTION_BOTTOM_TO_TOP          1
#define BCHP_M2MC_BLIT_CTRL_SRC_V_DIRECTION_TOP_TO_BOTTOM          0

/* M2MC :: BLIT_CTRL :: SRC_H_DIRECTION [00:00] */
#define BCHP_M2MC_BLIT_CTRL_SRC_H_DIRECTION_MASK                   0x00000001
#define BCHP_M2MC_BLIT_CTRL_SRC_H_DIRECTION_SHIFT                  0
#define BCHP_M2MC_BLIT_CTRL_SRC_H_DIRECTION_RIGHT_TO_LEFT          1
#define BCHP_M2MC_BLIT_CTRL_SRC_H_DIRECTION_LEFT_TO_RIGHT          0

/***************************************************************************
 *SCALER_CTRL - Scaler control
 ***************************************************************************/
/* M2MC :: SCALER_CTRL :: reserved0 [31:29] */
#define BCHP_M2MC_SCALER_CTRL_reserved0_MASK                       0xe0000000
#define BCHP_M2MC_SCALER_CTRL_reserved0_SHIFT                      29

/* M2MC :: SCALER_CTRL :: ALPHA_PRE_MULTIPLY_ENABLE [28:28] */
#define BCHP_M2MC_SCALER_CTRL_ALPHA_PRE_MULTIPLY_ENABLE_MASK       0x10000000
#define BCHP_M2MC_SCALER_CTRL_ALPHA_PRE_MULTIPLY_ENABLE_SHIFT      28
#define BCHP_M2MC_SCALER_CTRL_ALPHA_PRE_MULTIPLY_ENABLE_DISABLE    0
#define BCHP_M2MC_SCALER_CTRL_ALPHA_PRE_MULTIPLY_ENABLE_ENABLE     1

/* M2MC :: SCALER_CTRL :: ALPHA_PRE_MULTIPLY_OFFSET_EN [27:27] */
#define BCHP_M2MC_SCALER_CTRL_ALPHA_PRE_MULTIPLY_OFFSET_EN_MASK    0x08000000
#define BCHP_M2MC_SCALER_CTRL_ALPHA_PRE_MULTIPLY_OFFSET_EN_SHIFT   27
#define BCHP_M2MC_SCALER_CTRL_ALPHA_PRE_MULTIPLY_OFFSET_EN_DISABLE 0
#define BCHP_M2MC_SCALER_CTRL_ALPHA_PRE_MULTIPLY_OFFSET_EN_ENABLE  1

/* M2MC :: SCALER_CTRL :: CLUT_SCALE_MODE [26:26] */
#define BCHP_M2MC_SCALER_CTRL_CLUT_SCALE_MODE_MASK                 0x04000000
#define BCHP_M2MC_SCALER_CTRL_CLUT_SCALE_MODE_SHIFT                26
#define BCHP_M2MC_SCALER_CTRL_CLUT_SCALE_MODE_DISABLE              0
#define BCHP_M2MC_SCALER_CTRL_CLUT_SCALE_MODE_ENABLE               1

/* M2MC :: SCALER_CTRL :: ALPHA_PRE_MULTIPLY [25:25] */
#define BCHP_M2MC_SCALER_CTRL_ALPHA_PRE_MULTIPLY_MASK              0x02000000
#define BCHP_M2MC_SCALER_CTRL_ALPHA_PRE_MULTIPLY_SHIFT             25
#define BCHP_M2MC_SCALER_CTRL_ALPHA_PRE_MULTIPLY_DISABLE           0
#define BCHP_M2MC_SCALER_CTRL_ALPHA_PRE_MULTIPLY_ENABLE            1

/* M2MC :: SCALER_CTRL :: OFFSET_ADJUST [24:24] */
#define BCHP_M2MC_SCALER_CTRL_OFFSET_ADJUST_MASK                   0x01000000
#define BCHP_M2MC_SCALER_CTRL_OFFSET_ADJUST_SHIFT                  24
#define BCHP_M2MC_SCALER_CTRL_OFFSET_ADJUST_DISABLE                0
#define BCHP_M2MC_SCALER_CTRL_OFFSET_ADJUST_ENABLE                 1

/* M2MC :: SCALER_CTRL :: reserved1 [23:17] */
#define BCHP_M2MC_SCALER_CTRL_reserved1_MASK                       0x00fe0000
#define BCHP_M2MC_SCALER_CTRL_reserved1_SHIFT                      17

/* M2MC :: SCALER_CTRL :: ROUNDING_MODE [16:16] */
#define BCHP_M2MC_SCALER_CTRL_ROUNDING_MODE_MASK                   0x00010000
#define BCHP_M2MC_SCALER_CTRL_ROUNDING_MODE_SHIFT                  16
#define BCHP_M2MC_SCALER_CTRL_ROUNDING_MODE_TRUNCATE               0
#define BCHP_M2MC_SCALER_CTRL_ROUNDING_MODE_NEAREST                1

/* M2MC :: SCALER_CTRL :: reserved2 [15:05] */
#define BCHP_M2MC_SCALER_CTRL_reserved2_MASK                       0x0000ffe0
#define BCHP_M2MC_SCALER_CTRL_reserved2_SHIFT                      5

/* M2MC :: SCALER_CTRL :: HORIZ_SCALER_ENABLE [04:04] */
#define BCHP_M2MC_SCALER_CTRL_HORIZ_SCALER_ENABLE_MASK             0x00000010
#define BCHP_M2MC_SCALER_CTRL_HORIZ_SCALER_ENABLE_SHIFT            4
#define BCHP_M2MC_SCALER_CTRL_HORIZ_SCALER_ENABLE_DISABLE          0
#define BCHP_M2MC_SCALER_CTRL_HORIZ_SCALER_ENABLE_ENABLE           1

/* M2MC :: SCALER_CTRL :: reserved3 [03:03] */
#define BCHP_M2MC_SCALER_CTRL_reserved3_MASK                       0x00000008
#define BCHP_M2MC_SCALER_CTRL_reserved3_SHIFT                      3

/* M2MC :: SCALER_CTRL :: VERT_SCALER_ENABLE [02:02] */
#define BCHP_M2MC_SCALER_CTRL_VERT_SCALER_ENABLE_MASK              0x00000004
#define BCHP_M2MC_SCALER_CTRL_VERT_SCALER_ENABLE_SHIFT             2
#define BCHP_M2MC_SCALER_CTRL_VERT_SCALER_ENABLE_DISABLE           0
#define BCHP_M2MC_SCALER_CTRL_VERT_SCALER_ENABLE_ENABLE            1

/* M2MC :: SCALER_CTRL :: SCALER_ORDER [01:01] */
#define BCHP_M2MC_SCALER_CTRL_SCALER_ORDER_MASK                    0x00000002
#define BCHP_M2MC_SCALER_CTRL_SCALER_ORDER_SHIFT                   1
#define BCHP_M2MC_SCALER_CTRL_SCALER_ORDER_VERT_THEN_HORIZ         0
#define BCHP_M2MC_SCALER_CTRL_SCALER_ORDER_HORIZ_THEN_VERT         1

/* M2MC :: SCALER_CTRL :: reserved4 [00:00] */
#define BCHP_M2MC_SCALER_CTRL_reserved4_MASK                       0x00000001
#define BCHP_M2MC_SCALER_CTRL_reserved4_SHIFT                      0

/***************************************************************************
 *HORIZ_AVERAGER_COUNT - Horizontal averager control count
 ***************************************************************************/
/* M2MC :: HORIZ_AVERAGER_COUNT :: reserved0 [31:01] */
#define BCHP_M2MC_HORIZ_AVERAGER_COUNT_reserved0_MASK              0xfffffffe
#define BCHP_M2MC_HORIZ_AVERAGER_COUNT_reserved0_SHIFT             1

/* M2MC :: HORIZ_AVERAGER_COUNT :: DUMMY_COUNT [00:00] */
#define BCHP_M2MC_HORIZ_AVERAGER_COUNT_DUMMY_COUNT_MASK            0x00000001
#define BCHP_M2MC_HORIZ_AVERAGER_COUNT_DUMMY_COUNT_SHIFT           0

/***************************************************************************
 *HORIZ_AVERAGER_COEFF - Horizontal averager control coefficient
 ***************************************************************************/
/* M2MC :: HORIZ_AVERAGER_COEFF :: reserved0 [31:01] */
#define BCHP_M2MC_HORIZ_AVERAGER_COEFF_reserved0_MASK              0xfffffffe
#define BCHP_M2MC_HORIZ_AVERAGER_COEFF_reserved0_SHIFT             1

/* M2MC :: HORIZ_AVERAGER_COEFF :: DUMMY_COEFF [00:00] */
#define BCHP_M2MC_HORIZ_AVERAGER_COEFF_DUMMY_COEFF_MASK            0x00000001
#define BCHP_M2MC_HORIZ_AVERAGER_COEFF_DUMMY_COEFF_SHIFT           0

/***************************************************************************
 *VERT_AVERAGER_COUNT - Vertical averager control count
 ***************************************************************************/
/* M2MC :: VERT_AVERAGER_COUNT :: reserved0 [31:01] */
#define BCHP_M2MC_VERT_AVERAGER_COUNT_reserved0_MASK               0xfffffffe
#define BCHP_M2MC_VERT_AVERAGER_COUNT_reserved0_SHIFT              1

/* M2MC :: VERT_AVERAGER_COUNT :: DUMMY_COUNT [00:00] */
#define BCHP_M2MC_VERT_AVERAGER_COUNT_DUMMY_COUNT_MASK             0x00000001
#define BCHP_M2MC_VERT_AVERAGER_COUNT_DUMMY_COUNT_SHIFT            0

/***************************************************************************
 *VERT_AVERAGER_COEFF - Vertical averager control coefficient
 ***************************************************************************/
/* M2MC :: VERT_AVERAGER_COEFF :: reserved0 [31:01] */
#define BCHP_M2MC_VERT_AVERAGER_COEFF_reserved0_MASK               0xfffffffe
#define BCHP_M2MC_VERT_AVERAGER_COEFF_reserved0_SHIFT              1

/* M2MC :: VERT_AVERAGER_COEFF :: DUMMY_COEFF [00:00] */
#define BCHP_M2MC_VERT_AVERAGER_COEFF_DUMMY_COEFF_MASK             0x00000001
#define BCHP_M2MC_VERT_AVERAGER_COEFF_DUMMY_COEFF_SHIFT            0

/***************************************************************************
 *HORIZ_SCALER_0_INITIAL_PHASE - Horizontal scaler 0 initial phase
 ***************************************************************************/
/* M2MC :: HORIZ_SCALER_0_INITIAL_PHASE :: reserved0 [31:24] */
#define BCHP_M2MC_HORIZ_SCALER_0_INITIAL_PHASE_reserved0_MASK      0xff000000
#define BCHP_M2MC_HORIZ_SCALER_0_INITIAL_PHASE_reserved0_SHIFT     24

/* M2MC :: HORIZ_SCALER_0_INITIAL_PHASE :: PHASE [23:00] */
#define BCHP_M2MC_HORIZ_SCALER_0_INITIAL_PHASE_PHASE_MASK          0x00ffffff
#define BCHP_M2MC_HORIZ_SCALER_0_INITIAL_PHASE_PHASE_SHIFT         0

/***************************************************************************
 *HORIZ_SCALER_0_STEP - Horizontal scaler 0 step
 ***************************************************************************/
/* M2MC :: HORIZ_SCALER_0_STEP :: reserved0 [31:24] */
#define BCHP_M2MC_HORIZ_SCALER_0_STEP_reserved0_MASK               0xff000000
#define BCHP_M2MC_HORIZ_SCALER_0_STEP_reserved0_SHIFT              24

/* M2MC :: HORIZ_SCALER_0_STEP :: STEP [23:00] */
#define BCHP_M2MC_HORIZ_SCALER_0_STEP_STEP_MASK                    0x00ffffff
#define BCHP_M2MC_HORIZ_SCALER_0_STEP_STEP_SHIFT                   0

/***************************************************************************
 *HORIZ_SCALER_1_INITIAL_PHASE - Horizontal scaler 1 initial phase
 ***************************************************************************/
/* M2MC :: HORIZ_SCALER_1_INITIAL_PHASE :: reserved0 [31:24] */
#define BCHP_M2MC_HORIZ_SCALER_1_INITIAL_PHASE_reserved0_MASK      0xff000000
#define BCHP_M2MC_HORIZ_SCALER_1_INITIAL_PHASE_reserved0_SHIFT     24

/* M2MC :: HORIZ_SCALER_1_INITIAL_PHASE :: PHASE [23:00] */
#define BCHP_M2MC_HORIZ_SCALER_1_INITIAL_PHASE_PHASE_MASK          0x00ffffff
#define BCHP_M2MC_HORIZ_SCALER_1_INITIAL_PHASE_PHASE_SHIFT         0

/***************************************************************************
 *HORIZ_SCALER_1_STEP - Horizontal scaler 1 step
 ***************************************************************************/
/* M2MC :: HORIZ_SCALER_1_STEP :: reserved0 [31:24] */
#define BCHP_M2MC_HORIZ_SCALER_1_STEP_reserved0_MASK               0xff000000
#define BCHP_M2MC_HORIZ_SCALER_1_STEP_reserved0_SHIFT              24

/* M2MC :: HORIZ_SCALER_1_STEP :: STEP [23:00] */
#define BCHP_M2MC_HORIZ_SCALER_1_STEP_STEP_MASK                    0x00ffffff
#define BCHP_M2MC_HORIZ_SCALER_1_STEP_STEP_SHIFT                   0

/***************************************************************************
 *VERT_SCALER_0_INITIAL_PHASE - Vertical scaler 0 initial phase
 ***************************************************************************/
/* M2MC :: VERT_SCALER_0_INITIAL_PHASE :: reserved0 [31:24] */
#define BCHP_M2MC_VERT_SCALER_0_INITIAL_PHASE_reserved0_MASK       0xff000000
#define BCHP_M2MC_VERT_SCALER_0_INITIAL_PHASE_reserved0_SHIFT      24

/* M2MC :: VERT_SCALER_0_INITIAL_PHASE :: PHASE [23:00] */
#define BCHP_M2MC_VERT_SCALER_0_INITIAL_PHASE_PHASE_MASK           0x00ffffff
#define BCHP_M2MC_VERT_SCALER_0_INITIAL_PHASE_PHASE_SHIFT          0

/***************************************************************************
 *VERT_SCALER_0_STEP - Vertical scaler 0 step
 ***************************************************************************/
/* M2MC :: VERT_SCALER_0_STEP :: reserved0 [31:24] */
#define BCHP_M2MC_VERT_SCALER_0_STEP_reserved0_MASK                0xff000000
#define BCHP_M2MC_VERT_SCALER_0_STEP_reserved0_SHIFT               24

/* M2MC :: VERT_SCALER_0_STEP :: STEP [23:00] */
#define BCHP_M2MC_VERT_SCALER_0_STEP_STEP_MASK                     0x00ffffff
#define BCHP_M2MC_VERT_SCALER_0_STEP_STEP_SHIFT                    0

/***************************************************************************
 *VERT_SCALER_1_INITIAL_PHASE - Vertical scaler 1 initial phase
 ***************************************************************************/
/* M2MC :: VERT_SCALER_1_INITIAL_PHASE :: reserved0 [31:24] */
#define BCHP_M2MC_VERT_SCALER_1_INITIAL_PHASE_reserved0_MASK       0xff000000
#define BCHP_M2MC_VERT_SCALER_1_INITIAL_PHASE_reserved0_SHIFT      24

/* M2MC :: VERT_SCALER_1_INITIAL_PHASE :: PHASE [23:00] */
#define BCHP_M2MC_VERT_SCALER_1_INITIAL_PHASE_PHASE_MASK           0x00ffffff
#define BCHP_M2MC_VERT_SCALER_1_INITIAL_PHASE_PHASE_SHIFT          0

/***************************************************************************
 *VERT_SCALER_1_STEP - Vertical scaler 1 step
 ***************************************************************************/
/* M2MC :: VERT_SCALER_1_STEP :: reserved0 [31:24] */
#define BCHP_M2MC_VERT_SCALER_1_STEP_reserved0_MASK                0xff000000
#define BCHP_M2MC_VERT_SCALER_1_STEP_reserved0_SHIFT               24

/* M2MC :: VERT_SCALER_1_STEP :: STEP [23:00] */
#define BCHP_M2MC_VERT_SCALER_1_STEP_STEP_MASK                     0x00ffffff
#define BCHP_M2MC_VERT_SCALER_1_STEP_STEP_SHIFT                    0

/***************************************************************************
 *BLEND_COLOR_OP - Color blend operation descriptor
 ***************************************************************************/
/* M2MC :: BLEND_COLOR_OP :: reserved0 [31:27] */
#define BCHP_M2MC_BLEND_COLOR_OP_reserved0_MASK                    0xf8000000
#define BCHP_M2MC_BLEND_COLOR_OP_reserved0_SHIFT                   27

/* M2MC :: BLEND_COLOR_OP :: SUBTRACT_E [26:26] */
#define BCHP_M2MC_BLEND_COLOR_OP_SUBTRACT_E_MASK                   0x04000000
#define BCHP_M2MC_BLEND_COLOR_OP_SUBTRACT_E_SHIFT                  26

/* M2MC :: BLEND_COLOR_OP :: OP_E_INV [25:25] */
#define BCHP_M2MC_BLEND_COLOR_OP_OP_E_INV_MASK                     0x02000000
#define BCHP_M2MC_BLEND_COLOR_OP_OP_E_INV_SHIFT                    25

/* M2MC :: BLEND_COLOR_OP :: reserved1 [24:24] */
#define BCHP_M2MC_BLEND_COLOR_OP_reserved1_MASK                    0x01000000
#define BCHP_M2MC_BLEND_COLOR_OP_reserved1_SHIFT                   24

/* M2MC :: BLEND_COLOR_OP :: OP_E [23:21] */
#define BCHP_M2MC_BLEND_COLOR_OP_OP_E_MASK                         0x00e00000
#define BCHP_M2MC_BLEND_COLOR_OP_OP_E_SHIFT                        21
#define BCHP_M2MC_BLEND_COLOR_OP_OP_E_ZERO                         0
#define BCHP_M2MC_BLEND_COLOR_OP_OP_E_SOURCE_COLOR                 1
#define BCHP_M2MC_BLEND_COLOR_OP_OP_E_DEST_COLOR                   2
#define BCHP_M2MC_BLEND_COLOR_OP_OP_E_CONSTANT_COLOR               3
#define BCHP_M2MC_BLEND_COLOR_OP_OP_E_HALF                         4
#define BCHP_M2MC_BLEND_COLOR_OP_OP_E_SOURCE_ALPHA                 5
#define BCHP_M2MC_BLEND_COLOR_OP_OP_E_DEST_ALPHA                   6
#define BCHP_M2MC_BLEND_COLOR_OP_OP_E_CONSTANT_ALPHA               7

/* M2MC :: BLEND_COLOR_OP :: SUBTRACT_CD [20:20] */
#define BCHP_M2MC_BLEND_COLOR_OP_SUBTRACT_CD_MASK                  0x00100000
#define BCHP_M2MC_BLEND_COLOR_OP_SUBTRACT_CD_SHIFT                 20

/* M2MC :: BLEND_COLOR_OP :: OP_D_INV [19:19] */
#define BCHP_M2MC_BLEND_COLOR_OP_OP_D_INV_MASK                     0x00080000
#define BCHP_M2MC_BLEND_COLOR_OP_OP_D_INV_SHIFT                    19

/* M2MC :: BLEND_COLOR_OP :: reserved2 [18:18] */
#define BCHP_M2MC_BLEND_COLOR_OP_reserved2_MASK                    0x00040000
#define BCHP_M2MC_BLEND_COLOR_OP_reserved2_SHIFT                   18

/* M2MC :: BLEND_COLOR_OP :: OP_D [17:15] */
#define BCHP_M2MC_BLEND_COLOR_OP_OP_D_MASK                         0x00038000
#define BCHP_M2MC_BLEND_COLOR_OP_OP_D_SHIFT                        15
#define BCHP_M2MC_BLEND_COLOR_OP_OP_D_ZERO                         0
#define BCHP_M2MC_BLEND_COLOR_OP_OP_D_SOURCE_COLOR                 1
#define BCHP_M2MC_BLEND_COLOR_OP_OP_D_DEST_COLOR                   2
#define BCHP_M2MC_BLEND_COLOR_OP_OP_D_CONSTANT_COLOR               3
#define BCHP_M2MC_BLEND_COLOR_OP_OP_D_HALF                         4
#define BCHP_M2MC_BLEND_COLOR_OP_OP_D_SOURCE_ALPHA                 5
#define BCHP_M2MC_BLEND_COLOR_OP_OP_D_DEST_ALPHA                   6
#define BCHP_M2MC_BLEND_COLOR_OP_OP_D_CONSTANT_ALPHA               7

/* M2MC :: BLEND_COLOR_OP :: OP_C_INV [14:14] */
#define BCHP_M2MC_BLEND_COLOR_OP_OP_C_INV_MASK                     0x00004000
#define BCHP_M2MC_BLEND_COLOR_OP_OP_C_INV_SHIFT                    14

/* M2MC :: BLEND_COLOR_OP :: reserved3 [13:13] */
#define BCHP_M2MC_BLEND_COLOR_OP_reserved3_MASK                    0x00002000
#define BCHP_M2MC_BLEND_COLOR_OP_reserved3_SHIFT                   13

/* M2MC :: BLEND_COLOR_OP :: OP_C [12:10] */
#define BCHP_M2MC_BLEND_COLOR_OP_OP_C_MASK                         0x00001c00
#define BCHP_M2MC_BLEND_COLOR_OP_OP_C_SHIFT                        10
#define BCHP_M2MC_BLEND_COLOR_OP_OP_C_ZERO                         0
#define BCHP_M2MC_BLEND_COLOR_OP_OP_C_SOURCE_COLOR                 1
#define BCHP_M2MC_BLEND_COLOR_OP_OP_C_DEST_COLOR                   2
#define BCHP_M2MC_BLEND_COLOR_OP_OP_C_CONSTANT_COLOR               3
#define BCHP_M2MC_BLEND_COLOR_OP_OP_C_HALF                         4
#define BCHP_M2MC_BLEND_COLOR_OP_OP_C_SOURCE_ALPHA                 5
#define BCHP_M2MC_BLEND_COLOR_OP_OP_C_DEST_ALPHA                   6
#define BCHP_M2MC_BLEND_COLOR_OP_OP_C_CONSTANT_ALPHA               7

/* M2MC :: BLEND_COLOR_OP :: OP_B_INV [09:09] */
#define BCHP_M2MC_BLEND_COLOR_OP_OP_B_INV_MASK                     0x00000200
#define BCHP_M2MC_BLEND_COLOR_OP_OP_B_INV_SHIFT                    9

/* M2MC :: BLEND_COLOR_OP :: reserved4 [08:08] */
#define BCHP_M2MC_BLEND_COLOR_OP_reserved4_MASK                    0x00000100
#define BCHP_M2MC_BLEND_COLOR_OP_reserved4_SHIFT                   8

/* M2MC :: BLEND_COLOR_OP :: OP_B [07:05] */
#define BCHP_M2MC_BLEND_COLOR_OP_OP_B_MASK                         0x000000e0
#define BCHP_M2MC_BLEND_COLOR_OP_OP_B_SHIFT                        5
#define BCHP_M2MC_BLEND_COLOR_OP_OP_B_ZERO                         0
#define BCHP_M2MC_BLEND_COLOR_OP_OP_B_SOURCE_COLOR                 1
#define BCHP_M2MC_BLEND_COLOR_OP_OP_B_DEST_COLOR                   2
#define BCHP_M2MC_BLEND_COLOR_OP_OP_B_CONSTANT_COLOR               3
#define BCHP_M2MC_BLEND_COLOR_OP_OP_B_HALF                         4
#define BCHP_M2MC_BLEND_COLOR_OP_OP_B_SOURCE_ALPHA                 5
#define BCHP_M2MC_BLEND_COLOR_OP_OP_B_DEST_ALPHA                   6
#define BCHP_M2MC_BLEND_COLOR_OP_OP_B_CONSTANT_ALPHA               7

/* M2MC :: BLEND_COLOR_OP :: OP_A_INV [04:04] */
#define BCHP_M2MC_BLEND_COLOR_OP_OP_A_INV_MASK                     0x00000010
#define BCHP_M2MC_BLEND_COLOR_OP_OP_A_INV_SHIFT                    4

/* M2MC :: BLEND_COLOR_OP :: reserved5 [03:03] */
#define BCHP_M2MC_BLEND_COLOR_OP_reserved5_MASK                    0x00000008
#define BCHP_M2MC_BLEND_COLOR_OP_reserved5_SHIFT                   3

/* M2MC :: BLEND_COLOR_OP :: OP_A [02:00] */
#define BCHP_M2MC_BLEND_COLOR_OP_OP_A_MASK                         0x00000007
#define BCHP_M2MC_BLEND_COLOR_OP_OP_A_SHIFT                        0
#define BCHP_M2MC_BLEND_COLOR_OP_OP_A_ZERO                         0
#define BCHP_M2MC_BLEND_COLOR_OP_OP_A_SOURCE_COLOR                 1
#define BCHP_M2MC_BLEND_COLOR_OP_OP_A_DEST_COLOR                   2
#define BCHP_M2MC_BLEND_COLOR_OP_OP_A_CONSTANT_COLOR               3
#define BCHP_M2MC_BLEND_COLOR_OP_OP_A_HALF                         4
#define BCHP_M2MC_BLEND_COLOR_OP_OP_A_SOURCE_ALPHA                 5
#define BCHP_M2MC_BLEND_COLOR_OP_OP_A_DEST_ALPHA                   6
#define BCHP_M2MC_BLEND_COLOR_OP_OP_A_CONSTANT_ALPHA               7

/***************************************************************************
 *BLEND_ALPHA_OP - Alpha blend operation descriptor
 ***************************************************************************/
/* M2MC :: BLEND_ALPHA_OP :: reserved0 [31:27] */
#define BCHP_M2MC_BLEND_ALPHA_OP_reserved0_MASK                    0xf8000000
#define BCHP_M2MC_BLEND_ALPHA_OP_reserved0_SHIFT                   27

/* M2MC :: BLEND_ALPHA_OP :: SUBTRACT_E [26:26] */
#define BCHP_M2MC_BLEND_ALPHA_OP_SUBTRACT_E_MASK                   0x04000000
#define BCHP_M2MC_BLEND_ALPHA_OP_SUBTRACT_E_SHIFT                  26

/* M2MC :: BLEND_ALPHA_OP :: OP_E_INV [25:25] */
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_E_INV_MASK                     0x02000000
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_E_INV_SHIFT                    25

/* M2MC :: BLEND_ALPHA_OP :: reserved1 [24:24] */
#define BCHP_M2MC_BLEND_ALPHA_OP_reserved1_MASK                    0x01000000
#define BCHP_M2MC_BLEND_ALPHA_OP_reserved1_SHIFT                   24

/* M2MC :: BLEND_ALPHA_OP :: OP_E [23:21] */
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_E_MASK                         0x00e00000
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_E_SHIFT                        21
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_E_ZERO                         0
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_E_HALF                         4
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_E_SOURCE_ALPHA                 5
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_E_DEST_ALPHA                   6
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_E_CONSTANT_ALPHA               7

/* M2MC :: BLEND_ALPHA_OP :: SUBTRACT_CD [20:20] */
#define BCHP_M2MC_BLEND_ALPHA_OP_SUBTRACT_CD_MASK                  0x00100000
#define BCHP_M2MC_BLEND_ALPHA_OP_SUBTRACT_CD_SHIFT                 20

/* M2MC :: BLEND_ALPHA_OP :: OP_D_INV [19:19] */
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_D_INV_MASK                     0x00080000
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_D_INV_SHIFT                    19

/* M2MC :: BLEND_ALPHA_OP :: reserved2 [18:18] */
#define BCHP_M2MC_BLEND_ALPHA_OP_reserved2_MASK                    0x00040000
#define BCHP_M2MC_BLEND_ALPHA_OP_reserved2_SHIFT                   18

/* M2MC :: BLEND_ALPHA_OP :: OP_D [17:15] */
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_D_MASK                         0x00038000
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_D_SHIFT                        15
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_D_ZERO                         0
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_D_HALF                         4
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_D_SOURCE_ALPHA                 5
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_D_DEST_ALPHA                   6
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_D_CONSTANT_ALPHA               7

/* M2MC :: BLEND_ALPHA_OP :: OP_C_INV [14:14] */
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_C_INV_MASK                     0x00004000
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_C_INV_SHIFT                    14

/* M2MC :: BLEND_ALPHA_OP :: reserved3 [13:13] */
#define BCHP_M2MC_BLEND_ALPHA_OP_reserved3_MASK                    0x00002000
#define BCHP_M2MC_BLEND_ALPHA_OP_reserved3_SHIFT                   13

/* M2MC :: BLEND_ALPHA_OP :: OP_C [12:10] */
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_C_MASK                         0x00001c00
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_C_SHIFT                        10
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_C_ZERO                         0
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_C_HALF                         4
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_C_SOURCE_ALPHA                 5
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_C_DEST_ALPHA                   6
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_C_CONSTANT_ALPHA               7

/* M2MC :: BLEND_ALPHA_OP :: OP_B_INV [09:09] */
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_B_INV_MASK                     0x00000200
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_B_INV_SHIFT                    9

/* M2MC :: BLEND_ALPHA_OP :: reserved4 [08:08] */
#define BCHP_M2MC_BLEND_ALPHA_OP_reserved4_MASK                    0x00000100
#define BCHP_M2MC_BLEND_ALPHA_OP_reserved4_SHIFT                   8

/* M2MC :: BLEND_ALPHA_OP :: OP_B [07:05] */
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_B_MASK                         0x000000e0
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_B_SHIFT                        5
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_B_ZERO                         0
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_B_HALF                         4
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_B_SOURCE_ALPHA                 5
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_B_DEST_ALPHA                   6
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_B_CONSTANT_ALPHA               7

/* M2MC :: BLEND_ALPHA_OP :: OP_A_INV [04:04] */
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_A_INV_MASK                     0x00000010
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_A_INV_SHIFT                    4

/* M2MC :: BLEND_ALPHA_OP :: reserved5 [03:03] */
#define BCHP_M2MC_BLEND_ALPHA_OP_reserved5_MASK                    0x00000008
#define BCHP_M2MC_BLEND_ALPHA_OP_reserved5_SHIFT                   3

/* M2MC :: BLEND_ALPHA_OP :: OP_A [02:00] */
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_A_MASK                         0x00000007
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_A_SHIFT                        0
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_A_ZERO                         0
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_A_HALF                         4
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_A_SOURCE_ALPHA                 5
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_A_DEST_ALPHA                   6
#define BCHP_M2MC_BLEND_ALPHA_OP_OP_A_CONSTANT_ALPHA               7

/***************************************************************************
 *BLEND_CONSTANT_COLOR - Blend constant color
 ***************************************************************************/
/* M2MC :: BLEND_CONSTANT_COLOR :: ALPHA [31:24] */
#define BCHP_M2MC_BLEND_CONSTANT_COLOR_ALPHA_MASK                  0xff000000
#define BCHP_M2MC_BLEND_CONSTANT_COLOR_ALPHA_SHIFT                 24

/* M2MC :: BLEND_CONSTANT_COLOR :: RED [23:16] */
#define BCHP_M2MC_BLEND_CONSTANT_COLOR_RED_MASK                    0x00ff0000
#define BCHP_M2MC_BLEND_CONSTANT_COLOR_RED_SHIFT                   16

/* M2MC :: BLEND_CONSTANT_COLOR :: GREEN [15:08] */
#define BCHP_M2MC_BLEND_CONSTANT_COLOR_GREEN_MASK                  0x0000ff00
#define BCHP_M2MC_BLEND_CONSTANT_COLOR_GREEN_SHIFT                 8

/* M2MC :: BLEND_CONSTANT_COLOR :: BLUE [07:00] */
#define BCHP_M2MC_BLEND_CONSTANT_COLOR_BLUE_MASK                   0x000000ff
#define BCHP_M2MC_BLEND_CONSTANT_COLOR_BLUE_SHIFT                  0

/***************************************************************************
 *BLEND_COLOR_KEY_ACTION - Action color keyed samples take in blender
 ***************************************************************************/
/* M2MC :: BLEND_COLOR_KEY_ACTION :: reserved0 [31:08] */
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_reserved0_MASK            0xffffff00
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_reserved0_SHIFT           8

/* M2MC :: BLEND_COLOR_KEY_ACTION :: ACTION_NOT_SRC_NOT_DEST [07:06] */
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_NOT_SRC_NOT_DEST_MASK 0x000000c0
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_NOT_SRC_NOT_DEST_SHIFT 6
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_NOT_SRC_NOT_DEST_TAKE_SOURCE 0
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_NOT_SRC_NOT_DEST_TAKE_BLEND 1
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_NOT_SRC_NOT_DEST_TAKE_DEST 2
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_NOT_SRC_NOT_DEST_TAKE_ROP 3

/* M2MC :: BLEND_COLOR_KEY_ACTION :: ACTION_NOT_SRC_DEST [05:04] */
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_NOT_SRC_DEST_MASK  0x00000030
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_NOT_SRC_DEST_SHIFT 4
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_NOT_SRC_DEST_TAKE_SOURCE 0
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_NOT_SRC_DEST_TAKE_BLEND 1
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_NOT_SRC_DEST_TAKE_DEST 2
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_NOT_SRC_DEST_TAKE_ROP 3

/* M2MC :: BLEND_COLOR_KEY_ACTION :: ACTION_SRC_NOT_DEST [03:02] */
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_SRC_NOT_DEST_MASK  0x0000000c
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_SRC_NOT_DEST_SHIFT 2
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_SRC_NOT_DEST_TAKE_SOURCE 0
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_SRC_NOT_DEST_TAKE_BLEND 1
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_SRC_NOT_DEST_TAKE_DEST 2
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_SRC_NOT_DEST_TAKE_ROP 3

/* M2MC :: BLEND_COLOR_KEY_ACTION :: ACTION_SRC_DEST [01:00] */
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_SRC_DEST_MASK      0x00000003
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_SRC_DEST_SHIFT     0
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_SRC_DEST_TAKE_SOURCE 0
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_SRC_DEST_TAKE_BLEND 1
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_SRC_DEST_TAKE_DEST 2
#define BCHP_M2MC_BLEND_COLOR_KEY_ACTION_ACTION_SRC_DEST_TAKE_ROP  3

/***************************************************************************
 *ROP_OPERATION - Raster operation vector
 ***************************************************************************/
/* M2MC :: ROP_OPERATION :: reserved0 [31:08] */
#define BCHP_M2MC_ROP_OPERATION_reserved0_MASK                     0xffffff00
#define BCHP_M2MC_ROP_OPERATION_reserved0_SHIFT                    8

/* M2MC :: ROP_OPERATION :: VECTOR [07:00] */
#define BCHP_M2MC_ROP_OPERATION_VECTOR_MASK                        0x000000ff
#define BCHP_M2MC_ROP_OPERATION_VECTOR_SHIFT                       0

/***************************************************************************
 *ROP_PATTERN_TOP - Top half of ROP pattern
 ***************************************************************************/
/* M2MC :: ROP_PATTERN_TOP :: PATTERN [31:00] */
#define BCHP_M2MC_ROP_PATTERN_TOP_PATTERN_MASK                     0xffffffff
#define BCHP_M2MC_ROP_PATTERN_TOP_PATTERN_SHIFT                    0

/***************************************************************************
 *ROP_PATTERN_BOTTOM - Bottom half of ROP pattern
 ***************************************************************************/
/* M2MC :: ROP_PATTERN_BOTTOM :: PATTERN [31:00] */
#define BCHP_M2MC_ROP_PATTERN_BOTTOM_PATTERN_MASK                  0xffffffff
#define BCHP_M2MC_ROP_PATTERN_BOTTOM_PATTERN_SHIFT                 0

/***************************************************************************
 *ROP_PATTERN_COLOR_0 - ROP Color for 0
 ***************************************************************************/
/* M2MC :: ROP_PATTERN_COLOR_0 :: ALPHA [31:24] */
#define BCHP_M2MC_ROP_PATTERN_COLOR_0_ALPHA_MASK                   0xff000000
#define BCHP_M2MC_ROP_PATTERN_COLOR_0_ALPHA_SHIFT                  24

/* M2MC :: ROP_PATTERN_COLOR_0 :: RED [23:16] */
#define BCHP_M2MC_ROP_PATTERN_COLOR_0_RED_MASK                     0x00ff0000
#define BCHP_M2MC_ROP_PATTERN_COLOR_0_RED_SHIFT                    16

/* M2MC :: ROP_PATTERN_COLOR_0 :: GREEN [15:08] */
#define BCHP_M2MC_ROP_PATTERN_COLOR_0_GREEN_MASK                   0x0000ff00
#define BCHP_M2MC_ROP_PATTERN_COLOR_0_GREEN_SHIFT                  8

/* M2MC :: ROP_PATTERN_COLOR_0 :: BLUE [07:00] */
#define BCHP_M2MC_ROP_PATTERN_COLOR_0_BLUE_MASK                    0x000000ff
#define BCHP_M2MC_ROP_PATTERN_COLOR_0_BLUE_SHIFT                   0

/***************************************************************************
 *ROP_PATTERN_COLOR_1 - ROP Color for 1
 ***************************************************************************/
/* M2MC :: ROP_PATTERN_COLOR_1 :: ALPHA [31:24] */
#define BCHP_M2MC_ROP_PATTERN_COLOR_1_ALPHA_MASK                   0xff000000
#define BCHP_M2MC_ROP_PATTERN_COLOR_1_ALPHA_SHIFT                  24

/* M2MC :: ROP_PATTERN_COLOR_1 :: RED [23:16] */
#define BCHP_M2MC_ROP_PATTERN_COLOR_1_RED_MASK                     0x00ff0000
#define BCHP_M2MC_ROP_PATTERN_COLOR_1_RED_SHIFT                    16

/* M2MC :: ROP_PATTERN_COLOR_1 :: GREEN [15:08] */
#define BCHP_M2MC_ROP_PATTERN_COLOR_1_GREEN_MASK                   0x0000ff00
#define BCHP_M2MC_ROP_PATTERN_COLOR_1_GREEN_SHIFT                  8

/* M2MC :: ROP_PATTERN_COLOR_1 :: BLUE [07:00] */
#define BCHP_M2MC_ROP_PATTERN_COLOR_1_BLUE_MASK                    0x000000ff
#define BCHP_M2MC_ROP_PATTERN_COLOR_1_BLUE_SHIFT                   0

/***************************************************************************
 *SRC_COLOR_KEY_HIGH - Source color key high
 ***************************************************************************/
/* M2MC :: SRC_COLOR_KEY_HIGH :: ALPHA [31:24] */
#define BCHP_M2MC_SRC_COLOR_KEY_HIGH_ALPHA_MASK                    0xff000000
#define BCHP_M2MC_SRC_COLOR_KEY_HIGH_ALPHA_SHIFT                   24

/* M2MC :: SRC_COLOR_KEY_HIGH :: RED [23:16] */
#define BCHP_M2MC_SRC_COLOR_KEY_HIGH_RED_MASK                      0x00ff0000
#define BCHP_M2MC_SRC_COLOR_KEY_HIGH_RED_SHIFT                     16

/* M2MC :: SRC_COLOR_KEY_HIGH :: GREEN [15:08] */
#define BCHP_M2MC_SRC_COLOR_KEY_HIGH_GREEN_MASK                    0x0000ff00
#define BCHP_M2MC_SRC_COLOR_KEY_HIGH_GREEN_SHIFT                   8

/* M2MC :: SRC_COLOR_KEY_HIGH :: BLUE [07:00] */
#define BCHP_M2MC_SRC_COLOR_KEY_HIGH_BLUE_MASK                     0x000000ff
#define BCHP_M2MC_SRC_COLOR_KEY_HIGH_BLUE_SHIFT                    0

/***************************************************************************
 *SRC_COLOR_KEY_LOW - Source color key low
 ***************************************************************************/
/* M2MC :: SRC_COLOR_KEY_LOW :: ALPHA [31:24] */
#define BCHP_M2MC_SRC_COLOR_KEY_LOW_ALPHA_MASK                     0xff000000
#define BCHP_M2MC_SRC_COLOR_KEY_LOW_ALPHA_SHIFT                    24

/* M2MC :: SRC_COLOR_KEY_LOW :: RED [23:16] */
#define BCHP_M2MC_SRC_COLOR_KEY_LOW_RED_MASK                       0x00ff0000
#define BCHP_M2MC_SRC_COLOR_KEY_LOW_RED_SHIFT                      16

/* M2MC :: SRC_COLOR_KEY_LOW :: GREEN [15:08] */
#define BCHP_M2MC_SRC_COLOR_KEY_LOW_GREEN_MASK                     0x0000ff00
#define BCHP_M2MC_SRC_COLOR_KEY_LOW_GREEN_SHIFT                    8

/* M2MC :: SRC_COLOR_KEY_LOW :: BLUE [07:00] */
#define BCHP_M2MC_SRC_COLOR_KEY_LOW_BLUE_MASK                      0x000000ff
#define BCHP_M2MC_SRC_COLOR_KEY_LOW_BLUE_SHIFT                     0

/***************************************************************************
 *SRC_COLOR_KEY_MASK - Source color key mask
 ***************************************************************************/
/* M2MC :: SRC_COLOR_KEY_MASK :: ALPHA [31:24] */
#define BCHP_M2MC_SRC_COLOR_KEY_MASK_ALPHA_MASK                    0xff000000
#define BCHP_M2MC_SRC_COLOR_KEY_MASK_ALPHA_SHIFT                   24

/* M2MC :: SRC_COLOR_KEY_MASK :: RED [23:16] */
#define BCHP_M2MC_SRC_COLOR_KEY_MASK_RED_MASK                      0x00ff0000
#define BCHP_M2MC_SRC_COLOR_KEY_MASK_RED_SHIFT                     16

/* M2MC :: SRC_COLOR_KEY_MASK :: GREEN [15:08] */
#define BCHP_M2MC_SRC_COLOR_KEY_MASK_GREEN_MASK                    0x0000ff00
#define BCHP_M2MC_SRC_COLOR_KEY_MASK_GREEN_SHIFT                   8

/* M2MC :: SRC_COLOR_KEY_MASK :: BLUE [07:00] */
#define BCHP_M2MC_SRC_COLOR_KEY_MASK_BLUE_MASK                     0x000000ff
#define BCHP_M2MC_SRC_COLOR_KEY_MASK_BLUE_SHIFT                    0

/***************************************************************************
 *SRC_COLOR_KEY_REPLACEMENT - Source color key replacement
 ***************************************************************************/
/* M2MC :: SRC_COLOR_KEY_REPLACEMENT :: ALPHA [31:24] */
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_ALPHA_MASK             0xff000000
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_ALPHA_SHIFT            24

/* M2MC :: SRC_COLOR_KEY_REPLACEMENT :: RED [23:16] */
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_RED_MASK               0x00ff0000
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_RED_SHIFT              16

/* M2MC :: SRC_COLOR_KEY_REPLACEMENT :: GREEN [15:08] */
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_GREEN_MASK             0x0000ff00
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_GREEN_SHIFT            8

/* M2MC :: SRC_COLOR_KEY_REPLACEMENT :: BLUE [07:00] */
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_BLUE_MASK              0x000000ff
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_BLUE_SHIFT             0

/***************************************************************************
 *SRC_COLOR_KEY_REPLACEMENT_MASK - Source color key replacement mask
 ***************************************************************************/
/* M2MC :: SRC_COLOR_KEY_REPLACEMENT_MASK :: ALPHA [31:24] */
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_MASK_ALPHA_MASK        0xff000000
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_MASK_ALPHA_SHIFT       24

/* M2MC :: SRC_COLOR_KEY_REPLACEMENT_MASK :: RED [23:16] */
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_MASK_RED_MASK          0x00ff0000
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_MASK_RED_SHIFT         16

/* M2MC :: SRC_COLOR_KEY_REPLACEMENT_MASK :: GREEN [15:08] */
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_MASK_GREEN_MASK        0x0000ff00
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_MASK_GREEN_SHIFT       8

/* M2MC :: SRC_COLOR_KEY_REPLACEMENT_MASK :: BLUE [07:00] */
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_MASK_BLUE_MASK         0x000000ff
#define BCHP_M2MC_SRC_COLOR_KEY_REPLACEMENT_MASK_BLUE_SHIFT        0

/***************************************************************************
 *DEST_COLOR_KEY_HIGH - Destination color key high
 ***************************************************************************/
/* M2MC :: DEST_COLOR_KEY_HIGH :: ALPHA [31:24] */
#define BCHP_M2MC_DEST_COLOR_KEY_HIGH_ALPHA_MASK                   0xff000000
#define BCHP_M2MC_DEST_COLOR_KEY_HIGH_ALPHA_SHIFT                  24

/* M2MC :: DEST_COLOR_KEY_HIGH :: RED [23:16] */
#define BCHP_M2MC_DEST_COLOR_KEY_HIGH_RED_MASK                     0x00ff0000
#define BCHP_M2MC_DEST_COLOR_KEY_HIGH_RED_SHIFT                    16

/* M2MC :: DEST_COLOR_KEY_HIGH :: GREEN [15:08] */
#define BCHP_M2MC_DEST_COLOR_KEY_HIGH_GREEN_MASK                   0x0000ff00
#define BCHP_M2MC_DEST_COLOR_KEY_HIGH_GREEN_SHIFT                  8

/* M2MC :: DEST_COLOR_KEY_HIGH :: BLUE [07:00] */
#define BCHP_M2MC_DEST_COLOR_KEY_HIGH_BLUE_MASK                    0x000000ff
#define BCHP_M2MC_DEST_COLOR_KEY_HIGH_BLUE_SHIFT                   0

/***************************************************************************
 *DEST_COLOR_KEY_LOW - Destination color key low
 ***************************************************************************/
/* M2MC :: DEST_COLOR_KEY_LOW :: ALPHA [31:24] */
#define BCHP_M2MC_DEST_COLOR_KEY_LOW_ALPHA_MASK                    0xff000000
#define BCHP_M2MC_DEST_COLOR_KEY_LOW_ALPHA_SHIFT                   24

/* M2MC :: DEST_COLOR_KEY_LOW :: RED [23:16] */
#define BCHP_M2MC_DEST_COLOR_KEY_LOW_RED_MASK                      0x00ff0000
#define BCHP_M2MC_DEST_COLOR_KEY_LOW_RED_SHIFT                     16

/* M2MC :: DEST_COLOR_KEY_LOW :: GREEN [15:08] */
#define BCHP_M2MC_DEST_COLOR_KEY_LOW_GREEN_MASK                    0x0000ff00
#define BCHP_M2MC_DEST_COLOR_KEY_LOW_GREEN_SHIFT                   8

/* M2MC :: DEST_COLOR_KEY_LOW :: BLUE [07:00] */
#define BCHP_M2MC_DEST_COLOR_KEY_LOW_BLUE_MASK                     0x000000ff
#define BCHP_M2MC_DEST_COLOR_KEY_LOW_BLUE_SHIFT                    0

/***************************************************************************
 *DEST_COLOR_KEY_MASK - Destination color key mask
 ***************************************************************************/
/* M2MC :: DEST_COLOR_KEY_MASK :: ALPHA [31:24] */
#define BCHP_M2MC_DEST_COLOR_KEY_MASK_ALPHA_MASK                   0xff000000
#define BCHP_M2MC_DEST_COLOR_KEY_MASK_ALPHA_SHIFT                  24

/* M2MC :: DEST_COLOR_KEY_MASK :: RED [23:16] */
#define BCHP_M2MC_DEST_COLOR_KEY_MASK_RED_MASK                     0x00ff0000
#define BCHP_M2MC_DEST_COLOR_KEY_MASK_RED_SHIFT                    16

/* M2MC :: DEST_COLOR_KEY_MASK :: GREEN [15:08] */
#define BCHP_M2MC_DEST_COLOR_KEY_MASK_GREEN_MASK                   0x0000ff00
#define BCHP_M2MC_DEST_COLOR_KEY_MASK_GREEN_SHIFT                  8

/* M2MC :: DEST_COLOR_KEY_MASK :: BLUE [07:00] */
#define BCHP_M2MC_DEST_COLOR_KEY_MASK_BLUE_MASK                    0x000000ff
#define BCHP_M2MC_DEST_COLOR_KEY_MASK_BLUE_SHIFT                   0

/***************************************************************************
 *DEST_COLOR_KEY_REPLACEMENT - Destination color key replacement
 ***************************************************************************/
/* M2MC :: DEST_COLOR_KEY_REPLACEMENT :: ALPHA [31:24] */
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_ALPHA_MASK            0xff000000
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_ALPHA_SHIFT           24

/* M2MC :: DEST_COLOR_KEY_REPLACEMENT :: RED [23:16] */
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_RED_MASK              0x00ff0000
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_RED_SHIFT             16

/* M2MC :: DEST_COLOR_KEY_REPLACEMENT :: GREEN [15:08] */
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_GREEN_MASK            0x0000ff00
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_GREEN_SHIFT           8

/* M2MC :: DEST_COLOR_KEY_REPLACEMENT :: BLUE [07:00] */
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_BLUE_MASK             0x000000ff
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_BLUE_SHIFT            0

/***************************************************************************
 *DEST_COLOR_KEY_REPLACEMENT_MASK - Destination color key replacement mask
 ***************************************************************************/
/* M2MC :: DEST_COLOR_KEY_REPLACEMENT_MASK :: ALPHA [31:24] */
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_MASK_ALPHA_MASK       0xff000000
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_MASK_ALPHA_SHIFT      24

/* M2MC :: DEST_COLOR_KEY_REPLACEMENT_MASK :: RED [23:16] */
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_MASK_RED_MASK         0x00ff0000
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_MASK_RED_SHIFT        16

/* M2MC :: DEST_COLOR_KEY_REPLACEMENT_MASK :: GREEN [15:08] */
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_MASK_GREEN_MASK       0x0000ff00
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_MASK_GREEN_SHIFT      8

/* M2MC :: DEST_COLOR_KEY_REPLACEMENT_MASK :: BLUE [07:00] */
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_MASK_BLUE_MASK        0x000000ff
#define BCHP_M2MC_DEST_COLOR_KEY_REPLACEMENT_MASK_BLUE_SHIFT       0

/***************************************************************************
 *HORIZ_FIR_0_COEFF_PHASE0_01 - Horizontal Scaler 0 Poly-Phase Filter Phase 0 Coefficients
 ***************************************************************************/
/* M2MC :: HORIZ_FIR_0_COEFF_PHASE0_01 :: reserved0 [31:28] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_01_reserved0_MASK       0xf0000000
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_01_reserved0_SHIFT      28

/* M2MC :: HORIZ_FIR_0_COEFF_PHASE0_01 :: COEFF_0 [27:18] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_01_COEFF_0_MASK         0x0ffc0000
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_01_COEFF_0_SHIFT        18

/* M2MC :: HORIZ_FIR_0_COEFF_PHASE0_01 :: reserved1 [17:12] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_01_reserved1_MASK       0x0003f000
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_01_reserved1_SHIFT      12

/* M2MC :: HORIZ_FIR_0_COEFF_PHASE0_01 :: COEFF_1 [11:02] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_01_COEFF_1_MASK         0x00000ffc
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_01_COEFF_1_SHIFT        2

/* M2MC :: HORIZ_FIR_0_COEFF_PHASE0_01 :: reserved2 [01:00] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_01_reserved2_MASK       0x00000003
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_01_reserved2_SHIFT      0

/***************************************************************************
 *HORIZ_FIR_0_COEFF_PHASE0_2 - Horizontal Scaler 0 Poly-Phase Filter Phase 0 Coefficients
 ***************************************************************************/
/* M2MC :: HORIZ_FIR_0_COEFF_PHASE0_2 :: reserved0 [31:12] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_2_reserved0_MASK        0xfffff000
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_2_reserved0_SHIFT       12

/* M2MC :: HORIZ_FIR_0_COEFF_PHASE0_2 :: COEFF_2 [11:02] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_2_COEFF_2_MASK          0x00000ffc
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_2_COEFF_2_SHIFT         2

/* M2MC :: HORIZ_FIR_0_COEFF_PHASE0_2 :: reserved1 [01:00] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_2_reserved1_MASK        0x00000003
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE0_2_reserved1_SHIFT       0

/***************************************************************************
 *HORIZ_FIR_0_COEFF_PHASE1_01 - Horizontal Scaler 0 Poly-Phase Filter Phase 1 Coefficients
 ***************************************************************************/
/* M2MC :: HORIZ_FIR_0_COEFF_PHASE1_01 :: reserved0 [31:28] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_01_reserved0_MASK       0xf0000000
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_01_reserved0_SHIFT      28

/* M2MC :: HORIZ_FIR_0_COEFF_PHASE1_01 :: COEFF_0 [27:18] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_01_COEFF_0_MASK         0x0ffc0000
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_01_COEFF_0_SHIFT        18

/* M2MC :: HORIZ_FIR_0_COEFF_PHASE1_01 :: reserved1 [17:12] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_01_reserved1_MASK       0x0003f000
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_01_reserved1_SHIFT      12

/* M2MC :: HORIZ_FIR_0_COEFF_PHASE1_01 :: COEFF_1 [11:02] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_01_COEFF_1_MASK         0x00000ffc
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_01_COEFF_1_SHIFT        2

/* M2MC :: HORIZ_FIR_0_COEFF_PHASE1_01 :: reserved2 [01:00] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_01_reserved2_MASK       0x00000003
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_01_reserved2_SHIFT      0

/***************************************************************************
 *HORIZ_FIR_0_COEFF_PHASE1_2 - Horizontal Scaler 0 Poly-Phase Filter Phase 1 Coefficients
 ***************************************************************************/
/* M2MC :: HORIZ_FIR_0_COEFF_PHASE1_2 :: reserved0 [31:12] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_2_reserved0_MASK        0xfffff000
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_2_reserved0_SHIFT       12

/* M2MC :: HORIZ_FIR_0_COEFF_PHASE1_2 :: COEFF_2 [11:02] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_2_COEFF_2_MASK          0x00000ffc
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_2_COEFF_2_SHIFT         2

/* M2MC :: HORIZ_FIR_0_COEFF_PHASE1_2 :: reserved1 [01:00] */
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_2_reserved1_MASK        0x00000003
#define BCHP_M2MC_HORIZ_FIR_0_COEFF_PHASE1_2_reserved1_SHIFT       0

/***************************************************************************
 *HORIZ_FIR_1_COEFF_PHASE0_01 - Horizontal Scaler 1 Poly-Phase Filter Phase 0 Coefficients
 ***************************************************************************/
/* M2MC :: HORIZ_FIR_1_COEFF_PHASE0_01 :: reserved0 [31:28] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_01_reserved0_MASK       0xf0000000
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_01_reserved0_SHIFT      28

/* M2MC :: HORIZ_FIR_1_COEFF_PHASE0_01 :: COEFF_0 [27:18] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_01_COEFF_0_MASK         0x0ffc0000
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_01_COEFF_0_SHIFT        18

/* M2MC :: HORIZ_FIR_1_COEFF_PHASE0_01 :: reserved1 [17:12] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_01_reserved1_MASK       0x0003f000
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_01_reserved1_SHIFT      12

/* M2MC :: HORIZ_FIR_1_COEFF_PHASE0_01 :: COEFF_1 [11:02] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_01_COEFF_1_MASK         0x00000ffc
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_01_COEFF_1_SHIFT        2

/* M2MC :: HORIZ_FIR_1_COEFF_PHASE0_01 :: reserved2 [01:00] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_01_reserved2_MASK       0x00000003
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_01_reserved2_SHIFT      0

/***************************************************************************
 *HORIZ_FIR_1_COEFF_PHASE0_2 - Horizontal Scaler 1 Poly-Phase Filter Phase 0 Coefficients
 ***************************************************************************/
/* M2MC :: HORIZ_FIR_1_COEFF_PHASE0_2 :: reserved0 [31:12] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_2_reserved0_MASK        0xfffff000
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_2_reserved0_SHIFT       12

/* M2MC :: HORIZ_FIR_1_COEFF_PHASE0_2 :: COEFF_2 [11:02] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_2_COEFF_2_MASK          0x00000ffc
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_2_COEFF_2_SHIFT         2

/* M2MC :: HORIZ_FIR_1_COEFF_PHASE0_2 :: reserved1 [01:00] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_2_reserved1_MASK        0x00000003
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE0_2_reserved1_SHIFT       0

/***************************************************************************
 *HORIZ_FIR_1_COEFF_PHASE1_01 - Horizontal Scaler 1 Poly-Phase Filter Phase 1 Coefficients
 ***************************************************************************/
/* M2MC :: HORIZ_FIR_1_COEFF_PHASE1_01 :: reserved0 [31:28] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_01_reserved0_MASK       0xf0000000
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_01_reserved0_SHIFT      28

/* M2MC :: HORIZ_FIR_1_COEFF_PHASE1_01 :: COEFF_0 [27:18] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_01_COEFF_0_MASK         0x0ffc0000
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_01_COEFF_0_SHIFT        18

/* M2MC :: HORIZ_FIR_1_COEFF_PHASE1_01 :: reserved1 [17:12] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_01_reserved1_MASK       0x0003f000
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_01_reserved1_SHIFT      12

/* M2MC :: HORIZ_FIR_1_COEFF_PHASE1_01 :: COEFF_1 [11:02] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_01_COEFF_1_MASK         0x00000ffc
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_01_COEFF_1_SHIFT        2

/* M2MC :: HORIZ_FIR_1_COEFF_PHASE1_01 :: reserved2 [01:00] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_01_reserved2_MASK       0x00000003
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_01_reserved2_SHIFT      0

/***************************************************************************
 *HORIZ_FIR_1_COEFF_PHASE1_2 - Horizontal Scaler 1 Poly-Phase Filter Phase 1 Coefficients
 ***************************************************************************/
/* M2MC :: HORIZ_FIR_1_COEFF_PHASE1_2 :: reserved0 [31:12] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_2_reserved0_MASK        0xfffff000
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_2_reserved0_SHIFT       12

/* M2MC :: HORIZ_FIR_1_COEFF_PHASE1_2 :: COEFF_2 [11:02] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_2_COEFF_2_MASK          0x00000ffc
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_2_COEFF_2_SHIFT         2

/* M2MC :: HORIZ_FIR_1_COEFF_PHASE1_2 :: reserved1 [01:00] */
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_2_reserved1_MASK        0x00000003
#define BCHP_M2MC_HORIZ_FIR_1_COEFF_PHASE1_2_reserved1_SHIFT       0

/***************************************************************************
 *VERT_FIR_0_COEFF_PHASE0_01 - Vertical Scaler 0 Poly-Phase Filter Phase 0 Coefficients
 ***************************************************************************/
/* M2MC :: VERT_FIR_0_COEFF_PHASE0_01 :: reserved0 [31:28] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_01_reserved0_MASK        0xf0000000
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_01_reserved0_SHIFT       28

/* M2MC :: VERT_FIR_0_COEFF_PHASE0_01 :: COEFF_0 [27:18] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_01_COEFF_0_MASK          0x0ffc0000
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_01_COEFF_0_SHIFT         18

/* M2MC :: VERT_FIR_0_COEFF_PHASE0_01 :: reserved1 [17:12] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_01_reserved1_MASK        0x0003f000
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_01_reserved1_SHIFT       12

/* M2MC :: VERT_FIR_0_COEFF_PHASE0_01 :: COEFF_1 [11:02] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_01_COEFF_1_MASK          0x00000ffc
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_01_COEFF_1_SHIFT         2

/* M2MC :: VERT_FIR_0_COEFF_PHASE0_01 :: reserved2 [01:00] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_01_reserved2_MASK        0x00000003
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_01_reserved2_SHIFT       0

/***************************************************************************
 *VERT_FIR_0_COEFF_PHASE0_2 - Vertical Scaler 0 Poly-Phase Filter Phase 0 Coefficients
 ***************************************************************************/
/* M2MC :: VERT_FIR_0_COEFF_PHASE0_2 :: reserved0 [31:12] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_2_reserved0_MASK         0xfffff000
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_2_reserved0_SHIFT        12

/* M2MC :: VERT_FIR_0_COEFF_PHASE0_2 :: COEFF_2 [11:02] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_2_COEFF_2_MASK           0x00000ffc
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_2_COEFF_2_SHIFT          2

/* M2MC :: VERT_FIR_0_COEFF_PHASE0_2 :: reserved1 [01:00] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_2_reserved1_MASK         0x00000003
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE0_2_reserved1_SHIFT        0

/***************************************************************************
 *VERT_FIR_0_COEFF_PHASE1_01 - Vertical Scaler 0 Poly-Phase Filter Phase 1 Coefficients
 ***************************************************************************/
/* M2MC :: VERT_FIR_0_COEFF_PHASE1_01 :: reserved0 [31:28] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_01_reserved0_MASK        0xf0000000
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_01_reserved0_SHIFT       28

/* M2MC :: VERT_FIR_0_COEFF_PHASE1_01 :: COEFF_0 [27:18] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_01_COEFF_0_MASK          0x0ffc0000
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_01_COEFF_0_SHIFT         18

/* M2MC :: VERT_FIR_0_COEFF_PHASE1_01 :: reserved1 [17:12] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_01_reserved1_MASK        0x0003f000
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_01_reserved1_SHIFT       12

/* M2MC :: VERT_FIR_0_COEFF_PHASE1_01 :: COEFF_1 [11:02] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_01_COEFF_1_MASK          0x00000ffc
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_01_COEFF_1_SHIFT         2

/* M2MC :: VERT_FIR_0_COEFF_PHASE1_01 :: reserved2 [01:00] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_01_reserved2_MASK        0x00000003
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_01_reserved2_SHIFT       0

/***************************************************************************
 *VERT_FIR_0_COEFF_PHASE1_2 - Vertical Scaler 0 Poly-Phase Filter Phase 1 Coefficients
 ***************************************************************************/
/* M2MC :: VERT_FIR_0_COEFF_PHASE1_2 :: reserved0 [31:12] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_2_reserved0_MASK         0xfffff000
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_2_reserved0_SHIFT        12

/* M2MC :: VERT_FIR_0_COEFF_PHASE1_2 :: COEFF_2 [11:02] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_2_COEFF_2_MASK           0x00000ffc
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_2_COEFF_2_SHIFT          2

/* M2MC :: VERT_FIR_0_COEFF_PHASE1_2 :: reserved1 [01:00] */
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_2_reserved1_MASK         0x00000003
#define BCHP_M2MC_VERT_FIR_0_COEFF_PHASE1_2_reserved1_SHIFT        0

/***************************************************************************
 *VERT_FIR_1_COEFF_PHASE0_01 - Vertical Scaler 1 Poly-Phase Filter Phase 0 Coefficients
 ***************************************************************************/
/* M2MC :: VERT_FIR_1_COEFF_PHASE0_01 :: reserved0 [31:28] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_01_reserved0_MASK        0xf0000000
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_01_reserved0_SHIFT       28

/* M2MC :: VERT_FIR_1_COEFF_PHASE0_01 :: COEFF_0 [27:18] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_01_COEFF_0_MASK          0x0ffc0000
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_01_COEFF_0_SHIFT         18

/* M2MC :: VERT_FIR_1_COEFF_PHASE0_01 :: reserved1 [17:12] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_01_reserved1_MASK        0x0003f000
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_01_reserved1_SHIFT       12

/* M2MC :: VERT_FIR_1_COEFF_PHASE0_01 :: COEFF_1 [11:02] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_01_COEFF_1_MASK          0x00000ffc
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_01_COEFF_1_SHIFT         2

/* M2MC :: VERT_FIR_1_COEFF_PHASE0_01 :: reserved2 [01:00] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_01_reserved2_MASK        0x00000003
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_01_reserved2_SHIFT       0

/***************************************************************************
 *VERT_FIR_1_COEFF_PHASE0_2 - Vertical Scaler 1 Poly-Phase Filter Phase 0 Coefficients
 ***************************************************************************/
/* M2MC :: VERT_FIR_1_COEFF_PHASE0_2 :: reserved0 [31:12] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_2_reserved0_MASK         0xfffff000
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_2_reserved0_SHIFT        12

/* M2MC :: VERT_FIR_1_COEFF_PHASE0_2 :: COEFF_2 [11:02] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_2_COEFF_2_MASK           0x00000ffc
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_2_COEFF_2_SHIFT          2

/* M2MC :: VERT_FIR_1_COEFF_PHASE0_2 :: reserved1 [01:00] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_2_reserved1_MASK         0x00000003
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE0_2_reserved1_SHIFT        0

/***************************************************************************
 *VERT_FIR_1_COEFF_PHASE1_01 - Vertical Scaler 1 Poly-Phase Filter Phase 1 Coefficients
 ***************************************************************************/
/* M2MC :: VERT_FIR_1_COEFF_PHASE1_01 :: reserved0 [31:28] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_01_reserved0_MASK        0xf0000000
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_01_reserved0_SHIFT       28

/* M2MC :: VERT_FIR_1_COEFF_PHASE1_01 :: COEFF_0 [27:18] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_01_COEFF_0_MASK          0x0ffc0000
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_01_COEFF_0_SHIFT         18

/* M2MC :: VERT_FIR_1_COEFF_PHASE1_01 :: reserved1 [17:12] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_01_reserved1_MASK        0x0003f000
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_01_reserved1_SHIFT       12

/* M2MC :: VERT_FIR_1_COEFF_PHASE1_01 :: COEFF_1 [11:02] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_01_COEFF_1_MASK          0x00000ffc
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_01_COEFF_1_SHIFT         2

/* M2MC :: VERT_FIR_1_COEFF_PHASE1_01 :: reserved2 [01:00] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_01_reserved2_MASK        0x00000003
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_01_reserved2_SHIFT       0

/***************************************************************************
 *VERT_FIR_1_COEFF_PHASE1_2 - Vertical Scaler 1 Poly-Phase Filter Phase 1 Coefficients
 ***************************************************************************/
/* M2MC :: VERT_FIR_1_COEFF_PHASE1_2 :: reserved0 [31:12] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_2_reserved0_MASK         0xfffff000
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_2_reserved0_SHIFT        12

/* M2MC :: VERT_FIR_1_COEFF_PHASE1_2 :: COEFF_2 [11:02] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_2_COEFF_2_MASK           0x00000ffc
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_2_COEFF_2_SHIFT          2

/* M2MC :: VERT_FIR_1_COEFF_PHASE1_2 :: reserved1 [01:00] */
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_2_reserved1_MASK         0x00000003
#define BCHP_M2MC_VERT_FIR_1_COEFF_PHASE1_2_reserved1_SHIFT        0

/***************************************************************************
 *SRC_CM_C00_C01 - Color Conversion Matrix Coefficients C00 and C01
 ***************************************************************************/
/* M2MC :: SRC_CM_C00_C01 :: reserved0 [31:30] */
#define BCHP_M2MC_SRC_CM_C00_C01_reserved0_MASK                    0xc0000000
#define BCHP_M2MC_SRC_CM_C00_C01_reserved0_SHIFT                   30

/* M2MC :: SRC_CM_C00_C01 :: CM_C00 [29:16] */
#define BCHP_M2MC_SRC_CM_C00_C01_CM_C00_MASK                       0x3fff0000
#define BCHP_M2MC_SRC_CM_C00_C01_CM_C00_SHIFT                      16

/* M2MC :: SRC_CM_C00_C01 :: reserved1 [15:14] */
#define BCHP_M2MC_SRC_CM_C00_C01_reserved1_MASK                    0x0000c000
#define BCHP_M2MC_SRC_CM_C00_C01_reserved1_SHIFT                   14

/* M2MC :: SRC_CM_C00_C01 :: CM_C01 [13:00] */
#define BCHP_M2MC_SRC_CM_C00_C01_CM_C01_MASK                       0x00003fff
#define BCHP_M2MC_SRC_CM_C00_C01_CM_C01_SHIFT                      0

/***************************************************************************
 *SRC_CM_C02_C03 - Color Conversion Matrix Coefficients C02 and C03
 ***************************************************************************/
/* M2MC :: SRC_CM_C02_C03 :: reserved0 [31:30] */
#define BCHP_M2MC_SRC_CM_C02_C03_reserved0_MASK                    0xc0000000
#define BCHP_M2MC_SRC_CM_C02_C03_reserved0_SHIFT                   30

/* M2MC :: SRC_CM_C02_C03 :: CM_C02 [29:16] */
#define BCHP_M2MC_SRC_CM_C02_C03_CM_C02_MASK                       0x3fff0000
#define BCHP_M2MC_SRC_CM_C02_C03_CM_C02_SHIFT                      16

/* M2MC :: SRC_CM_C02_C03 :: reserved1 [15:14] */
#define BCHP_M2MC_SRC_CM_C02_C03_reserved1_MASK                    0x0000c000
#define BCHP_M2MC_SRC_CM_C02_C03_reserved1_SHIFT                   14

/* M2MC :: SRC_CM_C02_C03 :: CM_C03 [13:00] */
#define BCHP_M2MC_SRC_CM_C02_C03_CM_C03_MASK                       0x00003fff
#define BCHP_M2MC_SRC_CM_C02_C03_CM_C03_SHIFT                      0

/***************************************************************************
 *SRC_CM_C04 - Color Conversion Matrix Coefficients C04
 ***************************************************************************/
/* M2MC :: SRC_CM_C04 :: reserved0 [31:14] */
#define BCHP_M2MC_SRC_CM_C04_reserved0_MASK                        0xffffc000
#define BCHP_M2MC_SRC_CM_C04_reserved0_SHIFT                       14

/* M2MC :: SRC_CM_C04 :: CM_C04 [13:00] */
#define BCHP_M2MC_SRC_CM_C04_CM_C04_MASK                           0x00003fff
#define BCHP_M2MC_SRC_CM_C04_CM_C04_SHIFT                          0

/***************************************************************************
 *SRC_CM_C10_C11 - Color Conversion Matrix Coefficients C10 and C11
 ***************************************************************************/
/* M2MC :: SRC_CM_C10_C11 :: reserved0 [31:30] */
#define BCHP_M2MC_SRC_CM_C10_C11_reserved0_MASK                    0xc0000000
#define BCHP_M2MC_SRC_CM_C10_C11_reserved0_SHIFT                   30

/* M2MC :: SRC_CM_C10_C11 :: CM_C10 [29:16] */
#define BCHP_M2MC_SRC_CM_C10_C11_CM_C10_MASK                       0x3fff0000
#define BCHP_M2MC_SRC_CM_C10_C11_CM_C10_SHIFT                      16

/* M2MC :: SRC_CM_C10_C11 :: reserved1 [15:14] */
#define BCHP_M2MC_SRC_CM_C10_C11_reserved1_MASK                    0x0000c000
#define BCHP_M2MC_SRC_CM_C10_C11_reserved1_SHIFT                   14

/* M2MC :: SRC_CM_C10_C11 :: CM_C11 [13:00] */
#define BCHP_M2MC_SRC_CM_C10_C11_CM_C11_MASK                       0x00003fff
#define BCHP_M2MC_SRC_CM_C10_C11_CM_C11_SHIFT                      0

/***************************************************************************
 *SRC_CM_C12_C13 - Color Conversion Matrix Coefficients C12 and C13
 ***************************************************************************/
/* M2MC :: SRC_CM_C12_C13 :: reserved0 [31:30] */
#define BCHP_M2MC_SRC_CM_C12_C13_reserved0_MASK                    0xc0000000
#define BCHP_M2MC_SRC_CM_C12_C13_reserved0_SHIFT                   30

/* M2MC :: SRC_CM_C12_C13 :: CM_C12 [29:16] */
#define BCHP_M2MC_SRC_CM_C12_C13_CM_C12_MASK                       0x3fff0000
#define BCHP_M2MC_SRC_CM_C12_C13_CM_C12_SHIFT                      16

/* M2MC :: SRC_CM_C12_C13 :: reserved1 [15:14] */
#define BCHP_M2MC_SRC_CM_C12_C13_reserved1_MASK                    0x0000c000
#define BCHP_M2MC_SRC_CM_C12_C13_reserved1_SHIFT                   14

/* M2MC :: SRC_CM_C12_C13 :: CM_C13 [13:00] */
#define BCHP_M2MC_SRC_CM_C12_C13_CM_C13_MASK                       0x00003fff
#define BCHP_M2MC_SRC_CM_C12_C13_CM_C13_SHIFT                      0

/***************************************************************************
 *SRC_CM_C14 - Color Conversion Matrix Coefficients C14
 ***************************************************************************/
/* M2MC :: SRC_CM_C14 :: reserved0 [31:14] */
#define BCHP_M2MC_SRC_CM_C14_reserved0_MASK                        0xffffc000
#define BCHP_M2MC_SRC_CM_C14_reserved0_SHIFT                       14

/* M2MC :: SRC_CM_C14 :: CM_C14 [13:00] */
#define BCHP_M2MC_SRC_CM_C14_CM_C14_MASK                           0x00003fff
#define BCHP_M2MC_SRC_CM_C14_CM_C14_SHIFT                          0

/***************************************************************************
 *SRC_CM_C20_C21 - Color Conversion Matrix Coefficients C20 and C21
 ***************************************************************************/
/* M2MC :: SRC_CM_C20_C21 :: reserved0 [31:30] */
#define BCHP_M2MC_SRC_CM_C20_C21_reserved0_MASK                    0xc0000000
#define BCHP_M2MC_SRC_CM_C20_C21_reserved0_SHIFT                   30

/* M2MC :: SRC_CM_C20_C21 :: CM_C20 [29:16] */
#define BCHP_M2MC_SRC_CM_C20_C21_CM_C20_MASK                       0x3fff0000
#define BCHP_M2MC_SRC_CM_C20_C21_CM_C20_SHIFT                      16

/* M2MC :: SRC_CM_C20_C21 :: reserved1 [15:14] */
#define BCHP_M2MC_SRC_CM_C20_C21_reserved1_MASK                    0x0000c000
#define BCHP_M2MC_SRC_CM_C20_C21_reserved1_SHIFT                   14

/* M2MC :: SRC_CM_C20_C21 :: CM_C21 [13:00] */
#define BCHP_M2MC_SRC_CM_C20_C21_CM_C21_MASK                       0x00003fff
#define BCHP_M2MC_SRC_CM_C20_C21_CM_C21_SHIFT                      0

/***************************************************************************
 *SRC_CM_C22_C23 - Color Conversion Matrix Coefficients C22 and C23
 ***************************************************************************/
/* M2MC :: SRC_CM_C22_C23 :: reserved0 [31:30] */
#define BCHP_M2MC_SRC_CM_C22_C23_reserved0_MASK                    0xc0000000
#define BCHP_M2MC_SRC_CM_C22_C23_reserved0_SHIFT                   30

/* M2MC :: SRC_CM_C22_C23 :: CM_C22 [29:16] */
#define BCHP_M2MC_SRC_CM_C22_C23_CM_C22_MASK                       0x3fff0000
#define BCHP_M2MC_SRC_CM_C22_C23_CM_C22_SHIFT                      16

/* M2MC :: SRC_CM_C22_C23 :: reserved1 [15:14] */
#define BCHP_M2MC_SRC_CM_C22_C23_reserved1_MASK                    0x0000c000
#define BCHP_M2MC_SRC_CM_C22_C23_reserved1_SHIFT                   14

/* M2MC :: SRC_CM_C22_C23 :: CM_C23 [13:00] */
#define BCHP_M2MC_SRC_CM_C22_C23_CM_C23_MASK                       0x00003fff
#define BCHP_M2MC_SRC_CM_C22_C23_CM_C23_SHIFT                      0

/***************************************************************************
 *SRC_CM_C24 - Color Conversion Matrix Coefficients C24
 ***************************************************************************/
/* M2MC :: SRC_CM_C24 :: reserved0 [31:14] */
#define BCHP_M2MC_SRC_CM_C24_reserved0_MASK                        0xffffc000
#define BCHP_M2MC_SRC_CM_C24_reserved0_SHIFT                       14

/* M2MC :: SRC_CM_C24 :: CM_C24 [13:00] */
#define BCHP_M2MC_SRC_CM_C24_CM_C24_MASK                           0x00003fff
#define BCHP_M2MC_SRC_CM_C24_CM_C24_SHIFT                          0

/***************************************************************************
 *SRC_CM_C30_C31 - Color Conversion Matrix Coefficients C30 and C31
 ***************************************************************************/
/* M2MC :: SRC_CM_C30_C31 :: reserved0 [31:30] */
#define BCHP_M2MC_SRC_CM_C30_C31_reserved0_MASK                    0xc0000000
#define BCHP_M2MC_SRC_CM_C30_C31_reserved0_SHIFT                   30

/* M2MC :: SRC_CM_C30_C31 :: CM_C30 [29:16] */
#define BCHP_M2MC_SRC_CM_C30_C31_CM_C30_MASK                       0x3fff0000
#define BCHP_M2MC_SRC_CM_C30_C31_CM_C30_SHIFT                      16

/* M2MC :: SRC_CM_C30_C31 :: reserved1 [15:14] */
#define BCHP_M2MC_SRC_CM_C30_C31_reserved1_MASK                    0x0000c000
#define BCHP_M2MC_SRC_CM_C30_C31_reserved1_SHIFT                   14

/* M2MC :: SRC_CM_C30_C31 :: CM_C31 [13:00] */
#define BCHP_M2MC_SRC_CM_C30_C31_CM_C31_MASK                       0x00003fff
#define BCHP_M2MC_SRC_CM_C30_C31_CM_C31_SHIFT                      0

/***************************************************************************
 *SRC_CM_C32_C33 - Color Conversion Matrix Coefficients C32 and C33
 ***************************************************************************/
/* M2MC :: SRC_CM_C32_C33 :: reserved0 [31:30] */
#define BCHP_M2MC_SRC_CM_C32_C33_reserved0_MASK                    0xc0000000
#define BCHP_M2MC_SRC_CM_C32_C33_reserved0_SHIFT                   30

/* M2MC :: SRC_CM_C32_C33 :: CM_C32 [29:16] */
#define BCHP_M2MC_SRC_CM_C32_C33_CM_C32_MASK                       0x3fff0000
#define BCHP_M2MC_SRC_CM_C32_C33_CM_C32_SHIFT                      16

/* M2MC :: SRC_CM_C32_C33 :: reserved1 [15:14] */
#define BCHP_M2MC_SRC_CM_C32_C33_reserved1_MASK                    0x0000c000
#define BCHP_M2MC_SRC_CM_C32_C33_reserved1_SHIFT                   14

/* M2MC :: SRC_CM_C32_C33 :: CM_C33 [13:00] */
#define BCHP_M2MC_SRC_CM_C32_C33_CM_C33_MASK                       0x00003fff
#define BCHP_M2MC_SRC_CM_C32_C33_CM_C33_SHIFT                      0

/***************************************************************************
 *SRC_CM_C34 - Color Conversion Matrix Coefficients C34
 ***************************************************************************/
/* M2MC :: SRC_CM_C34 :: reserved0 [31:14] */
#define BCHP_M2MC_SRC_CM_C34_reserved0_MASK                        0xffffc000
#define BCHP_M2MC_SRC_CM_C34_reserved0_SHIFT                       14

/* M2MC :: SRC_CM_C34 :: CM_C34 [13:00] */
#define BCHP_M2MC_SRC_CM_C34_CM_C34_MASK                           0x00003fff
#define BCHP_M2MC_SRC_CM_C34_CM_C34_SHIFT                          0

/***************************************************************************
 *TIMEOUT_COUNTER_CONTROL - M2MC timeout counter control register
 ***************************************************************************/
/* M2MC :: TIMEOUT_COUNTER_CONTROL :: TIMEOUT_COUNTER_ENABLE [31:31] */
#define BCHP_M2MC_TIMEOUT_COUNTER_CONTROL_TIMEOUT_COUNTER_ENABLE_MASK 0x80000000
#define BCHP_M2MC_TIMEOUT_COUNTER_CONTROL_TIMEOUT_COUNTER_ENABLE_SHIFT 31
#define BCHP_M2MC_TIMEOUT_COUNTER_CONTROL_TIMEOUT_COUNTER_ENABLE_DISABLE 0
#define BCHP_M2MC_TIMEOUT_COUNTER_CONTROL_TIMEOUT_COUNTER_ENABLE_ENABLE 1

/* M2MC :: TIMEOUT_COUNTER_CONTROL :: TIMEOUT_COUNT_VALUE [30:00] */
#define BCHP_M2MC_TIMEOUT_COUNTER_CONTROL_TIMEOUT_COUNT_VALUE_MASK 0x7fffffff
#define BCHP_M2MC_TIMEOUT_COUNTER_CONTROL_TIMEOUT_COUNT_VALUE_SHIFT 0

/***************************************************************************
 *SRC_CLUT_ENTRY_%i - Source CLUT RAM entry 000..255
 ***************************************************************************/
#define BCHP_M2MC_SRC_CLUT_ENTRY_i_ARRAY_BASE                      0x00c00400
#define BCHP_M2MC_SRC_CLUT_ENTRY_i_ARRAY_START                     0
#define BCHP_M2MC_SRC_CLUT_ENTRY_i_ARRAY_END                       255
#define BCHP_M2MC_SRC_CLUT_ENTRY_i_ARRAY_ELEMENT_SIZE              32

/***************************************************************************
 *SRC_CLUT_ENTRY_%i - Source CLUT RAM entry 000..255
 ***************************************************************************/
/* M2MC :: SRC_CLUT_ENTRY_i :: ALPHA [31:24] */
#define BCHP_M2MC_SRC_CLUT_ENTRY_i_ALPHA_MASK                      0xff000000
#define BCHP_M2MC_SRC_CLUT_ENTRY_i_ALPHA_SHIFT                     24

/* M2MC :: SRC_CLUT_ENTRY_i :: RED [23:16] */
#define BCHP_M2MC_SRC_CLUT_ENTRY_i_RED_MASK                        0x00ff0000
#define BCHP_M2MC_SRC_CLUT_ENTRY_i_RED_SHIFT                       16

/* M2MC :: SRC_CLUT_ENTRY_i :: GREEN [15:08] */
#define BCHP_M2MC_SRC_CLUT_ENTRY_i_GREEN_MASK                      0x0000ff00
#define BCHP_M2MC_SRC_CLUT_ENTRY_i_GREEN_SHIFT                     8

/* M2MC :: SRC_CLUT_ENTRY_i :: BLUE [07:00] */
#define BCHP_M2MC_SRC_CLUT_ENTRY_i_BLUE_MASK                       0x000000ff
#define BCHP_M2MC_SRC_CLUT_ENTRY_i_BLUE_SHIFT                      0


#endif /* #ifndef BCHP_M2MC_H__ */

/* End of File */
