Lab_4_processing_system7_0_0.v,verilog,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0/sim/Lab_4_processing_system7_0_0.v,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
mm_regmap.vhd,vhdl,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/5a01/src/mm_regmap.vhd,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
axi_regmap.vhd,vhdl,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/5a01/src/axi_regmap.vhd,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
Lab_4_axi_regmap_0_0.vhd,vhdl,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_axi_regmap_0_0/sim/Lab_4_axi_regmap_0_0.vhd,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
Lab_4_CPU_0_0.vhd,vhdl,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_CPU_0_0/sim/Lab_4_CPU_0_0.vhd,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
Lab_4_xbar_0.v,verilog,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_xbar_0/sim/Lab_4_xbar_0.v,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
Lab_4_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_rst_ps7_0_100M_0/sim/Lab_4_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
Lab_4_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_blk_mem_gen_0_0/sim/Lab_4_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
Lab_4_xlconstant_0_0.v,verilog,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_xlconstant_0_0/sim/Lab_4_xlconstant_0_0.v,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
Lab_4_xlconcat_0_0.v,verilog,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_xlconcat_0_0/sim/Lab_4_xlconcat_0_0.v,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
Lab_4_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_axi_bram_ctrl_0_0/sim/Lab_4_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
Lab_4.vhd,vhdl,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/sim/Lab_4.vhd,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
Lab_4_auto_pc_0.v,verilog,xil_defaultlib,../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_auto_pc_0/sim/Lab_4_auto_pc_0.v,incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/ec67/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ipshared/70cf/hdl"incdir="../../../../Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
