
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 369.227 ; gain = 112.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Top_Student.v:18]
INFO: [Synth 8-6157] synthesizing module 'flexible_clk' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/flexible_clk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flexible_clk' (1#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/flexible_clk.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (2#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (3#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'detect_input' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/detect_input.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dff' (4#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'detect_input' (5#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/detect_input.v:23]
INFO: [Synth 8-6157] synthesizing module 'PItoXY' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/PItoXY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PItoXY' (6#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/PItoXY.v:23]
INFO: [Synth 8-6157] synthesizing module 'menu_button' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/menu_button.v:23]
WARNING: [Synth 8-6090] variable 'count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/menu_button.v:52]
INFO: [Synth 8-6155] done synthesizing module 'menu_button' (7#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/menu_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'menu_display' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/menu_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_bg_board' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_bg_board.v:23]
	Parameter dark_brown bound to: 16'b0100100110100111 
	Parameter brown bound to: 16'b0111001001101000 
	Parameter green bound to: 16'b0001101010100100 
INFO: [Synth 8-6155] done synthesizing module 'display_bg_board' (8#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_bg_board.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_bg_words' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_bg_words.v:23]
	Parameter white bound to: 16'b1111111111111111 
	Parameter black bound to: 16'b0000000000000000 
	Parameter grey bound to: 16'b0011100110100111 
INFO: [Synth 8-6155] done synthesizing module 'display_bg_words' (9#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_bg_words.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_bg_moving' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_bg_moving.v:23]
	Parameter light_grey bound to: 16'b1001110001110011 
INFO: [Synth 8-6155] done synthesizing module 'display_bg_moving' (10#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_bg_moving.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_bg_selector' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_bg_selector.v:23]
	Parameter yellow bound to: 16'b1111110101100001 
INFO: [Synth 8-6155] done synthesizing module 'display_bg_selector' (11#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_bg_selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'menu_display' (12#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/menu_display.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'x' does not match port width (8) of module 'menu_display' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Top_Student.v:71]
WARNING: [Synth 8-689] width (7) of port connection 'y' does not match port width (8) of module 'menu_display' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Top_Student.v:71]
INFO: [Synth 8-6157] synthesizing module 'subtask4_2' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/subtask4_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'subtask4_2' (13#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/subtask4_2.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'an' does not match port width (5) of module 'subtask4_2' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Top_Student.v:79]
INFO: [Synth 8-6157] synthesizing module 'spectrogram_top' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/spectrogram_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pitchdetector' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/pitchdetector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pitchdetector' (14#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/pitchdetector.v:23]
INFO: [Synth 8-6157] synthesizing module 'spectrogram' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/spectrogram.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/spectrogram.v:196]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/spectrogram.v:57]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/spectrogram.v:58]
INFO: [Synth 8-6155] done synthesizing module 'spectrogram' (15#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/spectrogram.v:23]
WARNING: [Synth 8-6104] Input port 'CLOCK' has an internal driver [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/spectrogram_top.v:49]
INFO: [Synth 8-6157] synthesizing module 'Seven_segment_LED_Display_Controller' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:23]
WARNING: [Synth 8-6014] Unused sequential element NUM_reg was removed.  [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Seven_segment_LED_Display_Controller' (16#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v:23]
WARNING: [Synth 8-3848] Net led in module/entity spectrogram_top does not have driver. [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/spectrogram_top.v:28]
INFO: [Synth 8-6155] done synthesizing module 'spectrogram_top' (17#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/spectrogram_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'poly_top' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/debouncer.v:24]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (18#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/debouncer.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:146]
WARNING: [Synth 8-6090] variable 'coe' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:170]
INFO: [Synth 8-6157] synthesizing module 'cross_display' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/cross_display.v:23]
	Parameter red bound to: 16'b1111100000000000 
INFO: [Synth 8-6155] done synthesizing module 'cross_display' (19#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/cross_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'number_0' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_0.v:23]
	Parameter green bound to: 16'b0000011111100000 
INFO: [Synth 8-6155] done synthesizing module 'number_0' (20#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'number_1' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_1.v:23]
	Parameter green bound to: 16'b0000011111100000 
INFO: [Synth 8-6155] done synthesizing module 'number_1' (21#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'number_2' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_2.v:23]
	Parameter green bound to: 16'b0000011111100000 
INFO: [Synth 8-6155] done synthesizing module 'number_2' (22#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'number_3' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_3.v:23]
	Parameter green bound to: 16'b0000011111100000 
INFO: [Synth 8-6155] done synthesizing module 'number_3' (23#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'number_4' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_4.v:23]
	Parameter green bound to: 16'b0000011111100000 
INFO: [Synth 8-6155] done synthesizing module 'number_4' (24#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'number_5' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_5.v:23]
	Parameter green bound to: 16'b0000011111100000 
INFO: [Synth 8-6155] done synthesizing module 'number_5' (25#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_5.v:23]
INFO: [Synth 8-6157] synthesizing module 'number_6' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_6.v:23]
	Parameter green bound to: 16'b0000011111100000 
INFO: [Synth 8-6155] done synthesizing module 'number_6' (26#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_6.v:23]
INFO: [Synth 8-6157] synthesizing module 'number_7' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_7.v:23]
	Parameter green bound to: 16'b0000011111100000 
INFO: [Synth 8-6155] done synthesizing module 'number_7' (27#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_7.v:23]
INFO: [Synth 8-6157] synthesizing module 'number_8' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_8.v:23]
	Parameter green bound to: 16'b0000011111100000 
INFO: [Synth 8-6155] done synthesizing module 'number_8' (28#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_8.v:23]
INFO: [Synth 8-6157] synthesizing module 'number_9' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_9.v:23]
	Parameter green bound to: 16'b0000011111100000 
INFO: [Synth 8-6155] done synthesizing module 'number_9' (29#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/number_9.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_degree' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/select_degree.v:23]
	Parameter white bound to: 16'b1111111111111111 
	Parameter red bound to: 16'b1111100000000000 
INFO: [Synth 8-6155] done synthesizing module 'select_degree' (30#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/select_degree.v:23]
INFO: [Synth 8-6157] synthesizing module 'degree_confirmation' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/degree_confirmation.v:23]
	Parameter white bound to: 16'b1111111111111111 
	Parameter red bound to: 16'b1111100000000000 
INFO: [Synth 8-6155] done synthesizing module 'degree_confirmation' (31#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/degree_confirmation.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_constant' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/select_constant.v:23]
	Parameter white bound to: 16'b1111111111111111 
	Parameter red bound to: 16'b1111100000000000 
INFO: [Synth 8-6157] synthesizing module 'x_0' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x_0.v:23]
	Parameter blue bound to: 16'b1010001100011011 
INFO: [Synth 8-6155] done synthesizing module 'x_0' (32#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'x_1' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x_1.v:23]
	Parameter blue bound to: 16'b1010001100011011 
INFO: [Synth 8-6155] done synthesizing module 'x_1' (33#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'x_2' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x_2.v:23]
	Parameter blue bound to: 16'b1010001100011011 
INFO: [Synth 8-6155] done synthesizing module 'x_2' (34#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'x_3' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x_3.v:23]
	Parameter blue bound to: 16'b1010001100011011 
INFO: [Synth 8-6155] done synthesizing module 'x_3' (35#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x_3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'select_constant' (36#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/select_constant.v:23]
INFO: [Synth 8-6157] synthesizing module 'constant_confirmation' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/constant_confirmation.v:23]
	Parameter white bound to: 16'b1111111111111111 
	Parameter red bound to: 16'b1111100000000000 
INFO: [Synth 8-6157] synthesizing module 'num0_small' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/num0_small.v:23]
	Parameter red bound to: 16'b1111100000000000 
INFO: [Synth 8-6155] done synthesizing module 'num0_small' (37#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/num0_small.v:23]
INFO: [Synth 8-6157] synthesizing module 'x0_constant' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x0_constant.v:23]
	Parameter blue bound to: 16'b1010001100011011 
INFO: [Synth 8-6155] done synthesizing module 'x0_constant' (38#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x0_constant.v:23]
INFO: [Synth 8-6157] synthesizing module 'x1_constant' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x1_constant.v:23]
	Parameter white bound to: 16'b1111111111111111 
	Parameter red bound to: 16'b1111100000000000 
	Parameter blue bound to: 16'b1010001100011011 
INFO: [Synth 8-6155] done synthesizing module 'x1_constant' (39#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x1_constant.v:23]
INFO: [Synth 8-6157] synthesizing module 'x2_constant' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x2_constant.v:23]
	Parameter white bound to: 16'b1111111111111111 
	Parameter red bound to: 16'b1111100000000000 
	Parameter blue bound to: 16'b1010001100011011 
INFO: [Synth 8-6155] done synthesizing module 'x2_constant' (40#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x2_constant.v:23]
INFO: [Synth 8-6157] synthesizing module 'x3_constant' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x3_constant.v:23]
	Parameter blue bound to: 16'b1010001100011011 
INFO: [Synth 8-6155] done synthesizing module 'x3_constant' (41#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/x3_constant.v:23]
INFO: [Synth 8-6155] done synthesizing module 'constant_confirmation' (42#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/constant_confirmation.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_plot' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_plot.v:23]
	Parameter red bound to: 16'b1111100000000000 
	Parameter x_offset bound to: 8'sb00101111 
	Parameter y_offset bound to: 8'sb00011111 
INFO: [Synth 8-6155] done synthesizing module 'display_plot' (43#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_plot.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'x' does not match port width (8) of module 'display_plot' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:219]
WARNING: [Synth 8-689] width (7) of port connection 'y' does not match port width (8) of module 'display_plot' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:219]
WARNING: [Synth 8-689] width (4) of port connection 'degrees' does not match port width (5) of module 'display_plot' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:219]
INFO: [Synth 8-6157] synthesizing module 'display_plot_bg' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_plot_bg.v:23]
	Parameter grey bound to: 16'b1000010000010000 
INFO: [Synth 8-6155] done synthesizing module 'display_plot_bg' (44#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_plot_bg.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'x' does not match port width (8) of module 'display_plot_bg' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:220]
WARNING: [Synth 8-689] width (7) of port connection 'y' does not match port width (8) of module 'display_plot_bg' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:220]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register const_set_reg in module poly_top. [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:86]
INFO: [Synth 8-6155] done synthesizing module 'poly_top' (45#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'morse_code_top' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'morse_code_detect_input' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_detect_input.v:23]
WARNING: [Synth 8-6090] variable 'done' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_detect_input.v:65]
WARNING: [Synth 8-6014] Unused sequential element count_2_reg was removed.  [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_detect_input.v:61]
WARNING: [Synth 8-6014] Unused sequential element count_diff_reg was removed.  [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_detect_input.v:62]
INFO: [Synth 8-6155] done synthesizing module 'morse_code_detect_input' (46#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_detect_input.v:23]
INFO: [Synth 8-6157] synthesizing module 'LSFR' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/LSFR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'LSFR' (47#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/LSFR.v:25]
INFO: [Synth 8-6157] synthesizing module 'morse_anode_disp' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/mose_anode_disp.v:23]
WARNING: [Synth 8-6014] Unused sequential element NUM_reg was removed.  [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/mose_anode_disp.v:42]
INFO: [Synth 8-6155] done synthesizing module 'morse_anode_disp' (48#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/mose_anode_disp.v:23]
INFO: [Synth 8-6157] synthesizing module 'morse_code_menu' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_menu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'morse_code_menu' (49#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_menu.v:23]
INFO: [Synth 8-6157] synthesizing module 'morse_practice' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_practice.v:23]
INFO: [Synth 8-6157] synthesizing module 'morse_code_tick' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_tick.v:23]
	Parameter green bound to: 16'b0000011111100000 
INFO: [Synth 8-6155] done synthesizing module 'morse_code_tick' (50#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_tick.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_practice.v:40]
INFO: [Synth 8-6157] synthesizing module 'morse_characterwithmorseAJ' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_characterwithmorse.v:23]
	Parameter white bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'morse_characterwithmorseAJ' (51#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_characterwithmorse.v:23]
INFO: [Synth 8-6157] synthesizing module 'morse_characterwithmorseKT' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_characterwithmorseKT.v:23]
	Parameter white bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'morse_characterwithmorseKT' (52#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_characterwithmorseKT.v:23]
INFO: [Synth 8-6157] synthesizing module 'morse_characterwithmorseUZ' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_characterwithmorseUZ.v:23]
	Parameter white bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'morse_characterwithmorseUZ' (53#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_characterwithmorseUZ.v:23]
INFO: [Synth 8-6155] done synthesizing module 'morse_practice' (54#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_practice.v:23]
INFO: [Synth 8-6157] synthesizing module 'morse_timed' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_timed.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_timed.v:54]
INFO: [Synth 8-6157] synthesizing module 'morse_characterAJ' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_characterAJ.v:23]
	Parameter white bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'morse_characterAJ' (55#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_characterAJ.v:23]
INFO: [Synth 8-6157] synthesizing module 'morse_characterKT' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_characterKT.v:23]
	Parameter white bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'morse_characterKT' (56#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_characterKT.v:23]
INFO: [Synth 8-6157] synthesizing module 'morse_characterUZ' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_characterUZ.v:23]
	Parameter white bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'morse_characterUZ' (57#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_characterUZ.v:23]
INFO: [Synth 8-6157] synthesizing module 'morse_code_timeup' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_timeup.v:23]
	Parameter red bound to: 16'b1111100000000000 
INFO: [Synth 8-6155] done synthesizing module 'morse_code_timeup' (58#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_timeup.v:23]
INFO: [Synth 8-6155] done synthesizing module 'morse_timed' (59#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_timed.v:23]
WARNING: [Synth 8-3848] Net seg in module/entity morse_code_top does not have driver. [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_top.v:29]
WARNING: [Synth 8-3848] Net an in module/entity morse_code_top does not have driver. [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_top.v:31]
WARNING: [Synth 8-3848] Net dp in module/entity morse_code_top does not have driver. [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_top.v:33]
INFO: [Synth 8-6155] done synthesizing module 'morse_code_top' (60#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/morse_code_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (61#1) [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/Top_Student.v:18]
WARNING: [Synth 8-3917] design Top_Student has port dp driven by constant 1
WARNING: [Synth 8-3331] design morse_code_top has unconnected port seg[6]
WARNING: [Synth 8-3331] design morse_code_top has unconnected port seg[5]
WARNING: [Synth 8-3331] design morse_code_top has unconnected port seg[4]
WARNING: [Synth 8-3331] design morse_code_top has unconnected port seg[3]
WARNING: [Synth 8-3331] design morse_code_top has unconnected port seg[2]
WARNING: [Synth 8-3331] design morse_code_top has unconnected port seg[1]
WARNING: [Synth 8-3331] design morse_code_top has unconnected port seg[0]
WARNING: [Synth 8-3331] design morse_code_top has unconnected port an[3]
WARNING: [Synth 8-3331] design morse_code_top has unconnected port an[2]
WARNING: [Synth 8-3331] design morse_code_top has unconnected port an[1]
WARNING: [Synth 8-3331] design morse_code_top has unconnected port an[0]
WARNING: [Synth 8-3331] design morse_code_top has unconnected port dp
WARNING: [Synth 8-3331] design poly_top has unconnected port state[1]
WARNING: [Synth 8-3331] design poly_top has unconnected port state[0]
WARNING: [Synth 8-3331] design poly_top has unconnected port set_c
WARNING: [Synth 8-3331] design spectrogram has unconnected port mic_in[5]
WARNING: [Synth 8-3331] design spectrogram has unconnected port mic_in[4]
WARNING: [Synth 8-3331] design spectrogram has unconnected port mic_in[3]
WARNING: [Synth 8-3331] design spectrogram has unconnected port mic_in[2]
WARNING: [Synth 8-3331] design spectrogram has unconnected port mic_in[1]
WARNING: [Synth 8-3331] design spectrogram has unconnected port mic_in[0]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port led[11]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port led[10]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port led[9]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port led[8]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port led[7]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port led[6]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port led[5]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port led[4]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port led[3]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port led[2]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port led[1]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port led[0]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port sw[11]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port sw[10]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port sw[9]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port sw[8]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port sw[7]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port sw[6]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port sw[5]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port sw[3]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port sw[2]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port sw[1]
WARNING: [Synth 8-3331] design spectrogram_top has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 840.988 ; gain = 584.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 840.988 ; gain = 584.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 840.988 ; gain = 584.555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1428.082 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_peak" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_peak" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "oled_data_A" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data_B" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data_CA" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data_CB" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig33" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig34" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig35" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig36" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig37" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig38" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig39" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig40" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig41" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig42" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig43" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig44" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig45" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig46" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig47" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig48" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig49" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig50" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig51" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig52" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig53" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig54" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig55" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig56" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig57" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig58" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig59" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig60" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig61" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig62" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig63" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig64" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig65" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig66" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig67" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig68" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig69" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig70" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig71" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig72" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig73" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig74" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig75" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig76" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig77" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig78" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig79" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig81" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig82" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig83" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig84" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig85" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig86" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig87" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig88" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig89" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig90" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig91" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig92" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig93" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig94" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig95" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_offset" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_offset" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_plot.v:43]
INFO: [Synth 8-4471] merging register 'const_valid_reg' into 'const_confirm_b_reg' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:135]
WARNING: [Synth 8-6014] Unused sequential element const_valid_reg was removed.  [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:135]
INFO: [Synth 8-5544] ROM "an_scale" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_scale" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "current_peak" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_mic" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "dp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "correct_detected" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "correct" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "correct_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "correct_detected" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "correct" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "correct_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |flexible_clk                              |          15|      3864|
|2     |detect_input__GC0                         |           1|         4|
|3     |menu_button__GC0                          |           1|       228|
|4     |menu_display__GC0                         |           1|     10486|
|5     |Seven_segment_LED_Display_Controller__GC0 |           1|      1743|
|6     |spectrogram_top__GC0                      |           1|     11186|
|7     |debouncer__GC0                            |           1|         4|
|8     |poly_top__GC0                             |           1|     22274|
|9     |morse_anode_disp__GC0                     |           1|        56|
|10    |morse_practice__GC0                       |           1|      7724|
|11    |morse_timed__GC0                          |           1|      9314|
|12    |morse_code_top__GC0                       |           1|     19888|
|13    |Top_Student__GC0                          |           1|      4011|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 5     
	   3 Input     33 Bit       Adders := 1     
	   4 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 25    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 121   
	   2 Input      8 Bit       Adders := 54    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 55    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 193   
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 59    
+---Multipliers : 
	                11x33  Multipliers := 3     
	                33x33  Multipliers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 7     
	  32 Input     32 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 40    
	  97 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 6     
	  11 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 4     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 3     
	   6 Input     11 Bit        Muxes := 6     
	   4 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 9     
	   5 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	  32 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 14    
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 254   
	   3 Input      1 Bit        Muxes := 1     
	 192 Input      1 Bit        Muxes := 191   
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	  27 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module flexible_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module menu_button 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module display_bg_board 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module display_bg_words 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
Module display_bg_moving 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 112   
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
Module display_bg_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
Module menu_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module Seven_segment_LED_Display_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module pitchdetector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module spectrogram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 192   
+---Muxes : 
	  97 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	 192 Input      1 Bit        Muxes := 191   
	   2 Input      1 Bit        Muxes := 191   
Module spectrogram_top 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cross_display 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
Module number_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module number_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   7 Input     11 Bit        Muxes := 1     
Module number_2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
Module number_3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
Module number_4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module number_5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
Module number_6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   7 Input     11 Bit        Muxes := 1     
Module number_7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
Module number_8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 1     
Module number_9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
Module select_degree 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
Module number_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module number_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   7 Input     11 Bit        Muxes := 1     
Module number_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
Module number_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
Module degree_confirmation 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
Module x_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module x_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module x_2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module x_3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module select_constant 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module num0_small__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 13    
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module num0_small__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 13    
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module num0_small__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 13    
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module num0_small 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 13    
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module x0_constant 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module x1_constant 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module x2_constant 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module x3_constant 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module constant_confirmation 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
Module display_plot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 5     
	   3 Input     33 Bit       Adders := 1     
	   4 Input     33 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
+---Multipliers : 
	                11x33  Multipliers := 3     
	                33x33  Multipliers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
Module display_plot_bg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module poly_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 13    
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module morse_anode_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module morse_code_tick__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module morse_characterwithmorseAJ 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   9 Input      1 Bit        Muxes := 1     
Module morse_characterwithmorseKT 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   9 Input      1 Bit        Muxes := 1     
Module morse_characterwithmorseUZ 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module morse_practice 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  27 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module morse_code_tick 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module morse_characterAJ 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   9 Input      1 Bit        Muxes := 1     
Module morse_characterKT 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   9 Input      1 Bit        Muxes := 1     
Module morse_characterUZ 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module morse_code_timeup 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module morse_timed 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	  27 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module morse_code_detect_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module LSFR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module morse_code_menu 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module morse_code_top 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module subtask4_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_plot.v:58]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_plot.v:64]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_plot.v:64]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_plot.v:59]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/display_plot.v:64]
DSP Report: Generating DSP x_square0, operation Mode is: A*B.
DSP Report: operator x_square0 is absorbed into DSP x_square0.
DSP Report: operator x_square0 is absorbed into DSP x_square0.
DSP Report: Generating DSP x_square0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_square0 is absorbed into DSP x_square0.
DSP Report: operator x_square0 is absorbed into DSP x_square0.
DSP Report: Generating DSP x_square0, operation Mode is: A*B.
DSP Report: operator x_square0 is absorbed into DSP x_square0.
DSP Report: operator x_square0 is absorbed into DSP x_square0.
DSP Report: Generating DSP x_square0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_square0 is absorbed into DSP x_square0.
DSP Report: operator x_square0 is absorbed into DSP x_square0.
DSP Report: Generating DSP oled_data5, operation Mode is: A*B.
DSP Report: operator oled_data5 is absorbed into DSP oled_data5.
DSP Report: operator oled_data5 is absorbed into DSP oled_data5.
DSP Report: Generating DSP oled_data5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data5 is absorbed into DSP oled_data5.
DSP Report: operator oled_data5 is absorbed into DSP oled_data5.
DSP Report: Generating DSP oled_data4, operation Mode is: A*B.
DSP Report: operator oled_data4 is absorbed into DSP oled_data4.
DSP Report: operator oled_data4 is absorbed into DSP oled_data4.
DSP Report: Generating DSP oled_data4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data4 is absorbed into DSP oled_data4.
DSP Report: operator oled_data4 is absorbed into DSP oled_data4.
DSP Report: Generating DSP x_cube0, operation Mode is: A*B.
DSP Report: operator x_cube0 is absorbed into DSP x_cube0.
DSP Report: operator x_cube0 is absorbed into DSP x_cube0.
DSP Report: Generating DSP x_cube0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_cube0 is absorbed into DSP x_cube0.
DSP Report: operator x_cube0 is absorbed into DSP x_cube0.
DSP Report: Generating DSP x_cube0, operation Mode is: A*B.
DSP Report: operator x_cube0 is absorbed into DSP x_cube0.
DSP Report: operator x_cube0 is absorbed into DSP x_cube0.
DSP Report: Generating DSP x_cube0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_cube0 is absorbed into DSP x_cube0.
DSP Report: operator x_cube0 is absorbed into DSP x_cube0.
DSP Report: Generating DSP oled_data3, operation Mode is: A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: Generating DSP oled_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
DSP Report: operator oled_data3 is absorbed into DSP oled_data3.
INFO: [Synth 8-4471] merging register 'coe_no_reg[31:0]' into 'coe_no_reg[31:0]' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:159]
INFO: [Synth 8-4471] merging register 'coe_no_reg[31:0]' into 'coe_no_reg[31:0]' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:159]
INFO: [Synth 8-4471] merging register 'coe_no_reg[31:0]' into 'coe_no_reg[31:0]' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:159]
INFO: [Synth 8-4471] merging register 'coe_no_reg[31:0]' into 'coe_no_reg[31:0]' [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:159]
WARNING: [Synth 8-6014] Unused sequential element coe_no_reg was removed.  [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:159]
WARNING: [Synth 8-6014] Unused sequential element coe_no_reg was removed.  [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:159]
WARNING: [Synth 8-6014] Unused sequential element coe_no_reg was removed.  [C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.srcs/sources_1/new/poly_top.v:159]
INFO: [Synth 8-5545] ROM "correct_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "correct_detected" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "correct" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "correct_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "correct_detected" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "correct" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "detect_input0/count_mic" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "detect_input0/current_peak" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Top_Student has port dp driven by constant 1
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[31]' (FDE) to 'menu_button0i_6/count_reg[30]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[30]' (FDE) to 'menu_button0i_6/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[28]' (FDE) to 'menu_button0i_6/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[29]' (FDE) to 'menu_button0i_6/count_reg[27]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[24]' (FDE) to 'menu_button0i_6/count_reg[27]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[25]' (FDE) to 'menu_button0i_6/count_reg[27]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[26]' (FDE) to 'menu_button0i_6/count_reg[27]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[27]' (FDE) to 'menu_button0i_6/count_reg[23]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[18]' (FDE) to 'menu_button0i_6/count_reg[23]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[19]' (FDE) to 'menu_button0i_6/count_reg[23]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[16]' (FDE) to 'menu_button0i_6/count_reg[23]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[17]' (FDE) to 'menu_button0i_6/count_reg[23]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[22]' (FDE) to 'menu_button0i_6/count_reg[23]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[23]' (FDE) to 'menu_button0i_6/count_reg[21]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[20]' (FDE) to 'menu_button0i_6/count_reg[21]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[21]' (FDE) to 'menu_button0i_6/count_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu_button0i_6/count_reg[14]' (FDE) to 'menu_button0i_6/count_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (menu_button0i_6/\count_reg[15] )
INFO: [Synth 8-3886] merging instance 'menu0i_7/board0/oled_data_reg[0]' (FD) to 'menu0i_7/board0/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/board0/oled_data_reg[1]' (FD) to 'menu0i_7/board0/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/board0/oled_data_reg[2]' (FD) to 'menu0i_7/board0/oled_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/board0/oled_data_reg[3]' (FD) to 'menu0i_7/board0/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/board0/oled_data_reg[4]' (FD) to 'menu0i_7/board0/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/board0/oled_data_reg[5]' (FD) to 'menu0i_7/board0/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/board0/oled_data_reg[6]' (FD) to 'menu0i_7/board0/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/board0/oled_data_reg[7]' (FD) to 'menu0i_7/board0/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/board0/oled_data_reg[8]' (FD) to 'menu0i_7/board0/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/board0/oled_data_reg[9]' (FD) to 'menu0i_7/board0/oled_data_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (menu0i_7/\board0/oled_data_reg[10] )
INFO: [Synth 8-3886] merging instance 'menu0i_7/board0/oled_data_reg[13]' (FD) to 'menu0i_7/board0/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[6]' (FDS) to 'menu0i_7/moving0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[7]' (FDR) to 'menu0i_7/moving0/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[4]' (FDS) to 'menu0i_7/moving0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[5]' (FDS) to 'menu0i_7/moving0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[0]' (FDS) to 'menu0i_7/moving0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[1]' (FDS) to 'menu0i_7/moving0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[2]' (FDR) to 'menu0i_7/moving0/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[3]' (FDR) to 'menu0i_7/moving0/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[14]' (FDR) to 'menu0i_7/moving0/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[12]' (FDS) to 'menu0i_7/moving0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[13]' (FDR) to 'menu0i_7/moving0/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[8]' (FDR) to 'menu0i_7/moving0/oled_data_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (menu0i_7/moving0/\oled_data_reg[9] )
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[10]' (FDS) to 'menu0i_7/moving0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/moving0/oled_data_reg[11]' (FDS) to 'menu0i_7/moving0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[6]' (FD) to 'menu0i_7/words0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[6]' (FDS) to 'menu0i_7/selector0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[7]' (FD) to 'menu0i_7/words0/oled_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[7]' (FDR) to 'menu0i_7/selector0/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[4]' (FD) to 'menu0i_7/words0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[4]' (FDR) to 'menu0i_7/selector0/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[5]' (FD) to 'menu0i_7/words0/oled_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[5]' (FDS) to 'menu0i_7/selector0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[0]' (FD) to 'menu0i_7/words0/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[0]' (FDS) to 'menu0i_7/selector0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[1]' (FD) to 'menu0i_7/words0/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[1]' (FDR) to 'menu0i_7/selector0/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[2]' (FD) to 'menu0i_7/words0/oled_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[2]' (FDR) to 'menu0i_7/selector0/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[3]' (FD) to 'menu0i_7/words0/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[3]' (FDR) to 'menu0i_7/selector0/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[15]' (FD) to 'menu0i_7/words0/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[15]' (FDS) to 'menu0i_7/selector0/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[14]' (FD) to 'menu0i_7/words0/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[14]' (FDS) to 'menu0i_7/selector0/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[12]' (FD) to 'menu0i_7/words0/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[12]' (FDS) to 'menu0i_7/selector0/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[13]' (FD) to 'menu0i_7/words0/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[13]' (FDS) to 'menu0i_7/selector0/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[8]' (FD) to 'menu0i_7/words0/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[8]' (FDS) to 'menu0i_7/selector0/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'menu0i_7/words0/oled_data_reg[9]' (FD) to 'menu0i_7/words0/oled_data_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (menu0i_7/\selector0/oled_data_reg[9] )
INFO: [Synth 8-3886] merging instance 'menu0i_7/selector0/oled_data_reg[10]' (FDS) to 'menu0i_7/selector0/oled_data_reg[11]'
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[9]) is unused and will be removed from module display_bg_moving.
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[0]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[1]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[2]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[3]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[4]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[5]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[6]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[7]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[8]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[10]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[11]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[12]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[13]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (spectrogram_top0i_9/\spec/oled_data_reg[13] )
INFO: [Synth 8-3886] merging instance 'spectrogram_top0i_9/spec/oled_data_reg[14]' (FDS) to 'spectrogram_top0i_9/spec/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num0/oled_data_reg[0]' (FDR) to 'poly_top1i_11/num0/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num1/oled_data_reg[0]' (FDR) to 'poly_top1i_11/num1/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num2/oled_data_reg[0]' (FDR) to 'poly_top1i_11/num2/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num3/oled_data_reg[0]' (FDR) to 'poly_top1i_11/num3/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num4/oled_data_reg[0]' (FDR) to 'poly_top1i_11/num4/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num5/oled_data_reg[0]' (FDR) to 'poly_top1i_11/num5/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num6/oled_data_reg[0]' (FDR) to 'poly_top1i_11/num6/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num7/oled_data_reg[0]' (FDR) to 'poly_top1i_11/num7/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num8/oled_data_reg[0]' (FDR) to 'poly_top1i_11/num8/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num9/oled_data_reg[0]' (FDR) to 'poly_top1i_11/num9/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/cross0/oled_data_reg[0]' (FDR) to 'poly_top1i_11/cross0/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num0/oled_data_reg[1]' (FDR) to 'poly_top1i_11/num0/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num1/oled_data_reg[1]' (FDR) to 'poly_top1i_11/num1/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num2/oled_data_reg[1]' (FDR) to 'poly_top1i_11/num2/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num3/oled_data_reg[1]' (FDR) to 'poly_top1i_11/num3/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num4/oled_data_reg[1]' (FDR) to 'poly_top1i_11/num4/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'poly_top1i_11/num5/oled_data_reg[1]' (FDR) to 'poly_top1i_11/num5/oled_data_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/cross0/\oled_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/num0/\oled_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/num1/\oled_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/num2/\oled_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/num3/\oled_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/num4/\oled_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/num5/\oled_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/num6/\oled_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/num7/\oled_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/num8/\oled_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/num9/\oled_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/display_plot_bg0/\oled_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/constant_confirmation0/\x20/oled_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/select_constant0/\x_3_0/oled_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/display_plot0/\oled_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/degree_confirmation0/\num3/oled_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (poly_top1i_11/\num_reg[4] )
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[10]) is unused and will be removed from module cross_display.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module number_0.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module number_1.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module number_2.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module number_3.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module number_4.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module number_5.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module number_6.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module number_7.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module number_8.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module number_9.
WARNING: [Synth 8-3332] Sequential element (num3/oled_data_reg[15]) is unused and will be removed from module degree_confirmation.
WARNING: [Synth 8-3332] Sequential element (x_3_0/oled_data_reg[14]) is unused and will be removed from module select_constant.
WARNING: [Synth 8-3332] Sequential element (x20/oled_data_reg[14]) is unused and will be removed from module constant_confirmation.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[5]) is unused and will be removed from module display_plot.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[14]) is unused and will be removed from module display_plot_bg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (morse_anode_disp0i_12/\LED_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (practice0i_13/tick0/\oled_data_reg[15] )
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module morse_code_tick__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (timed0i_14/timeup0/\oled_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (timed0i_14/tick0/\oled_data_reg[15] )
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[15]) is unused and will be removed from module morse_code_tick.
WARNING: [Synth 8-3332] Sequential element (oled_data_reg[10]) is unused and will be removed from module morse_code_timeup.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (morse0i_15/\detect_input0/pointer0_inferred /\detect_input0/pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\subtask4_20/oled_data_CB_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:02 ; elapsed = 00:06:10 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|morse_practice | char_byte  | 32x8          | LUT            | 
|morse_timed    | char_byte  | 32x8          | LUT            | 
|Top_Student    | char_byte  | 32x8          | LUT            | 
|Top_Student    | char_byte  | 32x8          | LUT            | 
+---------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|display_plot | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | (PCIN>>17)+A*B | 16     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | (PCIN>>17)+A*B | 16     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display_plot | (PCIN>>17)+A*B | 16     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |flexible_clk                              |           2|       102|
|2     |detect_input__GC0                         |           3|         4|
|3     |menu_button__GC0                          |           1|       106|
|4     |menu_display__GC0                         |           1|      2686|
|5     |Seven_segment_LED_Display_Controller__GC0 |           1|      1013|
|6     |spectrogram_top__GC0                      |           1|      5667|
|7     |debouncer__GC0                            |           1|         4|
|8     |poly_top__GC0                             |           1|      5862|
|9     |morse_practice__GC0                       |           1|      1567|
|10    |morse_timed__GC0                          |           1|      1492|
|11    |morse_code_top__GC0                       |           1|      1555|
|12    |Top_Student__GC0                          |           1|      1675|
|13    |flexible_clk__1                           |           2|       101|
|14    |flexible_clk__2                           |           1|       101|
|15    |flexible_clk__3                           |           1|       101|
|16    |flexible_clk__4                           |           1|       101|
|17    |flexible_clk__5                           |           3|       102|
|18    |flexible_clk__6                           |           1|       100|
|19    |flexible_clk__7                           |           2|       100|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:23 ; elapsed = 00:06:32 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:27 ; elapsed = 00:06:36 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |flexible_clk                              |           2|       102|
|2     |detect_input__GC0                         |           3|         4|
|3     |menu_button__GC0                          |           1|       106|
|4     |menu_display__GC0                         |           1|      2686|
|5     |Seven_segment_LED_Display_Controller__GC0 |           1|      1013|
|6     |spectrogram_top__GC0                      |           1|      5667|
|7     |debouncer__GC0                            |           1|         4|
|8     |poly_top__GC0                             |           1|      5862|
|9     |morse_practice__GC0                       |           1|      1567|
|10    |morse_timed__GC0                          |           1|      1457|
|11    |morse_code_top__GC0                       |           1|      1555|
|12    |Top_Student__GC0                          |           1|      1675|
|13    |flexible_clk__1                           |           2|       101|
|14    |flexible_clk__2                           |           1|       101|
|15    |flexible_clk__3                           |           1|       101|
|16    |flexible_clk__4                           |           1|       101|
|17    |flexible_clk__5                           |           3|       102|
|18    |flexible_clk__6                           |           1|       100|
|19    |flexible_clk__7                           |           2|       100|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\poly_top1/coe_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\poly_top1/coe_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\poly_top1/coe_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\poly_top1/coe_reg[2] )
WARNING: [Synth 8-3332] Sequential element (poly_top1/coe_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (poly_top1/coe_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (poly_top1/coe_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (poly_top1/coe_reg[0]) is unused and will be removed from module Top_Student.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:36 ; elapsed = 00:06:45 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:38 ; elapsed = 00:06:48 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:38 ; elapsed = 00:06:48 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:40 ; elapsed = 00:06:49 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:40 ; elapsed = 00:06:50 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:40 ; elapsed = 00:06:50 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:40 ; elapsed = 00:06:50 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     9|
|2     |CARRY4  |   922|
|3     |DSP48E1 |    12|
|4     |LUT1    |   114|
|5     |LUT2    |  1280|
|6     |LUT3    |  1142|
|7     |LUT4    |   507|
|8     |LUT5    |  1006|
|9     |LUT6    |  2838|
|10    |MUXF7   |   151|
|11    |MUXF8   |    33|
|12    |FDE_1   |    32|
|13    |FDRE    |  2261|
|14    |FDSE    |    35|
|15    |IBUF    |    23|
|16    |OBUF    |    37|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------+-------------------------------------+------+
|      |Instance                   |Module                               |Cells |
+------+---------------------------+-------------------------------------+------+
|1     |top                        |                                     | 10402|
|2     |  aud0                     |Audio_Capture                        |   113|
|3     |  clk6p25m                 |flexible_clk                         |    64|
|4     |  clk_20kHz                |flexible_clk_0                       |    63|
|5     |  convert0                 |PItoXY                               |   560|
|6     |  detect_input_c           |detect_input                         |     3|
|7     |    d0                     |dff_31                               |     1|
|8     |    d1                     |dff_32                               |     1|
|9     |    d2                     |dff_33                               |     1|
|10    |  detect_input_l           |detect_input_1                       |     3|
|11    |    d0                     |dff_28                               |     1|
|12    |    d1                     |dff_29                               |     1|
|13    |    d2                     |dff_30                               |     1|
|14    |  detect_input_r           |detect_input_2                       |     4|
|15    |    d0                     |dff_25                               |     1|
|16    |    d1                     |dff_26                               |     2|
|17    |    d2                     |dff_27                               |     1|
|18    |  display0                 |Oled_Display                         |  1619|
|19    |  menu0                    |menu_display                         |   693|
|20    |    board0                 |display_bg_board                     |     3|
|21    |    clk0                   |flexible_clk_24                      |    63|
|22    |    moving0                |display_bg_moving                    |   593|
|23    |    selector0              |display_bg_selector                  |    13|
|24    |    words0                 |display_bg_words                     |    21|
|25    |  menu_button0             |menu_button                          |   155|
|26    |    clk0                   |flexible_clk_23                      |    63|
|27    |  morse0                   |morse_code_top                       |  1350|
|28    |    clkslow                |flexible_clk_19                      |    63|
|29    |    convert1               |PItoXY_20                            |   519|
|30    |    detect_input0          |morse_code_detect_input              |   301|
|31    |    lsfr0                  |LSFR                                 |    25|
|32    |    mourse_code_menu0      |morse_code_menu                      |    13|
|33    |    practice0              |morse_practice                       |   192|
|34    |      AJ0                  |morse_characterwithmorseAJ           |    27|
|35    |      KT0                  |morse_characterwithmorseKT           |    18|
|36    |      UZ0                  |morse_characterwithmorseUZ           |     7|
|37    |      slowslow_clk         |flexible_clk_22                      |    63|
|38    |      tick0                |morse_code_tick                      |     1|
|39    |    timed0                 |morse_timed                          |   226|
|40    |      AJ0                  |morse_characterAJ                    |     7|
|41    |      KT0                  |morse_characterKT                    |     3|
|42    |      UZ0                  |morse_characterUZ                    |     2|
|43    |      slowslow_5clk        |flexible_clk_21                      |    63|
|44    |      timeup0              |morse_code_timeup                    |     1|
|45    |  poly_top1                |poly_top                             |  2377|
|46    |    num5                   |number_5                             |     1|
|47    |    clk0                   |flexible_clk_6                       |    63|
|48    |    clk6p25m               |flexible_clk_7                       |    63|
|49    |    constant_confirmation0 |constant_confirmation                |    19|
|50    |      coe0                 |num0_small                           |     4|
|51    |      coe1                 |num0_small_16                        |     1|
|52    |      coe2                 |num0_small_17                        |     1|
|53    |      coe3                 |num0_small_18                        |     2|
|54    |      x00                  |x0_constant                          |     1|
|55    |      x10                  |x1_constant                          |     2|
|56    |      x20                  |x2_constant                          |     4|
|57    |      x30                  |x3_constant                          |     1|
|58    |    convert0               |PItoXY_8                             |   685|
|59    |    cross0                 |cross_display                        |     2|
|60    |    db0                    |debouncer                            |    68|
|61    |      d0                   |dff                                  |     1|
|62    |      clk0                 |flexible_clk_13                      |    63|
|63    |      d1                   |dff_14                               |     3|
|64    |      d2                   |dff_15                               |     1|
|65    |    degree_confirmation0   |degree_confirmation                  |    12|
|66    |      num0                 |number_0_9                           |     1|
|67    |      num1                 |number_1_10                          |     1|
|68    |      num2                 |number_2_11                          |     3|
|69    |      num3                 |number_3_12                          |     2|
|70    |    display_plot0          |display_plot                         |  1267|
|71    |    display_plot_bg0       |display_plot_bg                      |     2|
|72    |    num0                   |number_0                             |     2|
|73    |    num1                   |number_1                             |     1|
|74    |    num2                   |number_2                             |     1|
|75    |    num3                   |number_3                             |     2|
|76    |    num4                   |number_4                             |     2|
|77    |    num6                   |number_6                             |     3|
|78    |    num7                   |number_7                             |     1|
|79    |    num8                   |number_8                             |     2|
|80    |    num9                   |number_9                             |     1|
|81    |    select_constant0       |select_constant                      |    11|
|82    |      x_0_0                |x_0                                  |     1|
|83    |      x_1_0                |x_1                                  |     1|
|84    |      x_2_0                |x_2                                  |     3|
|85    |      x_3_0                |x_3                                  |     3|
|86    |    select_degree0         |select_degree                        |     5|
|87    |  spectrogram_top0         |spectrogram_top                      |  3174|
|88    |    clock_20M              |flexible_clk_3                       |    63|
|89    |    clock_20k              |flexible_clk_4                       |    63|
|90    |    freq_disp              |Seven_segment_LED_Display_Controller |   191|
|91    |      clock_200            |flexible_clk_5                       |    63|
|92    |    pitch                  |pitchdetector                        |   986|
|93    |    spec                   |spectrogram                          |  1706|
|94    |  subtask4_20              |subtask4_2                           |   101|
+------+---------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:40 ; elapsed = 00:06:50 . Memory (MB): peak = 1431.035 ; gain = 1174.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:35 ; elapsed = 00:06:17 . Memory (MB): peak = 1431.035 ; gain = 584.555
Synthesis Optimization Complete : Time (s): cpu = 00:06:41 ; elapsed = 00:06:52 . Memory (MB): peak = 1431.035 ; gain = 1174.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
421 Infos, 97 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:47 ; elapsed = 00:06:58 . Memory (MB): peak = 1431.035 ; gain = 1187.266
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel Pranajaya/Documents/GitHub/EE2026-Final-Project/Project_Final.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1431.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr  6 11:08:31 2022...
