
Robot_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb5c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  0800ccec  0800ccec  0000dcec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce2c  0800ce2c  0000e090  2**0
                  CONTENTS
  4 .ARM          00000008  0800ce2c  0800ce2c  0000de2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce34  0800ce34  0000e090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ce34  0800ce34  0000de34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ce38  0800ce38  0000de38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800ce3c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e090  2**0
                  CONTENTS
 10 .bss          0000509c  20000090  20000090  0000e090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000512c  2000512c  0000e090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002016a  00000000  00000000  0000e0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004d60  00000000  00000000  0002e22a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001aa0  00000000  00000000  00032f90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014c0  00000000  00000000  00034a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027d9a  00000000  00000000  00035ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002142d  00000000  00000000  0005dc8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db3c4  00000000  00000000  0007f0b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015a47b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007344  00000000  00000000  0015a4c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000047  00000000  00000000  00161804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ccd4 	.word	0x0800ccd4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	0800ccd4 	.word	0x0800ccd4

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b96a 	b.w	80004bc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	460c      	mov	r4, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14e      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020c:	4694      	mov	ip, r2
 800020e:	458c      	cmp	ip, r1
 8000210:	4686      	mov	lr, r0
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	d962      	bls.n	80002de <__udivmoddi4+0xde>
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0320 	rsb	r3, r2, #32
 800021e:	4091      	lsls	r1, r2
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	fa0c fc02 	lsl.w	ip, ip, r2
 8000228:	4319      	orrs	r1, r3
 800022a:	fa00 fe02 	lsl.w	lr, r0, r2
 800022e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000232:	fa1f f68c 	uxth.w	r6, ip
 8000236:	fbb1 f4f7 	udiv	r4, r1, r7
 800023a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023e:	fb07 1114 	mls	r1, r7, r4, r1
 8000242:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000246:	fb04 f106 	mul.w	r1, r4, r6
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f104 30ff 	add.w	r0, r4, #4294967295
 8000256:	f080 8112 	bcs.w	800047e <__udivmoddi4+0x27e>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 810f 	bls.w	800047e <__udivmoddi4+0x27e>
 8000260:	3c02      	subs	r4, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a59      	subs	r1, r3, r1
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	fbb1 f0f7 	udiv	r0, r1, r7
 800026e:	fb07 1110 	mls	r1, r7, r0, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb00 f606 	mul.w	r6, r0, r6
 800027a:	429e      	cmp	r6, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x94>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f100 31ff 	add.w	r1, r0, #4294967295
 8000286:	f080 80fc 	bcs.w	8000482 <__udivmoddi4+0x282>
 800028a:	429e      	cmp	r6, r3
 800028c:	f240 80f9 	bls.w	8000482 <__udivmoddi4+0x282>
 8000290:	4463      	add	r3, ip
 8000292:	3802      	subs	r0, #2
 8000294:	1b9b      	subs	r3, r3, r6
 8000296:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa6>
 800029e:	40d3      	lsrs	r3, r2
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xba>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb4>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x150>
 80002c2:	42a3      	cmp	r3, r4
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xcc>
 80002c6:	4290      	cmp	r0, r2
 80002c8:	f0c0 80f0 	bcc.w	80004ac <__udivmoddi4+0x2ac>
 80002cc:	1a86      	subs	r6, r0, r2
 80002ce:	eb64 0303 	sbc.w	r3, r4, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	2d00      	cmp	r5, #0
 80002d6:	d0e6      	beq.n	80002a6 <__udivmoddi4+0xa6>
 80002d8:	e9c5 6300 	strd	r6, r3, [r5]
 80002dc:	e7e3      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002de:	2a00      	cmp	r2, #0
 80002e0:	f040 8090 	bne.w	8000404 <__udivmoddi4+0x204>
 80002e4:	eba1 040c 	sub.w	r4, r1, ip
 80002e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fa:	fb08 4416 	mls	r4, r8, r6, r4
 80002fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000302:	fb07 f006 	mul.w	r0, r7, r6
 8000306:	4298      	cmp	r0, r3
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x11c>
 800030a:	eb1c 0303 	adds.w	r3, ip, r3
 800030e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x11a>
 8000314:	4298      	cmp	r0, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 800031a:	4626      	mov	r6, r4
 800031c:	1a1c      	subs	r4, r3, r0
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb4 f0f8 	udiv	r0, r4, r8
 8000326:	fb08 4410 	mls	r4, r8, r0, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb00 f707 	mul.w	r7, r0, r7
 8000332:	429f      	cmp	r7, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x148>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 34ff 	add.w	r4, r0, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x146>
 8000340:	429f      	cmp	r7, r3
 8000342:	f200 80b0 	bhi.w	80004a6 <__udivmoddi4+0x2a6>
 8000346:	4620      	mov	r0, r4
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x9c>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000360:	fa04 f301 	lsl.w	r3, r4, r1
 8000364:	ea43 030c 	orr.w	r3, r3, ip
 8000368:	40f4      	lsrs	r4, r6
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	0c38      	lsrs	r0, r7, #16
 8000370:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000374:	fbb4 fef0 	udiv	lr, r4, r0
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	fb00 441e 	mls	r4, r0, lr, r4
 8000380:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000384:	fb0e f90c 	mul.w	r9, lr, ip
 8000388:	45a1      	cmp	r9, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d90a      	bls.n	80003a6 <__udivmoddi4+0x1a6>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000396:	f080 8084 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f240 8081 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 80003a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a4:	443c      	add	r4, r7
 80003a6:	eba4 0409 	sub.w	r4, r4, r9
 80003aa:	fa1f f983 	uxth.w	r9, r3
 80003ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b2:	fb00 4413 	mls	r4, r0, r3, r4
 80003b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d907      	bls.n	80003d2 <__udivmoddi4+0x1d2>
 80003c2:	193c      	adds	r4, r7, r4
 80003c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c8:	d267      	bcs.n	800049a <__udivmoddi4+0x29a>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d965      	bls.n	800049a <__udivmoddi4+0x29a>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d6:	fba0 9302 	umull	r9, r3, r0, r2
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	429c      	cmp	r4, r3
 80003e0:	46ce      	mov	lr, r9
 80003e2:	469c      	mov	ip, r3
 80003e4:	d351      	bcc.n	800048a <__udivmoddi4+0x28a>
 80003e6:	d04e      	beq.n	8000486 <__udivmoddi4+0x286>
 80003e8:	b155      	cbz	r5, 8000400 <__udivmoddi4+0x200>
 80003ea:	ebb8 030e 	subs.w	r3, r8, lr
 80003ee:	eb64 040c 	sbc.w	r4, r4, ip
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	40cb      	lsrs	r3, r1
 80003f8:	431e      	orrs	r6, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	e750      	b.n	80002a6 <__udivmoddi4+0xa6>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f103 	lsr.w	r1, r0, r3
 800040c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000410:	fa24 f303 	lsr.w	r3, r4, r3
 8000414:	4094      	lsls	r4, r2
 8000416:	430c      	orrs	r4, r1
 8000418:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800041c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3110 	mls	r1, r8, r0, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000432:	fb00 f107 	mul.w	r1, r0, r7
 8000436:	4299      	cmp	r1, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x24c>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000442:	d22c      	bcs.n	800049e <__udivmoddi4+0x29e>
 8000444:	4299      	cmp	r1, r3
 8000446:	d92a      	bls.n	800049e <__udivmoddi4+0x29e>
 8000448:	3802      	subs	r0, #2
 800044a:	4463      	add	r3, ip
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f1f8 	udiv	r1, r3, r8
 8000454:	fb08 3311 	mls	r3, r8, r1, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb01 f307 	mul.w	r3, r1, r7
 8000460:	42a3      	cmp	r3, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x276>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f101 36ff 	add.w	r6, r1, #4294967295
 800046c:	d213      	bcs.n	8000496 <__udivmoddi4+0x296>
 800046e:	42a3      	cmp	r3, r4
 8000470:	d911      	bls.n	8000496 <__udivmoddi4+0x296>
 8000472:	3902      	subs	r1, #2
 8000474:	4464      	add	r4, ip
 8000476:	1ae4      	subs	r4, r4, r3
 8000478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800047c:	e739      	b.n	80002f2 <__udivmoddi4+0xf2>
 800047e:	4604      	mov	r4, r0
 8000480:	e6f0      	b.n	8000264 <__udivmoddi4+0x64>
 8000482:	4608      	mov	r0, r1
 8000484:	e706      	b.n	8000294 <__udivmoddi4+0x94>
 8000486:	45c8      	cmp	r8, r9
 8000488:	d2ae      	bcs.n	80003e8 <__udivmoddi4+0x1e8>
 800048a:	ebb9 0e02 	subs.w	lr, r9, r2
 800048e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000492:	3801      	subs	r0, #1
 8000494:	e7a8      	b.n	80003e8 <__udivmoddi4+0x1e8>
 8000496:	4631      	mov	r1, r6
 8000498:	e7ed      	b.n	8000476 <__udivmoddi4+0x276>
 800049a:	4603      	mov	r3, r0
 800049c:	e799      	b.n	80003d2 <__udivmoddi4+0x1d2>
 800049e:	4630      	mov	r0, r6
 80004a0:	e7d4      	b.n	800044c <__udivmoddi4+0x24c>
 80004a2:	46d6      	mov	lr, sl
 80004a4:	e77f      	b.n	80003a6 <__udivmoddi4+0x1a6>
 80004a6:	4463      	add	r3, ip
 80004a8:	3802      	subs	r0, #2
 80004aa:	e74d      	b.n	8000348 <__udivmoddi4+0x148>
 80004ac:	4606      	mov	r6, r0
 80004ae:	4623      	mov	r3, r4
 80004b0:	4608      	mov	r0, r1
 80004b2:	e70f      	b.n	80002d4 <__udivmoddi4+0xd4>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	4463      	add	r3, ip
 80004b8:	e730      	b.n	800031c <__udivmoddi4+0x11c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>:

class STEP {
private :
	Resolution x;
	GPIO_TypeDef* ports[3];
	inline void write_pin(GPIO_TypeDef* port, uint8_t pin, bool val)
 80004c0:	b480      	push	{r7}
 80004c2:	b085      	sub	sp, #20
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	60f8      	str	r0, [r7, #12]
 80004c8:	60b9      	str	r1, [r7, #8]
 80004ca:	4611      	mov	r1, r2
 80004cc:	461a      	mov	r2, r3
 80004ce:	460b      	mov	r3, r1
 80004d0:	71fb      	strb	r3, [r7, #7]
 80004d2:	4613      	mov	r3, r2
 80004d4:	71bb      	strb	r3, [r7, #6]
	{
	    port->BSRR = val ? (1U << pin) : (1U << (pin + 16));
 80004d6:	79bb      	ldrb	r3, [r7, #6]
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d004      	beq.n	80004e6 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb+0x26>
 80004dc:	79fb      	ldrb	r3, [r7, #7]
 80004de:	2201      	movs	r2, #1
 80004e0:	fa02 f303 	lsl.w	r3, r2, r3
 80004e4:	e004      	b.n	80004f0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb+0x30>
 80004e6:	79fb      	ldrb	r3, [r7, #7]
 80004e8:	3310      	adds	r3, #16
 80004ea:	2201      	movs	r2, #1
 80004ec:	fa02 f303 	lsl.w	r3, r2, r3
 80004f0:	68ba      	ldr	r2, [r7, #8]
 80004f2:	6193      	str	r3, [r2, #24]
	}
 80004f4:	bf00      	nop
 80004f6:	3714      	adds	r7, #20
 80004f8:	46bd      	mov	sp, r7
 80004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fe:	4770      	bx	lr

08000500 <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>:

	bool Flag_step_oke;
	StepState_t Status_Step;

public:
	STEP(uint8_t M0, uint8_t M1, uint8_t M2,
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	4608      	mov	r0, r1
 800050a:	4611      	mov	r1, r2
 800050c:	461a      	mov	r2, r3
 800050e:	4603      	mov	r3, r0
 8000510:	70fb      	strb	r3, [r7, #3]
 8000512:	460b      	mov	r3, r1
 8000514:	70bb      	strb	r3, [r7, #2]
 8000516:	4613      	mov	r3, r2
 8000518:	707b      	strb	r3, [r7, #1]
	         uint8_t pin0, GPIO_TypeDef* port0,
	         uint8_t pin1, GPIO_TypeDef* port1,
	         uint8_t pin2, GPIO_TypeDef* port2,
	         uint16_t step_pin, GPIO_TypeDef* step_port,
	         uint16_t dir_pin, GPIO_TypeDef* dir_port)
	        : _step_port(step_port), _step_pin(step_pin),
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800051e:	611a      	str	r2, [r3, #16]
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000524:	829a      	strh	r2, [r3, #20]
	          _dir_port(dir_port), _dir_pin(dir_pin), step_state(0)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800052a:	619a      	str	r2, [r3, #24]
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000530:	839a      	strh	r2, [r3, #28]
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	2200      	movs	r2, #0
 8000536:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	2200      	movs	r2, #0
 8000546:	65da      	str	r2, [r3, #92]	@ 0x5c
	  {
        x.M0 = M0;
 8000548:	78fb      	ldrb	r3, [r7, #3]
 800054a:	f003 0301 	and.w	r3, r3, #1
 800054e:	b2d9      	uxtb	r1, r3
 8000550:	687a      	ldr	r2, [r7, #4]
 8000552:	7813      	ldrb	r3, [r2, #0]
 8000554:	f361 0300 	bfi	r3, r1, #0, #1
 8000558:	7013      	strb	r3, [r2, #0]
        x.M1 = M1;
 800055a:	78bb      	ldrb	r3, [r7, #2]
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	b2d9      	uxtb	r1, r3
 8000562:	687a      	ldr	r2, [r7, #4]
 8000564:	7813      	ldrb	r3, [r2, #0]
 8000566:	f361 0341 	bfi	r3, r1, #1, #1
 800056a:	7013      	strb	r3, [r2, #0]
        x.M2 = M2;
 800056c:	787b      	ldrb	r3, [r7, #1]
 800056e:	f003 0301 	and.w	r3, r3, #1
 8000572:	b2d9      	uxtb	r1, r3
 8000574:	687a      	ldr	r2, [r7, #4]
 8000576:	7813      	ldrb	r3, [r2, #0]
 8000578:	f361 0382 	bfi	r3, r1, #2, #1
 800057c:	7013      	strb	r3, [r2, #0]

        x.P0= pin0;
 800057e:	7c3b      	ldrb	r3, [r7, #16]
 8000580:	f003 030f 	and.w	r3, r3, #15
 8000584:	b2d9      	uxtb	r1, r3
 8000586:	687a      	ldr	r2, [r7, #4]
 8000588:	7813      	ldrb	r3, [r2, #0]
 800058a:	f361 03c6 	bfi	r3, r1, #3, #4
 800058e:	7013      	strb	r3, [r2, #0]
        x.P1 = pin1;
 8000590:	7e3b      	ldrb	r3, [r7, #24]
 8000592:	f003 030f 	and.w	r3, r3, #15
 8000596:	b2d9      	uxtb	r1, r3
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	7853      	ldrb	r3, [r2, #1]
 800059c:	f361 0303 	bfi	r3, r1, #0, #4
 80005a0:	7053      	strb	r3, [r2, #1]
        x.P2 = pin2;
 80005a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80005a6:	f003 030f 	and.w	r3, r3, #15
 80005aa:	b2d9      	uxtb	r1, r3
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	7853      	ldrb	r3, [r2, #1]
 80005b0:	f361 1307 	bfi	r3, r1, #4, #4
 80005b4:	7053      	strb	r3, [r2, #1]

        ports[0] = port0;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	697a      	ldr	r2, [r7, #20]
 80005ba:	605a      	str	r2, [r3, #4]
        ports[1] = port1;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	69fa      	ldr	r2, [r7, #28]
 80005c0:	609a      	str	r2, [r3, #8]
        ports[2] = port2;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80005c6:	60da      	str	r2, [r3, #12]

        Flags.flag_angle_init=false;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2200      	movs	r2, #0
 80005cc:	779a      	strb	r2, [r3, #30]
        Flags.flag_set_dir=false;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2200      	movs	r2, #0
 80005d2:	f883 2020 	strb.w	r2, [r3, #32]
        Flags.flag_trang_thaidau_vehome=false;
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	2200      	movs	r2, #0
 80005da:	77da      	strb	r2, [r3, #31]

        STEPx.target_step=0;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	2200      	movs	r2, #0
 80005e0:	645a      	str	r2, [r3, #68]	@ 0x44
        STEPx.current_step=0;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2200      	movs	r2, #0
 80005e6:	649a      	str	r2, [r3, #72]	@ 0x48

        STEPx.angle_as56_cur=0;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2200      	movs	r2, #0
 80005ec:	631a      	str	r2, [r3, #48]	@ 0x30
        STEPx.angle_as56_tar=0;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	2200      	movs	r2, #0
 80005f2:	635a      	str	r2, [r3, #52]	@ 0x34



        Flag_step_oke=false;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2200      	movs	r2, #0
 80005f8:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52

        Status_Step=STEP_DONE;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2202      	movs	r2, #2
 8000600:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53

	    write_pin(ports[0], x.P0, x.M0);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	6859      	ldr	r1, [r3, #4]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8000610:	b2db      	uxtb	r3, r3
 8000612:	461a      	mov	r2, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	f003 0301 	and.w	r3, r3, #1
 800061c:	b2db      	uxtb	r3, r3
 800061e:	2b00      	cmp	r3, #0
 8000620:	bf14      	ite	ne
 8000622:	2301      	movne	r3, #1
 8000624:	2300      	moveq	r3, #0
 8000626:	b2db      	uxtb	r3, r3
 8000628:	6878      	ldr	r0, [r7, #4]
 800062a:	f7ff ff49 	bl	80004c0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>
	    write_pin(ports[1], x.P1, x.M1);
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	6899      	ldr	r1, [r3, #8]
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	785b      	ldrb	r3, [r3, #1]
 8000636:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800063a:	b2db      	uxtb	r3, r3
 800063c:	461a      	mov	r2, r3
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	f003 0302 	and.w	r3, r3, #2
 8000646:	b2db      	uxtb	r3, r3
 8000648:	2b00      	cmp	r3, #0
 800064a:	bf14      	ite	ne
 800064c:	2301      	movne	r3, #1
 800064e:	2300      	moveq	r3, #0
 8000650:	b2db      	uxtb	r3, r3
 8000652:	6878      	ldr	r0, [r7, #4]
 8000654:	f7ff ff34 	bl	80004c0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>
	    write_pin(ports[2], x.P2, x.M2);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	68d9      	ldr	r1, [r3, #12]
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	785b      	ldrb	r3, [r3, #1]
 8000660:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000664:	b2db      	uxtb	r3, r3
 8000666:	461a      	mov	r2, r3
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	f003 0304 	and.w	r3, r3, #4
 8000670:	b2db      	uxtb	r3, r3
 8000672:	2b00      	cmp	r3, #0
 8000674:	bf14      	ite	ne
 8000676:	2301      	movne	r3, #1
 8000678:	2300      	moveq	r3, #0
 800067a:	b2db      	uxtb	r3, r3
 800067c:	6878      	ldr	r0, [r7, #4]
 800067e:	f7ff ff1f 	bl	80004c0 <_ZN4STEP9write_pinEP12GPIO_TypeDefhb>
    }
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4618      	mov	r0, r3
 8000686:	3708      	adds	r7, #8
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}

0800068c <_Z18pos_state_to_arrayyPh>:
uint64_t pos_e=0;

uint8_t pos_dbg[64];

void pos_state_to_array(uint64_t state, uint8_t *arr)
{
 800068c:	b4f0      	push	{r4, r5, r6, r7}
 800068e:	b086      	sub	sp, #24
 8000690:	af00      	add	r7, sp, #0
 8000692:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8000696:	607a      	str	r2, [r7, #4]
    for (uint8_t i = 0; i < 64; i++)
 8000698:	2300      	movs	r3, #0
 800069a:	75fb      	strb	r3, [r7, #23]
 800069c:	e01b      	b.n	80006d6 <_Z18pos_state_to_arrayyPh+0x4a>
    {
        arr[i] = (state >> i) & 0x01;
 800069e:	7df9      	ldrb	r1, [r7, #23]
 80006a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80006a4:	f1c1 0620 	rsb	r6, r1, #32
 80006a8:	f1a1 0020 	sub.w	r0, r1, #32
 80006ac:	fa22 f401 	lsr.w	r4, r2, r1
 80006b0:	fa03 f606 	lsl.w	r6, r3, r6
 80006b4:	4334      	orrs	r4, r6
 80006b6:	fa23 f000 	lsr.w	r0, r3, r0
 80006ba:	4304      	orrs	r4, r0
 80006bc:	fa23 f501 	lsr.w	r5, r3, r1
 80006c0:	b2e2      	uxtb	r2, r4
 80006c2:	7dfb      	ldrb	r3, [r7, #23]
 80006c4:	6879      	ldr	r1, [r7, #4]
 80006c6:	440b      	add	r3, r1
 80006c8:	f002 0201 	and.w	r2, r2, #1
 80006cc:	b2d2      	uxtb	r2, r2
 80006ce:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 64; i++)
 80006d0:	7dfb      	ldrb	r3, [r7, #23]
 80006d2:	3301      	adds	r3, #1
 80006d4:	75fb      	strb	r3, [r7, #23]
 80006d6:	7dfb      	ldrb	r3, [r7, #23]
 80006d8:	2b3f      	cmp	r3, #63	@ 0x3f
 80006da:	d9e0      	bls.n	800069e <_Z18pos_state_to_arrayyPh+0x12>
    }
}
 80006dc:	bf00      	nop
 80006de:	bf00      	nop
 80006e0:	3718      	adds	r7, #24
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bcf0      	pop	{r4, r5, r6, r7}
 80006e6:	4770      	bx	lr

080006e8 <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	460b      	mov	r3, r1
 80006f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
  if (huart->Instance==USART3){
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a1a      	ldr	r2, [pc, #104]	@ (8000764 <HAL_UARTEx_RxEventCallback+0x7c>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d12e      	bne.n	800075c <HAL_UARTEx_RxEventCallback+0x74>
	  memset(data,'0',64);
 80006fe:	2240      	movs	r2, #64	@ 0x40
 8000700:	2130      	movs	r1, #48	@ 0x30
 8000702:	4819      	ldr	r0, [pc, #100]	@ (8000768 <HAL_UARTEx_RxEventCallback+0x80>)
 8000704:	f00c fa50 	bl	800cba8 <memset>
	  memcpy ( data, _Dwin->RxData, Size );
 8000708:	4b18      	ldr	r3, [pc, #96]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	3308      	adds	r3, #8
 800070e:	887a      	ldrh	r2, [r7, #2]
 8000710:	4619      	mov	r1, r3
 8000712:	4815      	ldr	r0, [pc, #84]	@ (8000768 <HAL_UARTEx_RxEventCallback+0x80>)
 8000714:	f00c fad0 	bl	800ccb8 <memcpy>
	  _Dwin->handled_data_interrupt();
 8000718:	4b14      	ldr	r3, [pc, #80]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4618      	mov	r0, r3
 800071e:	f008 f8e7 	bl	80088f0 <_ZN8DwinDgus22handled_data_interruptEv>
	  pos_state_to_array(_Dwin->pos_state, pos_dbg);
 8000722:	4b12      	ldr	r3, [pc, #72]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800072a:	4a11      	ldr	r2, [pc, #68]	@ (8000770 <HAL_UARTEx_RxEventCallback+0x88>)
 800072c:	f7ff ffae 	bl	800068c <_Z18pos_state_to_arrayyPh>

		HAL_UARTEx_ReceiveToIdle_DMA(_Dwin->_huart, _Dwin->RxData, 32);
 8000730:	4b0e      	ldr	r3, [pc, #56]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	6818      	ldr	r0, [r3, #0]
 8000736:	4b0d      	ldr	r3, [pc, #52]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	3308      	adds	r3, #8
 800073c:	2220      	movs	r2, #32
 800073e:	4619      	mov	r1, r3
 8000740:	f006 fe86 	bl	8007450 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(_Dwin->_hdma_rx,DMA_IT_HT);
 8000744:	4b09      	ldr	r3, [pc, #36]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	4b07      	ldr	r3, [pc, #28]	@ (800076c <HAL_UARTEx_RxEventCallback+0x84>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	f022 0208 	bic.w	r2, r2, #8
 800075a:	601a      	str	r2, [r3, #0]

  }

}
 800075c:	bf00      	nop
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40004800 	.word	0x40004800
 8000768:	200000b0 	.word	0x200000b0
 800076c:	200000f0 	.word	0x200000f0
 8000770:	20000100 	.word	0x20000100

08000774 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_5) {   _Flag.flag1 = 1;}
 800077e:	88fb      	ldrh	r3, [r7, #6]
 8000780:	2b20      	cmp	r3, #32
 8000782:	d105      	bne.n	8000790 <HAL_GPIO_EXTI_Callback+0x1c>
 8000784:	4a13      	ldr	r2, [pc, #76]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x60>)
 8000786:	7813      	ldrb	r3, [r2, #0]
 8000788:	f043 0301 	orr.w	r3, r3, #1
 800078c:	7013      	strb	r3, [r2, #0]
    else if (GPIO_Pin == GPIO_PIN_3) { _Flag.flag2 = 1;}
    else if (GPIO_Pin == GPIO_PIN_0) { _Flag.flag3 = 1;}
    else if (GPIO_Pin == GPIO_PIN_9) { _Flag.flag4 = 1;}
}
 800078e:	e01a      	b.n	80007c6 <HAL_GPIO_EXTI_Callback+0x52>
    else if (GPIO_Pin == GPIO_PIN_3) { _Flag.flag2 = 1;}
 8000790:	88fb      	ldrh	r3, [r7, #6]
 8000792:	2b08      	cmp	r3, #8
 8000794:	d105      	bne.n	80007a2 <HAL_GPIO_EXTI_Callback+0x2e>
 8000796:	4a0f      	ldr	r2, [pc, #60]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x60>)
 8000798:	7813      	ldrb	r3, [r2, #0]
 800079a:	f043 0302 	orr.w	r3, r3, #2
 800079e:	7013      	strb	r3, [r2, #0]
}
 80007a0:	e011      	b.n	80007c6 <HAL_GPIO_EXTI_Callback+0x52>
    else if (GPIO_Pin == GPIO_PIN_0) { _Flag.flag3 = 1;}
 80007a2:	88fb      	ldrh	r3, [r7, #6]
 80007a4:	2b01      	cmp	r3, #1
 80007a6:	d105      	bne.n	80007b4 <HAL_GPIO_EXTI_Callback+0x40>
 80007a8:	4a0a      	ldr	r2, [pc, #40]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x60>)
 80007aa:	7813      	ldrb	r3, [r2, #0]
 80007ac:	f043 0304 	orr.w	r3, r3, #4
 80007b0:	7013      	strb	r3, [r2, #0]
}
 80007b2:	e008      	b.n	80007c6 <HAL_GPIO_EXTI_Callback+0x52>
    else if (GPIO_Pin == GPIO_PIN_9) { _Flag.flag4 = 1;}
 80007b4:	88fb      	ldrh	r3, [r7, #6]
 80007b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80007ba:	d104      	bne.n	80007c6 <HAL_GPIO_EXTI_Callback+0x52>
 80007bc:	4a05      	ldr	r2, [pc, #20]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x60>)
 80007be:	7813      	ldrb	r3, [r2, #0]
 80007c0:	f043 0308 	orr.w	r3, r3, #8
 80007c4:	7013      	strb	r3, [r2, #0]
}
 80007c6:	bf00      	nop
 80007c8:	370c      	adds	r7, #12
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	2000068c 	.word	0x2000068c

080007d8 <HAL_I2C_MasterRxCpltCallback>:
uint8_t flag_init_step=0;


int32_t hello=0;

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]

    if (hi2c->Instance == I2C1) {
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a2a      	ldr	r2, [pc, #168]	@ (8000890 <HAL_I2C_MasterRxCpltCallback+0xb8>)
 80007e6:	4293      	cmp	r3, r2
 80007e8:	d112      	bne.n	8000810 <HAL_I2C_MasterRxCpltCallback+0x38>
        raw[0] = (((uint16_t)data_i2c1[0] << 8) | data_i2c1[1]) & 0x0FFF;
 80007ea:	4b2a      	ldr	r3, [pc, #168]	@ (8000894 <HAL_I2C_MasterRxCpltCallback+0xbc>)
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	021b      	lsls	r3, r3, #8
 80007f0:	4a28      	ldr	r2, [pc, #160]	@ (8000894 <HAL_I2C_MasterRxCpltCallback+0xbc>)
 80007f2:	7852      	ldrb	r2, [r2, #1]
 80007f4:	4313      	orrs	r3, r2
 80007f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007fa:	4a27      	ldr	r2, [pc, #156]	@ (8000898 <HAL_I2C_MasterRxCpltCallback+0xc0>)
 80007fc:	6013      	str	r3, [r2, #0]
        _STEP3->update_As5600_cur(raw[0]);
 80007fe:	4b27      	ldr	r3, [pc, #156]	@ (800089c <HAL_I2C_MasterRxCpltCallback+0xc4>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4a25      	ldr	r2, [pc, #148]	@ (8000898 <HAL_I2C_MasterRxCpltCallback+0xc0>)
 8000804:	6812      	ldr	r2, [r2, #0]
 8000806:	4611      	mov	r1, r2
 8000808:	4618      	mov	r0, r3
 800080a:	f008 f9e9 	bl	8008be0 <_ZN4STEP17update_As5600_curEl>
        if (flag_init_step==0){
        	hello=raw[2]; flag_init_step=1;
        }

    }
}
 800080e:	e03a      	b.n	8000886 <HAL_I2C_MasterRxCpltCallback+0xae>
    else if (hi2c->Instance == I2C2) {
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a22      	ldr	r2, [pc, #136]	@ (80008a0 <HAL_I2C_MasterRxCpltCallback+0xc8>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d112      	bne.n	8000840 <HAL_I2C_MasterRxCpltCallback+0x68>
        raw[1] = (((uint16_t)data_i2c2[0] << 8) | data_i2c2[1]) & 0x0FFF;
 800081a:	4b22      	ldr	r3, [pc, #136]	@ (80008a4 <HAL_I2C_MasterRxCpltCallback+0xcc>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	021b      	lsls	r3, r3, #8
 8000820:	4a20      	ldr	r2, [pc, #128]	@ (80008a4 <HAL_I2C_MasterRxCpltCallback+0xcc>)
 8000822:	7852      	ldrb	r2, [r2, #1]
 8000824:	4313      	orrs	r3, r2
 8000826:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800082a:	4a1b      	ldr	r2, [pc, #108]	@ (8000898 <HAL_I2C_MasterRxCpltCallback+0xc0>)
 800082c:	6053      	str	r3, [r2, #4]
        _STEP1->update_As5600_cur(raw[1]);
 800082e:	4b1e      	ldr	r3, [pc, #120]	@ (80008a8 <HAL_I2C_MasterRxCpltCallback+0xd0>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4a19      	ldr	r2, [pc, #100]	@ (8000898 <HAL_I2C_MasterRxCpltCallback+0xc0>)
 8000834:	6852      	ldr	r2, [r2, #4]
 8000836:	4611      	mov	r1, r2
 8000838:	4618      	mov	r0, r3
 800083a:	f008 f9d1 	bl	8008be0 <_ZN4STEP17update_As5600_curEl>
}
 800083e:	e022      	b.n	8000886 <HAL_I2C_MasterRxCpltCallback+0xae>
    else if (hi2c->Instance == I2C3) {
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a19      	ldr	r2, [pc, #100]	@ (80008ac <HAL_I2C_MasterRxCpltCallback+0xd4>)
 8000846:	4293      	cmp	r3, r2
 8000848:	d11d      	bne.n	8000886 <HAL_I2C_MasterRxCpltCallback+0xae>
        raw[2] = (((uint16_t)data_i2c3[0] << 8) | data_i2c3[1]) & 0x0FFF;
 800084a:	4b19      	ldr	r3, [pc, #100]	@ (80008b0 <HAL_I2C_MasterRxCpltCallback+0xd8>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	021b      	lsls	r3, r3, #8
 8000850:	4a17      	ldr	r2, [pc, #92]	@ (80008b0 <HAL_I2C_MasterRxCpltCallback+0xd8>)
 8000852:	7852      	ldrb	r2, [r2, #1]
 8000854:	4313      	orrs	r3, r2
 8000856:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800085a:	4a0f      	ldr	r2, [pc, #60]	@ (8000898 <HAL_I2C_MasterRxCpltCallback+0xc0>)
 800085c:	6093      	str	r3, [r2, #8]
        _STEP2->update_As5600_cur(raw[2]);
 800085e:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <HAL_I2C_MasterRxCpltCallback+0xdc>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4a0d      	ldr	r2, [pc, #52]	@ (8000898 <HAL_I2C_MasterRxCpltCallback+0xc0>)
 8000864:	6892      	ldr	r2, [r2, #8]
 8000866:	4611      	mov	r1, r2
 8000868:	4618      	mov	r0, r3
 800086a:	f008 f9b9 	bl	8008be0 <_ZN4STEP17update_As5600_curEl>
        if (flag_init_step==0){
 800086e:	4b12      	ldr	r3, [pc, #72]	@ (80008b8 <HAL_I2C_MasterRxCpltCallback+0xe0>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d107      	bne.n	8000886 <HAL_I2C_MasterRxCpltCallback+0xae>
        	hello=raw[2]; flag_init_step=1;
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <HAL_I2C_MasterRxCpltCallback+0xc0>)
 8000878:	689b      	ldr	r3, [r3, #8]
 800087a:	461a      	mov	r2, r3
 800087c:	4b0f      	ldr	r3, [pc, #60]	@ (80008bc <HAL_I2C_MasterRxCpltCallback+0xe4>)
 800087e:	601a      	str	r2, [r3, #0]
 8000880:	4b0d      	ldr	r3, [pc, #52]	@ (80008b8 <HAL_I2C_MasterRxCpltCallback+0xe0>)
 8000882:	2201      	movs	r2, #1
 8000884:	701a      	strb	r2, [r3, #0]
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40005400 	.word	0x40005400
 8000894:	20000140 	.word	0x20000140
 8000898:	2000014c 	.word	0x2000014c
 800089c:	200000fc 	.word	0x200000fc
 80008a0:	40005800 	.word	0x40005800
 80008a4:	20000144 	.word	0x20000144
 80008a8:	200000f4 	.word	0x200000f4
 80008ac:	40005c00 	.word	0x40005c00
 80008b0:	20000148 	.word	0x20000148
 80008b4:	200000f8 	.word	0x200000f8
 80008b8:	20000158 	.word	0x20000158
 80008bc:	2000015c 	.word	0x2000015c

080008c0 <_Z14readAS5600_DMAv>:





void readAS5600_DMA() {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af02      	add	r7, sp, #8
    uint8_t reg = 0x0C;
 80008c6:	230c      	movs	r3, #12
 80008c8:	71fb      	strb	r3, [r7, #7]

    if (hi2c1.State == HAL_I2C_STATE_READY) {
 80008ca:	4b27      	ldr	r3, [pc, #156]	@ (8000968 <_Z14readAS5600_DMAv+0xa8>)
 80008cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80008d0:	b2db      	uxtb	r3, r3
 80008d2:	2b20      	cmp	r3, #32
 80008d4:	bf0c      	ite	eq
 80008d6:	2301      	moveq	r3, #1
 80008d8:	2300      	movne	r3, #0
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d00d      	beq.n	80008fc <_Z14readAS5600_DMAv+0x3c>
        HAL_I2C_Master_Transmit(&hi2c1, AS5600_ADDR<<1, &reg, 1, 30);
 80008e0:	1dfa      	adds	r2, r7, #7
 80008e2:	231e      	movs	r3, #30
 80008e4:	9300      	str	r3, [sp, #0]
 80008e6:	2301      	movs	r3, #1
 80008e8:	216c      	movs	r1, #108	@ 0x6c
 80008ea:	481f      	ldr	r0, [pc, #124]	@ (8000968 <_Z14readAS5600_DMAv+0xa8>)
 80008ec:	f002 fdb2 	bl	8003454 <HAL_I2C_Master_Transmit>
        HAL_I2C_Master_Receive_DMA(&hi2c1, AS5600_ADDR<<1, data_i2c1, 2);
 80008f0:	2302      	movs	r3, #2
 80008f2:	4a1e      	ldr	r2, [pc, #120]	@ (800096c <_Z14readAS5600_DMAv+0xac>)
 80008f4:	216c      	movs	r1, #108	@ 0x6c
 80008f6:	481c      	ldr	r0, [pc, #112]	@ (8000968 <_Z14readAS5600_DMAv+0xa8>)
 80008f8:	f002 feaa 	bl	8003650 <HAL_I2C_Master_Receive_DMA>
    }

    if (hi2c2.State == HAL_I2C_STATE_READY) {
 80008fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000970 <_Z14readAS5600_DMAv+0xb0>)
 80008fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000902:	b2db      	uxtb	r3, r3
 8000904:	2b20      	cmp	r3, #32
 8000906:	bf0c      	ite	eq
 8000908:	2301      	moveq	r3, #1
 800090a:	2300      	movne	r3, #0
 800090c:	b2db      	uxtb	r3, r3
 800090e:	2b00      	cmp	r3, #0
 8000910:	d00d      	beq.n	800092e <_Z14readAS5600_DMAv+0x6e>
        HAL_I2C_Master_Transmit(&hi2c2, AS5600_ADDR<<1, &reg, 1, 30);
 8000912:	1dfa      	adds	r2, r7, #7
 8000914:	231e      	movs	r3, #30
 8000916:	9300      	str	r3, [sp, #0]
 8000918:	2301      	movs	r3, #1
 800091a:	216c      	movs	r1, #108	@ 0x6c
 800091c:	4814      	ldr	r0, [pc, #80]	@ (8000970 <_Z14readAS5600_DMAv+0xb0>)
 800091e:	f002 fd99 	bl	8003454 <HAL_I2C_Master_Transmit>
        HAL_I2C_Master_Receive_DMA(&hi2c2, AS5600_ADDR<<1, data_i2c2, 2);
 8000922:	2302      	movs	r3, #2
 8000924:	4a13      	ldr	r2, [pc, #76]	@ (8000974 <_Z14readAS5600_DMAv+0xb4>)
 8000926:	216c      	movs	r1, #108	@ 0x6c
 8000928:	4811      	ldr	r0, [pc, #68]	@ (8000970 <_Z14readAS5600_DMAv+0xb0>)
 800092a:	f002 fe91 	bl	8003650 <HAL_I2C_Master_Receive_DMA>
    }

    if (hi2c3.State == HAL_I2C_STATE_READY) {
 800092e:	4b12      	ldr	r3, [pc, #72]	@ (8000978 <_Z14readAS5600_DMAv+0xb8>)
 8000930:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000934:	b2db      	uxtb	r3, r3
 8000936:	2b20      	cmp	r3, #32
 8000938:	bf0c      	ite	eq
 800093a:	2301      	moveq	r3, #1
 800093c:	2300      	movne	r3, #0
 800093e:	b2db      	uxtb	r3, r3
 8000940:	2b00      	cmp	r3, #0
 8000942:	d00d      	beq.n	8000960 <_Z14readAS5600_DMAv+0xa0>
        HAL_I2C_Master_Transmit(&hi2c3, AS5600_ADDR<<1, &reg, 1, 30);
 8000944:	1dfa      	adds	r2, r7, #7
 8000946:	231e      	movs	r3, #30
 8000948:	9300      	str	r3, [sp, #0]
 800094a:	2301      	movs	r3, #1
 800094c:	216c      	movs	r1, #108	@ 0x6c
 800094e:	480a      	ldr	r0, [pc, #40]	@ (8000978 <_Z14readAS5600_DMAv+0xb8>)
 8000950:	f002 fd80 	bl	8003454 <HAL_I2C_Master_Transmit>
        HAL_I2C_Master_Receive_DMA(&hi2c3, AS5600_ADDR<<1, data_i2c3, 2);
 8000954:	2302      	movs	r3, #2
 8000956:	4a09      	ldr	r2, [pc, #36]	@ (800097c <_Z14readAS5600_DMAv+0xbc>)
 8000958:	216c      	movs	r1, #108	@ 0x6c
 800095a:	4807      	ldr	r0, [pc, #28]	@ (8000978 <_Z14readAS5600_DMAv+0xb8>)
 800095c:	f002 fe78 	bl	8003650 <HAL_I2C_Master_Receive_DMA>
    }
}
 8000960:	bf00      	nop
 8000962:	3708      	adds	r7, #8
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	200001f8 	.word	0x200001f8
 800096c:	20000140 	.word	0x20000140
 8000970:	2000024c 	.word	0x2000024c
 8000974:	20000144 	.word	0x20000144
 8000978:	200002a0 	.word	0x200002a0
 800097c:	20000148 	.word	0x20000148

08000980 <Sensor_AS5600_RTOS>:


uint8_t buffer_rs485[16];


void Sensor_AS5600_RTOS(){
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0


	for(;;)
	  {

		readAS5600_DMA();
 8000984:	f7ff ff9c 	bl	80008c0 <_Z14readAS5600_DMAv>
		 osDelay(5);
 8000988:	2005      	movs	r0, #5
 800098a:	f008 fd11 	bl	80093b0 <osDelay>
		readAS5600_DMA();
 800098e:	bf00      	nop
 8000990:	e7f8      	b.n	8000984 <Sensor_AS5600_RTOS+0x4>
	...

08000994 <HAL_UART_TxCpltCallback>:




void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
    if (huart == &huart3)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	4a0c      	ldr	r2, [pc, #48]	@ (80009d0 <HAL_UART_TxCpltCallback+0x3c>)
 80009a0:	4293      	cmp	r3, r2
 80009a2:	d111      	bne.n	80009c8 <HAL_UART_TxCpltCallback+0x34>
    {

    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80009a4:	2300      	movs	r3, #0
 80009a6:	60fb      	str	r3, [r7, #12]
    	osSemaphoreRelease(Seme_Tx_dwinHandle);
 80009a8:	4b0a      	ldr	r3, [pc, #40]	@ (80009d4 <HAL_UART_TxCpltCallback+0x40>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4618      	mov	r0, r3
 80009ae:	f008 fdf5 	bl	800959c <osSemaphoreRelease>

    	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d007      	beq.n	80009c8 <HAL_UART_TxCpltCallback+0x34>
 80009b8:	4b07      	ldr	r3, [pc, #28]	@ (80009d8 <HAL_UART_TxCpltCallback+0x44>)
 80009ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	f3bf 8f4f 	dsb	sy
 80009c4:	f3bf 8f6f 	isb	sy
    }
}
 80009c8:	bf00      	nop
 80009ca:	3710      	adds	r7, #16
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	20000580 	.word	0x20000580
 80009d4:	200001f4 	.word	0x200001f4
 80009d8:	e000ed04 	.word	0xe000ed04

080009dc <DwinUsartTask_RTOS>:





void DwinUsartTask_RTOS(){
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
	uint8_t req;
	for(;;)
	{
	    osMessageQueueGet(Queue_DWINHandle, &req, NULL, osWaitForever);
 80009e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a58 <DwinUsartTask_RTOS+0x7c>)
 80009e4:	6818      	ldr	r0, [r3, #0]
 80009e6:	1d79      	adds	r1, r7, #5
 80009e8:	f04f 33ff 	mov.w	r3, #4294967295
 80009ec:	2200      	movs	r2, #0
 80009ee:	f008 feed 	bl	80097cc <osMessageQueueGet>

	    osSemaphoreAcquire(Seme_Tx_dwinHandle, osWaitForever); // <-- chặn trước khi gửi
 80009f2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a5c <DwinUsartTask_RTOS+0x80>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f04f 31ff 	mov.w	r1, #4294967295
 80009fa:	4618      	mov	r0, r3
 80009fc:	f008 fd7c 	bl	80094f8 <osSemaphoreAcquire>

	    if (req != 255){
 8000a00:	797b      	ldrb	r3, [r7, #5]
 8000a02:	2bff      	cmp	r3, #255	@ 0xff
 8000a04:	d00d      	beq.n	8000a22 <DwinUsartTask_RTOS+0x46>
	        uint16_t add=0x1000+(uint16_t)req*4;
 8000a06:	797b      	ldrb	r3, [r7, #5]
 8000a08:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000a0c:	b29b      	uxth	r3, r3
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	80fb      	strh	r3, [r7, #6]
	        _Dwin->setVP(add,0); // gọi DMA sau khi đã "chiếm" semaphore
 8000a12:	4b13      	ldr	r3, [pc, #76]	@ (8000a60 <DwinUsartTask_RTOS+0x84>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	88f9      	ldrh	r1, [r7, #6]
 8000a18:	2200      	movs	r2, #0
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f007 ffbc 	bl	8008998 <_ZN8DwinDgus5setVPEtt>
 8000a20:	e7df      	b.n	80009e2 <DwinUsartTask_RTOS+0x6>
	    }
	    else {
	        _Dwin->beepHMI();
 8000a22:	4b0f      	ldr	r3, [pc, #60]	@ (8000a60 <DwinUsartTask_RTOS+0x84>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4618      	mov	r0, r3
 8000a28:	f007 ff86 	bl	8008938 <_ZN8DwinDgus7beepHMIEv>


	        _Robot_state=ROBOT_ACTIVE;
 8000a2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000a64 <DwinUsartTask_RTOS+0x88>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	701a      	strb	r2, [r3, #0]
	        _STEP1->STEP_set_Target(90);
 8000a32:	4b0d      	ldr	r3, [pc, #52]	@ (8000a68 <DwinUsartTask_RTOS+0x8c>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	215a      	movs	r1, #90	@ 0x5a
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f008 f929 	bl	8008c90 <_ZN4STEP15STEP_set_TargetEh>
	        _STEP2->STEP_set_Target(45);
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a6c <DwinUsartTask_RTOS+0x90>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	212d      	movs	r1, #45	@ 0x2d
 8000a44:	4618      	mov	r0, r3
 8000a46:	f008 f923 	bl	8008c90 <_ZN4STEP15STEP_set_TargetEh>
	        _STEP3->STEP_set_Target(35);
 8000a4a:	4b09      	ldr	r3, [pc, #36]	@ (8000a70 <DwinUsartTask_RTOS+0x94>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	2123      	movs	r1, #35	@ 0x23
 8000a50:	4618      	mov	r0, r3
 8000a52:	f008 f91d 	bl	8008c90 <_ZN4STEP15STEP_set_TargetEh>
	    }
	}
 8000a56:	e7c4      	b.n	80009e2 <DwinUsartTask_RTOS+0x6>
 8000a58:	200001f0 	.word	0x200001f0
 8000a5c:	200001f4 	.word	0x200001f4
 8000a60:	200000f0 	.word	0x200000f0
 8000a64:	200000ac 	.word	0x200000ac
 8000a68:	200000f4 	.word	0x200000f4
 8000a6c:	200000f8 	.word	0x200000f8
 8000a70:	200000fc 	.word	0x200000fc

08000a74 <Dwin_RTOS>:




void Dwin_RTOS(void)
{
 8000a74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000a78:	b083      	sub	sp, #12
 8000a7a:	af00      	add	r7, sp, #0
    uint8_t req;

    _Dwin= new DwinDgus(&huart3,&hdma_usart3_rx);
 8000a7c:	2040      	movs	r0, #64	@ 0x40
 8000a7e:	f00b ffbb 	bl	800c9f8 <_Znwj>
 8000a82:	4603      	mov	r3, r0
 8000a84:	461e      	mov	r6, r3
 8000a86:	4a3a      	ldr	r2, [pc, #232]	@ (8000b70 <Dwin_RTOS+0xfc>)
 8000a88:	493a      	ldr	r1, [pc, #232]	@ (8000b74 <Dwin_RTOS+0x100>)
 8000a8a:	4630      	mov	r0, r6
 8000a8c:	f007 fe42 	bl	8008714 <_ZN8DwinDgusC1EP20__UART_HandleTypeDefP19__DMA_HandleTypeDef>
 8000a90:	4b39      	ldr	r3, [pc, #228]	@ (8000b78 <Dwin_RTOS+0x104>)
 8000a92:	601e      	str	r6, [r3, #0]
    uint8_t count=0;
 8000a94:	2300      	movs	r3, #0
 8000a96:	71fb      	strb	r3, [r7, #7]
    for (;;)
    {
        if (_Dwin->Flag_send)
 8000a98:	4b37      	ldr	r3, [pc, #220]	@ (8000b78 <Dwin_RTOS+0x104>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d060      	beq.n	8000b66 <Dwin_RTOS+0xf2>
        {
            for (uint8_t i = 0; i < Count_Point; ++i)
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	71bb      	strb	r3, [r7, #6]
 8000aa8:	e036      	b.n	8000b18 <Dwin_RTOS+0xa4>
            {
                    if (_Dwin->pos_state & (1ULL << i))
 8000aaa:	4b33      	ldr	r3, [pc, #204]	@ (8000b78 <Dwin_RTOS+0x104>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8000ab2:	79b9      	ldrb	r1, [r7, #6]
 8000ab4:	f1c1 0620 	rsb	r6, r1, #32
 8000ab8:	f1a1 0020 	sub.w	r0, r1, #32
 8000abc:	fa22 f401 	lsr.w	r4, r2, r1
 8000ac0:	fa03 f606 	lsl.w	r6, r3, r6
 8000ac4:	4334      	orrs	r4, r6
 8000ac6:	fa23 f000 	lsr.w	r0, r3, r0
 8000aca:	4304      	orrs	r4, r0
 8000acc:	fa23 f501 	lsr.w	r5, r3, r1
 8000ad0:	f004 0801 	and.w	r8, r4, #1
 8000ad4:	f04f 0900 	mov.w	r9, #0
 8000ad8:	ea48 0309 	orr.w	r3, r8, r9
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	bf14      	ite	ne
 8000ae0:	2301      	movne	r3, #1
 8000ae2:	2300      	moveq	r3, #0
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d00b      	beq.n	8000b02 <Dwin_RTOS+0x8e>
                    {
                        req = i;
 8000aea:	79bb      	ldrb	r3, [r7, #6]
 8000aec:	717b      	strb	r3, [r7, #5]
                        osMessageQueuePut(Queue_DWINHandle, &req, 0, 0);
 8000aee:	4b23      	ldr	r3, [pc, #140]	@ (8000b7c <Dwin_RTOS+0x108>)
 8000af0:	6818      	ldr	r0, [r3, #0]
 8000af2:	1d79      	adds	r1, r7, #5
 8000af4:	2300      	movs	r3, #0
 8000af6:	2200      	movs	r2, #0
 8000af8:	f008 fe08 	bl	800970c <osMessageQueuePut>
                        ++count;
 8000afc:	79fb      	ldrb	r3, [r7, #7]
 8000afe:	3301      	adds	r3, #1
 8000b00:	71fb      	strb	r3, [r7, #7]
                    }

                    if (count==(_Dwin->point_count_new-1)) break;
 8000b02:	79fa      	ldrb	r2, [r7, #7]
 8000b04:	4b1c      	ldr	r3, [pc, #112]	@ (8000b78 <Dwin_RTOS+0x104>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8000b0c:	3b01      	subs	r3, #1
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	d006      	beq.n	8000b20 <Dwin_RTOS+0xac>
            for (uint8_t i = 0; i < Count_Point; ++i)
 8000b12:	79bb      	ldrb	r3, [r7, #6]
 8000b14:	3301      	adds	r3, #1
 8000b16:	71bb      	strb	r3, [r7, #6]
 8000b18:	79bb      	ldrb	r3, [r7, #6]
 8000b1a:	2b24      	cmp	r3, #36	@ 0x24
 8000b1c:	d9c5      	bls.n	8000aaa <Dwin_RTOS+0x36>
 8000b1e:	e000      	b.n	8000b22 <Dwin_RTOS+0xae>
                    if (count==(_Dwin->point_count_new-1)) break;
 8000b20:	bf00      	nop

            }
            count=0;
 8000b22:	2300      	movs	r3, #0
 8000b24:	71fb      	strb	r3, [r7, #7]
            _Dwin->point_count_new=0;
 8000b26:	4b14      	ldr	r3, [pc, #80]	@ (8000b78 <Dwin_RTOS+0x104>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            _Dwin->point_count_old=0;
 8000b30:	4b11      	ldr	r3, [pc, #68]	@ (8000b78 <Dwin_RTOS+0x104>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2200      	movs	r2, #0
 8000b36:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            req = 255; // beep
 8000b3a:	23ff      	movs	r3, #255	@ 0xff
 8000b3c:	717b      	strb	r3, [r7, #5]
            osMessageQueuePut(Queue_DWINHandle, &req, 0, 0);
 8000b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <Dwin_RTOS+0x108>)
 8000b40:	6818      	ldr	r0, [r3, #0]
 8000b42:	1d79      	adds	r1, r7, #5
 8000b44:	2300      	movs	r3, #0
 8000b46:	2200      	movs	r2, #0
 8000b48:	f008 fde0 	bl	800970c <osMessageQueuePut>

            _Dwin->Flag_send = false;
 8000b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b78 <Dwin_RTOS+0x104>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	2200      	movs	r2, #0
 8000b52:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            _Dwin->pos_state = 0;
 8000b56:	4b08      	ldr	r3, [pc, #32]	@ (8000b78 <Dwin_RTOS+0x104>)
 8000b58:	6819      	ldr	r1, [r3, #0]
 8000b5a:	f04f 0200 	mov.w	r2, #0
 8000b5e:	f04f 0300 	mov.w	r3, #0
 8000b62:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        }

        osDelay(50);
 8000b66:	2032      	movs	r0, #50	@ 0x32
 8000b68:	f008 fc22 	bl	80093b0 <osDelay>
    }
 8000b6c:	e794      	b.n	8000a98 <Dwin_RTOS+0x24>
 8000b6e:	bf00      	nop
 8000b70:	200005c8 	.word	0x200005c8
 8000b74:	20000580 	.word	0x20000580
 8000b78:	200000f0 	.word	0x200000f0
 8000b7c:	200001f0 	.word	0x200001f0

08000b80 <TIM2_CALLBACK_STEP>:



bool Flag_cho_set_home=false;
void TIM2_CALLBACK_STEP(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
	if(Flag_cho_set_home){
 8000b84:	4b23      	ldr	r3, [pc, #140]	@ (8000c14 <TIM2_CALLBACK_STEP+0x94>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d02d      	beq.n	8000be8 <TIM2_CALLBACK_STEP+0x68>
		if(!_Flag.flag1) _STEP1->update_ISR();
 8000b8c:	4b22      	ldr	r3, [pc, #136]	@ (8000c18 <TIM2_CALLBACK_STEP+0x98>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	f083 0301 	eor.w	r3, r3, #1
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d004      	beq.n	8000baa <TIM2_CALLBACK_STEP+0x2a>
 8000ba0:	4b1e      	ldr	r3, [pc, #120]	@ (8000c1c <TIM2_CALLBACK_STEP+0x9c>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f007 ff41 	bl	8008a2c <_ZN4STEP10update_ISREv>
		if(!_Flag.flag2) _STEP2->update_ISR();
 8000baa:	4b1b      	ldr	r3, [pc, #108]	@ (8000c18 <TIM2_CALLBACK_STEP+0x98>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	f083 0301 	eor.w	r3, r3, #1
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d004      	beq.n	8000bc8 <TIM2_CALLBACK_STEP+0x48>
 8000bbe:	4b18      	ldr	r3, [pc, #96]	@ (8000c20 <TIM2_CALLBACK_STEP+0xa0>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f007 ff32 	bl	8008a2c <_ZN4STEP10update_ISREv>
		if(!_Flag.flag3) _STEP3->update_ISR();
 8000bc8:	4b13      	ldr	r3, [pc, #76]	@ (8000c18 <TIM2_CALLBACK_STEP+0x98>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	f083 0301 	eor.w	r3, r3, #1
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d018      	beq.n	8000c0e <TIM2_CALLBACK_STEP+0x8e>
 8000bdc:	4b11      	ldr	r3, [pc, #68]	@ (8000c24 <TIM2_CALLBACK_STEP+0xa4>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f007 ff23 	bl	8008a2c <_ZN4STEP10update_ISREv>
		_STEP3->update_ISR();


	}

}
 8000be6:	e012      	b.n	8000c0e <TIM2_CALLBACK_STEP+0x8e>
	else if(_Robot_state==ROBOT_ACTIVE){
 8000be8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c28 <TIM2_CALLBACK_STEP+0xa8>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d10e      	bne.n	8000c0e <TIM2_CALLBACK_STEP+0x8e>
		_STEP1->update_ISR(); //BEN TRONG DA CO BIEN ENABLE
 8000bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8000c1c <TIM2_CALLBACK_STEP+0x9c>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f007 ff19 	bl	8008a2c <_ZN4STEP10update_ISREv>
		_STEP2->update_ISR();
 8000bfa:	4b09      	ldr	r3, [pc, #36]	@ (8000c20 <TIM2_CALLBACK_STEP+0xa0>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f007 ff14 	bl	8008a2c <_ZN4STEP10update_ISREv>
		_STEP3->update_ISR();
 8000c04:	4b07      	ldr	r3, [pc, #28]	@ (8000c24 <TIM2_CALLBACK_STEP+0xa4>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f007 ff0f 	bl	8008a2c <_ZN4STEP10update_ISREv>
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000160 	.word	0x20000160
 8000c18:	2000068c 	.word	0x2000068c
 8000c1c:	200000f4 	.word	0x200000f4
 8000c20:	200000f8 	.word	0x200000f8
 8000c24:	200000fc 	.word	0x200000fc
 8000c28:	200000ac 	.word	0x200000ac

08000c2c <Control_motor_RTOS>:

int32_t mang1[10],mang2[10],mang3[10];

bool Set_dir_sethome;

void Control_motor_RTOS(){
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
	for (;;)
    {
		Home_Update_All();  //UPDATE DEN BÁO SETHOME
 8000c30:	f008 f9b0 	bl	8008f94 <Home_Update_All>
		if (_Robot_state==ROBOT_SETHOME){
 8000c34:	4b6b      	ldr	r3, [pc, #428]	@ (8000de4 <Control_motor_RTOS+0x1b8>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	f040 80eb 	bne.w	8000e14 <Control_motor_RTOS+0x1e8>

				if (_Flag.flag1) _STEP1->STEP_set_home_trigger(); //NEU CO QUAY THEM SE THEM 1 LAN TU CABLI
 8000c3e:	4b6a      	ldr	r3, [pc, #424]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d004      	beq.n	8000c56 <Control_motor_RTOS+0x2a>
 8000c4c:	4b67      	ldr	r3, [pc, #412]	@ (8000dec <Control_motor_RTOS+0x1c0>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4618      	mov	r0, r3
 8000c52:	f008 f8ab 	bl	8008dac <_ZN4STEP21STEP_set_home_triggerEv>
				if (_Flag.flag2) _STEP2->STEP_set_home_trigger();
 8000c56:	4b64      	ldr	r3, [pc, #400]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d004      	beq.n	8000c6e <Control_motor_RTOS+0x42>
 8000c64:	4b62      	ldr	r3, [pc, #392]	@ (8000df0 <Control_motor_RTOS+0x1c4>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f008 f89f 	bl	8008dac <_ZN4STEP21STEP_set_home_triggerEv>
				if (_Flag.flag3) _STEP3->STEP_set_home_trigger();
 8000c6e:	4b5e      	ldr	r3, [pc, #376]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d004      	beq.n	8000c86 <Control_motor_RTOS+0x5a>
 8000c7c:	4b5d      	ldr	r3, [pc, #372]	@ (8000df4 <Control_motor_RTOS+0x1c8>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4618      	mov	r0, r3
 8000c82:	f008 f893 	bl	8008dac <_ZN4STEP21STEP_set_home_triggerEv>

				////MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM


				if ((_Flag.flag1)&&(_Flag.flag2)&&(_Flag.flag3)&&(_Flag.flag4)) {_Robot_state=ROBOT_IDLE; }//DUNG IM
 8000c86:	4b58      	ldr	r3, [pc, #352]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d016      	beq.n	8000cc2 <Control_motor_RTOS+0x96>
 8000c94:	4b54      	ldr	r3, [pc, #336]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d00f      	beq.n	8000cc2 <Control_motor_RTOS+0x96>
 8000ca2:	4b51      	ldr	r3, [pc, #324]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d008      	beq.n	8000cc2 <Control_motor_RTOS+0x96>
 8000cb0:	4b4d      	ldr	r3, [pc, #308]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <Control_motor_RTOS+0x96>
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e000      	b.n	8000cc4 <Control_motor_RTOS+0x98>
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d002      	beq.n	8000cce <Control_motor_RTOS+0xa2>
 8000cc8:	4b46      	ldr	r3, [pc, #280]	@ (8000de4 <Control_motor_RTOS+0x1b8>)
 8000cca:	2202      	movs	r2, #2
 8000ccc:	701a      	strb	r2, [r3, #0]

				//MUON QUAY VE SET HOME PHAI UPDATE THEM SET DIR SETHOME
				if((!Set_dir_sethome)){
 8000cce:	4b4a      	ldr	r3, [pc, #296]	@ (8000df8 <Control_motor_RTOS+0x1cc>)
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	f083 0301 	eor.w	r3, r3, #1
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d057      	beq.n	8000d8c <Control_motor_RTOS+0x160>
					if(!_Flag.flag1)  {HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15,GPIO_PIN_RESET);}
 8000cdc:	4b42      	ldr	r3, [pc, #264]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	f083 0301 	eor.w	r3, r3, #1
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d005      	beq.n	8000cfc <Control_motor_RTOS+0xd0>
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cf6:	4841      	ldr	r0, [pc, #260]	@ (8000dfc <Control_motor_RTOS+0x1d0>)
 8000cf8:	f002 fa20 	bl	800313c <HAL_GPIO_WritePin>
					if(!_Flag.flag2)  {HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15,GPIO_PIN_RESET);}
 8000cfc:	4b3a      	ldr	r3, [pc, #232]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	f083 0301 	eor.w	r3, r3, #1
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d005      	beq.n	8000d1c <Control_motor_RTOS+0xf0>
 8000d10:	2200      	movs	r2, #0
 8000d12:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d16:	483a      	ldr	r0, [pc, #232]	@ (8000e00 <Control_motor_RTOS+0x1d4>)
 8000d18:	f002 fa10 	bl	800313c <HAL_GPIO_WritePin>
					if(!_Flag.flag3)  {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,GPIO_PIN_SET);}
 8000d1c:	4b32      	ldr	r3, [pc, #200]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	f083 0301 	eor.w	r3, r3, #1
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d004      	beq.n	8000d3a <Control_motor_RTOS+0x10e>
 8000d30:	2201      	movs	r2, #1
 8000d32:	2108      	movs	r1, #8
 8000d34:	4833      	ldr	r0, [pc, #204]	@ (8000e04 <Control_motor_RTOS+0x1d8>)
 8000d36:	f002 fa01 	bl	800313c <HAL_GPIO_WritePin>
					_Flag.flag4_bd=false;
 8000d3a:	4a2b      	ldr	r2, [pc, #172]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000d3c:	7813      	ldrb	r3, [r2, #0]
 8000d3e:	f36f 1304 	bfc	r3, #4, #1
 8000d42:	7013      	strb	r3, [r2, #0]
					Set_dir_sethome=true;
 8000d44:	4b2c      	ldr	r3, [pc, #176]	@ (8000df8 <Control_motor_RTOS+0x1cc>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	701a      	strb	r2, [r3, #0]
					_STEP1->is_enable_step=true;_STEP1->STEPx.Chieuquayhientai=STEP_SETHOME;
 8000d4a:	4b28      	ldr	r3, [pc, #160]	@ (8000dec <Control_motor_RTOS+0x1c0>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2201      	movs	r2, #1
 8000d50:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 8000d54:	4b25      	ldr	r3, [pc, #148]	@ (8000dec <Control_motor_RTOS+0x1c0>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
					_STEP2->is_enable_step=true;_STEP2->STEPx.Chieuquayhientai=STEP_SETHOME;
 8000d5e:	4b24      	ldr	r3, [pc, #144]	@ (8000df0 <Control_motor_RTOS+0x1c4>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	2201      	movs	r2, #1
 8000d64:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 8000d68:	4b21      	ldr	r3, [pc, #132]	@ (8000df0 <Control_motor_RTOS+0x1c4>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
					_STEP3->is_enable_step=true;_STEP3->STEPx.Chieuquayhientai=STEP_SETHOME;
 8000d72:	4b20      	ldr	r3, [pc, #128]	@ (8000df4 <Control_motor_RTOS+0x1c8>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	2201      	movs	r2, #1
 8000d78:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 8000d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000df4 <Control_motor_RTOS+0x1c8>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	2200      	movs	r2, #0
 8000d82:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

					Flag_cho_set_home=true; //bien trang thai isr
 8000d86:	4b20      	ldr	r3, [pc, #128]	@ (8000e08 <Control_motor_RTOS+0x1dc>)
 8000d88:	2201      	movs	r2, #1
 8000d8a:	701a      	strb	r2, [r3, #0]

				}


				if ((_Flag.flag1)&&(_Flag.flag2)&&(_Flag.flag3)&&(Set_dir_sethome)){
 8000d8c:	4b16      	ldr	r3, [pc, #88]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d013      	beq.n	8000dc2 <Control_motor_RTOS+0x196>
 8000d9a:	4b13      	ldr	r3, [pc, #76]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d00c      	beq.n	8000dc2 <Control_motor_RTOS+0x196>
 8000da8:	4b0f      	ldr	r3, [pc, #60]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d005      	beq.n	8000dc2 <Control_motor_RTOS+0x196>
 8000db6:	4b10      	ldr	r3, [pc, #64]	@ (8000df8 <Control_motor_RTOS+0x1cc>)
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <Control_motor_RTOS+0x196>
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e000      	b.n	8000dc4 <Control_motor_RTOS+0x198>
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d007      	beq.n	8000dd8 <Control_motor_RTOS+0x1ac>
					_Flag.flag4_bd=true;
 8000dc8:	4a07      	ldr	r2, [pc, #28]	@ (8000de8 <Control_motor_RTOS+0x1bc>)
 8000dca:	7813      	ldrb	r3, [r2, #0]
 8000dcc:	f043 0310 	orr.w	r3, r3, #16
 8000dd0:	7013      	strb	r3, [r2, #0]
					Flag_cho_set_home=false;
 8000dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e08 <Control_motor_RTOS+0x1dc>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	701a      	strb	r2, [r3, #0]
				}
				Sethome_link4(&htim3,&htim4);
 8000dd8:	490c      	ldr	r1, [pc, #48]	@ (8000e0c <Control_motor_RTOS+0x1e0>)
 8000dda:	480d      	ldr	r0, [pc, #52]	@ (8000e10 <Control_motor_RTOS+0x1e4>)
 8000ddc:	f008 f97a 	bl	80090d4 <Sethome_link4>
 8000de0:	e085      	b.n	8000eee <Control_motor_RTOS+0x2c2>
 8000de2:	bf00      	nop
 8000de4:	200000ac 	.word	0x200000ac
 8000de8:	2000068c 	.word	0x2000068c
 8000dec:	200000f4 	.word	0x200000f4
 8000df0:	200000f8 	.word	0x200000f8
 8000df4:	200000fc 	.word	0x200000fc
 8000df8:	200001dc 	.word	0x200001dc
 8000dfc:	40021000 	.word	0x40021000
 8000e00:	40020400 	.word	0x40020400
 8000e04:	40020800 	.word	0x40020800
 8000e08:	20000160 	.word	0x20000160
 8000e0c:	200004f0 	.word	0x200004f0
 8000e10:	200004a8 	.word	0x200004a8
		}

		else if (_Robot_state==ROBOT_ACTIVE){
 8000e14:	4b38      	ldr	r3, [pc, #224]	@ (8000ef8 <Control_motor_RTOS+0x2cc>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d168      	bne.n	8000eee <Control_motor_RTOS+0x2c2>

			_STEP1->STEP_Process();
 8000e1c:	4b37      	ldr	r3, [pc, #220]	@ (8000efc <Control_motor_RTOS+0x2d0>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4618      	mov	r0, r3
 8000e22:	f007 ffd7 	bl	8008dd4 <_ZN4STEP12STEP_ProcessEv>
			_STEP2->STEP_Process();
 8000e26:	4b36      	ldr	r3, [pc, #216]	@ (8000f00 <Control_motor_RTOS+0x2d4>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f007 ffd2 	bl	8008dd4 <_ZN4STEP12STEP_ProcessEv>
			_STEP3->STEP_Process();
 8000e30:	4b34      	ldr	r3, [pc, #208]	@ (8000f04 <Control_motor_RTOS+0x2d8>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f007 ffcd 	bl	8008dd4 <_ZN4STEP12STEP_ProcessEv>

			mang1[0]=_STEP1->STEPx.angle_as56_tar;
 8000e3a:	4b30      	ldr	r3, [pc, #192]	@ (8000efc <Control_motor_RTOS+0x2d0>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e40:	4a31      	ldr	r2, [pc, #196]	@ (8000f08 <Control_motor_RTOS+0x2dc>)
 8000e42:	6013      	str	r3, [r2, #0]
			mang1[1]=_STEP1->STEPx.angle_as56_cur;
 8000e44:	4b2d      	ldr	r3, [pc, #180]	@ (8000efc <Control_motor_RTOS+0x2d0>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	4a2f      	ldr	r2, [pc, #188]	@ (8000f08 <Control_motor_RTOS+0x2dc>)
 8000e4c:	6053      	str	r3, [r2, #4]
			mang1[2]=_STEP1->STEPx.target_step;
 8000e4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000efc <Control_motor_RTOS+0x2d0>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e54:	4a2c      	ldr	r2, [pc, #176]	@ (8000f08 <Control_motor_RTOS+0x2dc>)
 8000e56:	6093      	str	r3, [r2, #8]
			mang1[3]=_STEP1->STEPx.current_step;
 8000e58:	4b28      	ldr	r3, [pc, #160]	@ (8000efc <Control_motor_RTOS+0x2d0>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e5e:	4a2a      	ldr	r2, [pc, #168]	@ (8000f08 <Control_motor_RTOS+0x2dc>)
 8000e60:	60d3      	str	r3, [r2, #12]
			mang1[4]=_STEP1->STEPx.angle_kc_candat;
 8000e62:	4b26      	ldr	r3, [pc, #152]	@ (8000efc <Control_motor_RTOS+0x2d0>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e68:	4a27      	ldr	r2, [pc, #156]	@ (8000f08 <Control_motor_RTOS+0x2dc>)
 8000e6a:	6113      	str	r3, [r2, #16]
			mang1[5]=_STEP1->i;
 8000e6c:	4b23      	ldr	r3, [pc, #140]	@ (8000efc <Control_motor_RTOS+0x2d0>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e72:	4a25      	ldr	r2, [pc, #148]	@ (8000f08 <Control_motor_RTOS+0x2dc>)
 8000e74:	6153      	str	r3, [r2, #20]

			mang2[0]=_STEP2->STEPx.angle_as56_tar;
 8000e76:	4b22      	ldr	r3, [pc, #136]	@ (8000f00 <Control_motor_RTOS+0x2d4>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e7c:	4a23      	ldr	r2, [pc, #140]	@ (8000f0c <Control_motor_RTOS+0x2e0>)
 8000e7e:	6013      	str	r3, [r2, #0]
			mang2[1]=_STEP2->STEPx.angle_as56_cur;
 8000e80:	4b1f      	ldr	r3, [pc, #124]	@ (8000f00 <Control_motor_RTOS+0x2d4>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	4a21      	ldr	r2, [pc, #132]	@ (8000f0c <Control_motor_RTOS+0x2e0>)
 8000e88:	6053      	str	r3, [r2, #4]
			mang2[2]=_STEP2->STEPx.target_step;
 8000e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f00 <Control_motor_RTOS+0x2d4>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e90:	4a1e      	ldr	r2, [pc, #120]	@ (8000f0c <Control_motor_RTOS+0x2e0>)
 8000e92:	6093      	str	r3, [r2, #8]
			mang2[3]=_STEP2->STEPx.current_step;
 8000e94:	4b1a      	ldr	r3, [pc, #104]	@ (8000f00 <Control_motor_RTOS+0x2d4>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e9a:	4a1c      	ldr	r2, [pc, #112]	@ (8000f0c <Control_motor_RTOS+0x2e0>)
 8000e9c:	60d3      	str	r3, [r2, #12]
			mang2[4]=_STEP2->STEPx.angle_kc_candat;
 8000e9e:	4b18      	ldr	r3, [pc, #96]	@ (8000f00 <Control_motor_RTOS+0x2d4>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ea4:	4a19      	ldr	r2, [pc, #100]	@ (8000f0c <Control_motor_RTOS+0x2e0>)
 8000ea6:	6113      	str	r3, [r2, #16]
			mang2[5]=_STEP2->i;
 8000ea8:	4b15      	ldr	r3, [pc, #84]	@ (8000f00 <Control_motor_RTOS+0x2d4>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000eae:	4a17      	ldr	r2, [pc, #92]	@ (8000f0c <Control_motor_RTOS+0x2e0>)
 8000eb0:	6153      	str	r3, [r2, #20]

			mang3[0]=_STEP3->STEPx.angle_as56_tar;
 8000eb2:	4b14      	ldr	r3, [pc, #80]	@ (8000f04 <Control_motor_RTOS+0x2d8>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000eb8:	4a15      	ldr	r2, [pc, #84]	@ (8000f10 <Control_motor_RTOS+0x2e4>)
 8000eba:	6013      	str	r3, [r2, #0]
			mang3[1]=_STEP3->STEPx.angle_as56_cur;
 8000ebc:	4b11      	ldr	r3, [pc, #68]	@ (8000f04 <Control_motor_RTOS+0x2d8>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec2:	4a13      	ldr	r2, [pc, #76]	@ (8000f10 <Control_motor_RTOS+0x2e4>)
 8000ec4:	6053      	str	r3, [r2, #4]
			mang3[2]=_STEP3->STEPx.target_step;
 8000ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8000f04 <Control_motor_RTOS+0x2d8>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ecc:	4a10      	ldr	r2, [pc, #64]	@ (8000f10 <Control_motor_RTOS+0x2e4>)
 8000ece:	6093      	str	r3, [r2, #8]
			mang3[3]=_STEP3->STEPx.current_step;
 8000ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f04 <Control_motor_RTOS+0x2d8>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ed6:	4a0e      	ldr	r2, [pc, #56]	@ (8000f10 <Control_motor_RTOS+0x2e4>)
 8000ed8:	60d3      	str	r3, [r2, #12]
			mang3[4]=_STEP3->STEPx.angle_kc_candat;
 8000eda:	4b0a      	ldr	r3, [pc, #40]	@ (8000f04 <Control_motor_RTOS+0x2d8>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ee0:	4a0b      	ldr	r2, [pc, #44]	@ (8000f10 <Control_motor_RTOS+0x2e4>)
 8000ee2:	6113      	str	r3, [r2, #16]
			mang3[5]=_STEP3->i;
 8000ee4:	4b07      	ldr	r3, [pc, #28]	@ (8000f04 <Control_motor_RTOS+0x2d8>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000eea:	4a09      	ldr	r2, [pc, #36]	@ (8000f10 <Control_motor_RTOS+0x2e4>)
 8000eec:	6153      	str	r3, [r2, #20]

		}

		 osDelay(1);
 8000eee:	2001      	movs	r0, #1
 8000ef0:	f008 fa5e 	bl	80093b0 <osDelay>
		Home_Update_All();  //UPDATE DEN BÁO SETHOME
 8000ef4:	e69c      	b.n	8000c30 <Control_motor_RTOS+0x4>
 8000ef6:	bf00      	nop
 8000ef8:	200000ac 	.word	0x200000ac
 8000efc:	200000f4 	.word	0x200000f4
 8000f00:	200000f8 	.word	0x200000f8
 8000f04:	200000fc 	.word	0x200000fc
 8000f08:	20000164 	.word	0x20000164
 8000f0c:	2000018c 	.word	0x2000018c
 8000f10:	200001b4 	.word	0x200001b4

08000f14 <alt_main>:




int alt_main()
{
 8000f14:	b590      	push	{r4, r7, lr}
 8000f16:	b08b      	sub	sp, #44	@ 0x2c
 8000f18:	af0a      	add	r7, sp, #40	@ 0x28
	/* Initialization */

	HAL_TIM_Base_Start_IT(&htim2);
 8000f1a:	4859      	ldr	r0, [pc, #356]	@ (8001080 <alt_main+0x16c>)
 8000f1c:	f005 f8c8 	bl	80060b0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8000f20:	213c      	movs	r1, #60	@ 0x3c
 8000f22:	4858      	ldr	r0, [pc, #352]	@ (8001084 <alt_main+0x170>)
 8000f24:	f005 faf2 	bl	800650c <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim3, 32768);
 8000f28:	4b56      	ldr	r3, [pc, #344]	@ (8001084 <alt_main+0x170>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000f30:	625a      	str	r2, [r3, #36]	@ 0x24
	    12, GPIOB,               // M0 pin/port
	    13, GPIOB,               // M1 pin/port
	    14, GPIOB,               // M2 pin/port
		3, GPIOA,       // STEP pin/port
	    15, GPIOB       // DIR pin/port
	);
 8000f32:	2064      	movs	r0, #100	@ 0x64
 8000f34:	f00b fd60 	bl	800c9f8 <_Znwj>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461c      	mov	r4, r3
 8000f3c:	4b52      	ldr	r3, [pc, #328]	@ (8001088 <alt_main+0x174>)
 8000f3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8000f40:	230f      	movs	r3, #15
 8000f42:	9308      	str	r3, [sp, #32]
 8000f44:	4b51      	ldr	r3, [pc, #324]	@ (800108c <alt_main+0x178>)
 8000f46:	9307      	str	r3, [sp, #28]
 8000f48:	2303      	movs	r3, #3
 8000f4a:	9306      	str	r3, [sp, #24]
 8000f4c:	4b4e      	ldr	r3, [pc, #312]	@ (8001088 <alt_main+0x174>)
 8000f4e:	9305      	str	r3, [sp, #20]
 8000f50:	230e      	movs	r3, #14
 8000f52:	9304      	str	r3, [sp, #16]
 8000f54:	4b4c      	ldr	r3, [pc, #304]	@ (8001088 <alt_main+0x174>)
 8000f56:	9303      	str	r3, [sp, #12]
 8000f58:	230d      	movs	r3, #13
 8000f5a:	9302      	str	r3, [sp, #8]
 8000f5c:	4b4a      	ldr	r3, [pc, #296]	@ (8001088 <alt_main+0x174>)
 8000f5e:	9301      	str	r3, [sp, #4]
 8000f60:	230c      	movs	r3, #12
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2301      	movs	r3, #1
 8000f66:	2200      	movs	r2, #0
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4620      	mov	r0, r4
 8000f6c:	f7ff fac8 	bl	8000500 <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>
	_STEP2 = new STEP(
 8000f70:	4b47      	ldr	r3, [pc, #284]	@ (8001090 <alt_main+0x17c>)
 8000f72:	601c      	str	r4, [r3, #0]
	    12, GPIOE,               // M0 pin/port
	    13, GPIOE,               // M1 pin/port
	    14, GPIOE,               // M2 pin/port
	    2, GPIOA,       // STEP pin/port
	    15, GPIOE       // DIR pin/port
	);
 8000f74:	2064      	movs	r0, #100	@ 0x64
 8000f76:	f00b fd3f 	bl	800c9f8 <_Znwj>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	461c      	mov	r4, r3
 8000f7e:	4b45      	ldr	r3, [pc, #276]	@ (8001094 <alt_main+0x180>)
 8000f80:	9309      	str	r3, [sp, #36]	@ 0x24
 8000f82:	230f      	movs	r3, #15
 8000f84:	9308      	str	r3, [sp, #32]
 8000f86:	4b41      	ldr	r3, [pc, #260]	@ (800108c <alt_main+0x178>)
 8000f88:	9307      	str	r3, [sp, #28]
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	9306      	str	r3, [sp, #24]
 8000f8e:	4b41      	ldr	r3, [pc, #260]	@ (8001094 <alt_main+0x180>)
 8000f90:	9305      	str	r3, [sp, #20]
 8000f92:	230e      	movs	r3, #14
 8000f94:	9304      	str	r3, [sp, #16]
 8000f96:	4b3f      	ldr	r3, [pc, #252]	@ (8001094 <alt_main+0x180>)
 8000f98:	9303      	str	r3, [sp, #12]
 8000f9a:	230d      	movs	r3, #13
 8000f9c:	9302      	str	r3, [sp, #8]
 8000f9e:	4b3d      	ldr	r3, [pc, #244]	@ (8001094 <alt_main+0x180>)
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	230c      	movs	r3, #12
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	2200      	movs	r2, #0
 8000faa:	2100      	movs	r1, #0
 8000fac:	4620      	mov	r0, r4
 8000fae:	f7ff faa7 	bl	8000500 <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>
	_STEP1 = new STEP(
 8000fb2:	4b39      	ldr	r3, [pc, #228]	@ (8001098 <alt_main+0x184>)
 8000fb4:	601c      	str	r4, [r3, #0]
	    0, GPIOC,                // M0 pin/port
	    1, GPIOC,                // M1 pin/port
	    2, GPIOC,                // M2 pin/port
	    1, GPIOA,       // STEP pin/port
	    3, GPIOC        // DIR pin/port
	);
 8000fb6:	2064      	movs	r0, #100	@ 0x64
 8000fb8:	f00b fd1e 	bl	800c9f8 <_Znwj>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	461c      	mov	r4, r3
 8000fc0:	4b36      	ldr	r3, [pc, #216]	@ (800109c <alt_main+0x188>)
 8000fc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	9308      	str	r3, [sp, #32]
 8000fc8:	4b30      	ldr	r3, [pc, #192]	@ (800108c <alt_main+0x178>)
 8000fca:	9307      	str	r3, [sp, #28]
 8000fcc:	2301      	movs	r3, #1
 8000fce:	9306      	str	r3, [sp, #24]
 8000fd0:	4b32      	ldr	r3, [pc, #200]	@ (800109c <alt_main+0x188>)
 8000fd2:	9305      	str	r3, [sp, #20]
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	9304      	str	r3, [sp, #16]
 8000fd8:	4b30      	ldr	r3, [pc, #192]	@ (800109c <alt_main+0x188>)
 8000fda:	9303      	str	r3, [sp, #12]
 8000fdc:	2301      	movs	r3, #1
 8000fde:	9302      	str	r3, [sp, #8]
 8000fe0:	4b2e      	ldr	r3, [pc, #184]	@ (800109c <alt_main+0x188>)
 8000fe2:	9301      	str	r3, [sp, #4]
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	2301      	movs	r3, #1
 8000fea:	2200      	movs	r2, #0
 8000fec:	2100      	movs	r1, #0
 8000fee:	4620      	mov	r0, r4
 8000ff0:	f7ff fa86 	bl	8000500 <_ZN4STEPC1EhhhhP12GPIO_TypeDefhS1_hS1_tS1_tS1_>
	_STEP3 = new STEP(
 8000ff4:	4b2a      	ldr	r3, [pc, #168]	@ (80010a0 <alt_main+0x18c>)
 8000ff6:	601c      	str	r4, [r3, #0]


	_STEP1->STEP_set_cal(2707,true,false);
 8000ff8:	4b27      	ldr	r3, [pc, #156]	@ (8001098 <alt_main+0x184>)
 8000ffa:	6818      	ldr	r0, [r3, #0]
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	2201      	movs	r2, #1
 8001000:	f640 2193 	movw	r1, #2707	@ 0xa93
 8001004:	f007 fe26 	bl	8008c54 <_ZN4STEP12STEP_set_calEtbb>
	_STEP2->STEP_set_cal(3249, true,true);
 8001008:	4b21      	ldr	r3, [pc, #132]	@ (8001090 <alt_main+0x17c>)
 800100a:	6818      	ldr	r0, [r3, #0]
 800100c:	2301      	movs	r3, #1
 800100e:	2201      	movs	r2, #1
 8001010:	f640 41b1 	movw	r1, #3249	@ 0xcb1
 8001014:	f007 fe1e 	bl	8008c54 <_ZN4STEP12STEP_set_calEtbb>
	_STEP3->STEP_set_cal(1338, false,false);
 8001018:	4b21      	ldr	r3, [pc, #132]	@ (80010a0 <alt_main+0x18c>)
 800101a:	6818      	ldr	r0, [r3, #0]
 800101c:	2300      	movs	r3, #0
 800101e:	2200      	movs	r2, #0
 8001020:	f240 513a 	movw	r1, #1338	@ 0x53a
 8001024:	f007 fe16 	bl	8008c54 <_ZN4STEP12STEP_set_calEtbb>
	Home_Update_All();
 8001028:	f007 ffb4 	bl	8008f94 <Home_Update_All>
	_STEP1->setStepPeriod(50);
 800102c:	4b1a      	ldr	r3, [pc, #104]	@ (8001098 <alt_main+0x184>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2132      	movs	r1, #50	@ 0x32
 8001032:	4618      	mov	r0, r3
 8001034:	f007 fdb8 	bl	8008ba8 <_ZN4STEP13setStepPeriodEm>
	_STEP2->setStepPeriod(50);
 8001038:	4b15      	ldr	r3, [pc, #84]	@ (8001090 <alt_main+0x17c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2132      	movs	r1, #50	@ 0x32
 800103e:	4618      	mov	r0, r3
 8001040:	f007 fdb2 	bl	8008ba8 <_ZN4STEP13setStepPeriodEm>
	_STEP3->setStepPeriod(50);
 8001044:	4b16      	ldr	r3, [pc, #88]	@ (80010a0 <alt_main+0x18c>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2132      	movs	r1, #50	@ 0x32
 800104a:	4618      	mov	r0, r3
 800104c:	f007 fdac 	bl	8008ba8 <_ZN4STEP13setStepPeriodEm>
	//drv8871
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001050:	2108      	movs	r1, #8
 8001052:	4814      	ldr	r0, [pc, #80]	@ (80010a4 <alt_main+0x190>)
 8001054:	f005 f8ec 	bl	8006230 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start (&htim4,TIM_CHANNEL_4);
 8001058:	210c      	movs	r1, #12
 800105a:	4812      	ldr	r0, [pc, #72]	@ (80010a4 <alt_main+0x190>)
 800105c:	f005 f8e8 	bl	8006230 <HAL_TIM_PWM_Start>


	//DE TIEN HANH SET HOME CAN TAC DONG
	_Robot_state=ROBOT_SETHOME;
 8001060:	4b11      	ldr	r3, [pc, #68]	@ (80010a8 <alt_main+0x194>)
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]
	Set_dir_sethome=false;
 8001066:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <alt_main+0x198>)
 8001068:	2200      	movs	r2, #0
 800106a:	701a      	strb	r2, [r3, #0]
	//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
	HUT(0);
 800106c:	4b09      	ldr	r3, [pc, #36]	@ (8001094 <alt_main+0x180>)
 800106e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001072:	619a      	str	r2, [r3, #24]

	return 0;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3704      	adds	r7, #4
 800107a:	46bd      	mov	sp, r7
 800107c:	bd90      	pop	{r4, r7, pc}
 800107e:	bf00      	nop
 8001080:	20000460 	.word	0x20000460
 8001084:	200004a8 	.word	0x200004a8
 8001088:	40020400 	.word	0x40020400
 800108c:	40020000 	.word	0x40020000
 8001090:	200000f8 	.word	0x200000f8
 8001094:	40021000 	.word	0x40021000
 8001098:	200000f4 	.word	0x200000f4
 800109c:	40020800 	.word	0x40020800
 80010a0:	200000fc 	.word	0x200000fc
 80010a4:	200004f0 	.word	0x200004f0
 80010a8:	200000ac 	.word	0x200000ac
 80010ac:	200001dc 	.word	0x200001dc

080010b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	4b1c      	ldr	r3, [pc, #112]	@ (800112c <MX_DMA_Init+0x7c>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	4a1b      	ldr	r2, [pc, #108]	@ (800112c <MX_DMA_Init+0x7c>)
 80010c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c6:	4b19      	ldr	r3, [pc, #100]	@ (800112c <MX_DMA_Init+0x7c>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2105      	movs	r1, #5
 80010d6:	200b      	movs	r0, #11
 80010d8:	f001 fa4e 	bl	8002578 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80010dc:	200b      	movs	r0, #11
 80010de:	f001 fa67 	bl	80025b0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2105      	movs	r1, #5
 80010e6:	200c      	movs	r0, #12
 80010e8:	f001 fa46 	bl	8002578 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80010ec:	200c      	movs	r0, #12
 80010ee:	f001 fa5f 	bl	80025b0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2105      	movs	r1, #5
 80010f6:	200d      	movs	r0, #13
 80010f8:	f001 fa3e 	bl	8002578 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80010fc:	200d      	movs	r0, #13
 80010fe:	f001 fa57 	bl	80025b0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001102:	2200      	movs	r2, #0
 8001104:	2105      	movs	r1, #5
 8001106:	200e      	movs	r0, #14
 8001108:	f001 fa36 	bl	8002578 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800110c:	200e      	movs	r0, #14
 800110e:	f001 fa4f 	bl	80025b0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8001112:	2200      	movs	r2, #0
 8001114:	2105      	movs	r1, #5
 8001116:	200f      	movs	r0, #15
 8001118:	f001 fa2e 	bl	8002578 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800111c:	200f      	movs	r0, #15
 800111e:	f001 fa47 	bl	80025b0 <HAL_NVIC_EnableIRQ>

}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	40023800 	.word	0x40023800

08001130 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Seme_Tx_dwin */
  Seme_Tx_dwinHandle = osSemaphoreNew(1, 1, &Seme_Tx_dwin_attributes);
 8001134:	4a18      	ldr	r2, [pc, #96]	@ (8001198 <MX_FREERTOS_Init+0x68>)
 8001136:	2101      	movs	r1, #1
 8001138:	2001      	movs	r0, #1
 800113a:	f008 f954 	bl	80093e6 <osSemaphoreNew>
 800113e:	4603      	mov	r3, r0
 8001140:	4a16      	ldr	r2, [pc, #88]	@ (800119c <MX_FREERTOS_Init+0x6c>)
 8001142:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue_DWIN */
  Queue_DWINHandle = osMessageQueueNew (37, sizeof(uint8_t), &Queue_DWIN_attributes);
 8001144:	4a16      	ldr	r2, [pc, #88]	@ (80011a0 <MX_FREERTOS_Init+0x70>)
 8001146:	2101      	movs	r1, #1
 8001148:	2025      	movs	r0, #37	@ 0x25
 800114a:	f008 fa6b 	bl	8009624 <osMessageQueueNew>
 800114e:	4603      	mov	r3, r0
 8001150:	4a14      	ldr	r2, [pc, #80]	@ (80011a4 <MX_FREERTOS_Init+0x74>)
 8001152:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Sensor_Task */
  Sensor_TaskHandle = osThreadNew(Sensor_AS5600, NULL, &Sensor_Task_attributes);
 8001154:	4a14      	ldr	r2, [pc, #80]	@ (80011a8 <MX_FREERTOS_Init+0x78>)
 8001156:	2100      	movs	r1, #0
 8001158:	4814      	ldr	r0, [pc, #80]	@ (80011ac <MX_FREERTOS_Init+0x7c>)
 800115a:	f008 f897 	bl	800928c <osThreadNew>
 800115e:	4603      	mov	r3, r0
 8001160:	4a13      	ldr	r2, [pc, #76]	@ (80011b0 <MX_FREERTOS_Init+0x80>)
 8001162:	6013      	str	r3, [r2, #0]

  /* creation of TaskHmi */
  TaskHmiHandle = osThreadNew(Dwin_Task, NULL, &TaskHmi_attributes);
 8001164:	4a13      	ldr	r2, [pc, #76]	@ (80011b4 <MX_FREERTOS_Init+0x84>)
 8001166:	2100      	movs	r1, #0
 8001168:	4813      	ldr	r0, [pc, #76]	@ (80011b8 <MX_FREERTOS_Init+0x88>)
 800116a:	f008 f88f 	bl	800928c <osThreadNew>
 800116e:	4603      	mov	r3, r0
 8001170:	4a12      	ldr	r2, [pc, #72]	@ (80011bc <MX_FREERTOS_Init+0x8c>)
 8001172:	6013      	str	r3, [r2, #0]

  /* creation of Task_DMA_HMI */
  Task_DMA_HMIHandle = osThreadNew(TASK_DMA_ENTRY, NULL, &Task_DMA_HMI_attributes);
 8001174:	4a12      	ldr	r2, [pc, #72]	@ (80011c0 <MX_FREERTOS_Init+0x90>)
 8001176:	2100      	movs	r1, #0
 8001178:	4812      	ldr	r0, [pc, #72]	@ (80011c4 <MX_FREERTOS_Init+0x94>)
 800117a:	f008 f887 	bl	800928c <osThreadNew>
 800117e:	4603      	mov	r3, r0
 8001180:	4a11      	ldr	r2, [pc, #68]	@ (80011c8 <MX_FREERTOS_Init+0x98>)
 8001182:	6013      	str	r3, [r2, #0]

  /* creation of Task_controlmot */
  Task_controlmotHandle = osThreadNew(StartTask05, NULL, &Task_controlmot_attributes);
 8001184:	4a11      	ldr	r2, [pc, #68]	@ (80011cc <MX_FREERTOS_Init+0x9c>)
 8001186:	2100      	movs	r1, #0
 8001188:	4811      	ldr	r0, [pc, #68]	@ (80011d0 <MX_FREERTOS_Init+0xa0>)
 800118a:	f008 f87f 	bl	800928c <osThreadNew>
 800118e:	4603      	mov	r3, r0
 8001190:	4a10      	ldr	r2, [pc, #64]	@ (80011d4 <MX_FREERTOS_Init+0xa4>)
 8001192:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001194:	bf00      	nop
 8001196:	bd80      	pop	{r7, pc}
 8001198:	0800cdfc 	.word	0x0800cdfc
 800119c:	200001f4 	.word	0x200001f4
 80011a0:	0800cde4 	.word	0x0800cde4
 80011a4:	200001f0 	.word	0x200001f0
 80011a8:	0800cd54 	.word	0x0800cd54
 80011ac:	080011d9 	.word	0x080011d9
 80011b0:	200001e0 	.word	0x200001e0
 80011b4:	0800cd78 	.word	0x0800cd78
 80011b8:	080011ed 	.word	0x080011ed
 80011bc:	200001e4 	.word	0x200001e4
 80011c0:	0800cd9c 	.word	0x0800cd9c
 80011c4:	08001201 	.word	0x08001201
 80011c8:	200001e8 	.word	0x200001e8
 80011cc:	0800cdc0 	.word	0x0800cdc0
 80011d0:	08001215 	.word	0x08001215
 80011d4:	200001ec 	.word	0x200001ec

080011d8 <Sensor_AS5600>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Sensor_AS5600 */
void Sensor_AS5600(void *argument)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Sensor_AS5600 */
  /* Infinite loop */
	Sensor_AS5600_RTOS();
 80011e0:	f7ff fbce 	bl	8000980 <Sensor_AS5600_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END Sensor_AS5600 */
}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <Dwin_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Dwin_Task */
void Dwin_Task(void *argument)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Dwin_Task */
  /* Infinite loop */
	Dwin_RTOS();
 80011f4:	f7ff fc3e 	bl	8000a74 <Dwin_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END Dwin_Task */
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <TASK_DMA_ENTRY>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TASK_DMA_ENTRY */
void TASK_DMA_ENTRY(void *argument)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TASK_DMA_ENTRY */
  /* Infinite loop */
	DwinUsartTask_RTOS();
 8001208:	f7ff fbe8 	bl	80009dc <DwinUsartTask_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END TASK_DMA_ENTRY */
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
	Control_motor_RTOS();
 800121c:	f7ff fd06 	bl	8000c2c <Control_motor_RTOS>
//  for(;;)
//  {
//    osDelay(1);
//  }
  /* USER CODE END StartTask05 */
}
 8001220:	bf00      	nop
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}

08001228 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08c      	sub	sp, #48	@ 0x30
 800122c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122e:	f107 031c 	add.w	r3, r7, #28
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]
 8001238:	609a      	str	r2, [r3, #8]
 800123a:	60da      	str	r2, [r3, #12]
 800123c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	61bb      	str	r3, [r7, #24]
 8001242:	4b6e      	ldr	r3, [pc, #440]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001246:	4a6d      	ldr	r2, [pc, #436]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 8001248:	f043 0310 	orr.w	r3, r3, #16
 800124c:	6313      	str	r3, [r2, #48]	@ 0x30
 800124e:	4b6b      	ldr	r3, [pc, #428]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	f003 0310 	and.w	r3, r3, #16
 8001256:	61bb      	str	r3, [r7, #24]
 8001258:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	617b      	str	r3, [r7, #20]
 800125e:	4b67      	ldr	r3, [pc, #412]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001262:	4a66      	ldr	r2, [pc, #408]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 8001264:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001268:	6313      	str	r3, [r2, #48]	@ 0x30
 800126a:	4b64      	ldr	r3, [pc, #400]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001272:	617b      	str	r3, [r7, #20]
 8001274:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	613b      	str	r3, [r7, #16]
 800127a:	4b60      	ldr	r3, [pc, #384]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	4a5f      	ldr	r2, [pc, #380]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 8001280:	f043 0304 	orr.w	r3, r3, #4
 8001284:	6313      	str	r3, [r2, #48]	@ 0x30
 8001286:	4b5d      	ldr	r3, [pc, #372]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	613b      	str	r3, [r7, #16]
 8001290:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	4b59      	ldr	r3, [pc, #356]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	4a58      	ldr	r2, [pc, #352]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 800129c:	f043 0301 	orr.w	r3, r3, #1
 80012a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a2:	4b56      	ldr	r3, [pc, #344]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	60bb      	str	r3, [r7, #8]
 80012b2:	4b52      	ldr	r3, [pc, #328]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b6:	4a51      	ldr	r2, [pc, #324]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 80012b8:	f043 0302 	orr.w	r3, r3, #2
 80012bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012be:	4b4f      	ldr	r3, [pc, #316]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	f003 0302 	and.w	r3, r3, #2
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	607b      	str	r3, [r7, #4]
 80012ce:	4b4b      	ldr	r3, [pc, #300]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a4a      	ldr	r2, [pc, #296]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 80012d4:	f043 0308 	orr.w	r3, r3, #8
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b48      	ldr	r3, [pc, #288]	@ (80013fc <MX_GPIO_Init+0x1d4>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0308 	and.w	r3, r3, #8
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_12
 80012e6:	2200      	movs	r2, #0
 80012e8:	f24f 0156 	movw	r1, #61526	@ 0xf056
 80012ec:	4844      	ldr	r0, [pc, #272]	@ (8001400 <MX_GPIO_Init+0x1d8>)
 80012ee:	f001 ff25 	bl	800313c <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	210f      	movs	r1, #15
 80012f6:	4843      	ldr	r0, [pc, #268]	@ (8001404 <MX_GPIO_Init+0x1dc>)
 80012f8:	f001 ff20 	bl	800313c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80012fc:	2200      	movs	r2, #0
 80012fe:	210e      	movs	r1, #14
 8001300:	4841      	ldr	r0, [pc, #260]	@ (8001408 <MX_GPIO_Init+0x1e0>)
 8001302:	f001 ff1b 	bl	800313c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001306:	2200      	movs	r2, #0
 8001308:	f44f 4171 	mov.w	r1, #61696	@ 0xf100
 800130c:	483f      	ldr	r0, [pc, #252]	@ (800140c <MX_GPIO_Init+0x1e4>)
 800130e:	f001 ff15 	bl	800313c <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8001312:	2200      	movs	r2, #0
 8001314:	2110      	movs	r1, #16
 8001316:	483e      	ldr	r0, [pc, #248]	@ (8001410 <MX_GPIO_Init+0x1e8>)
 8001318:	f001 ff10 	bl	800313c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE6 PE12
                           PE13 PE14 PE15 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_12
 800131c:	f24f 0356 	movw	r3, #61526	@ 0xf056
 8001320:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001322:	2301      	movs	r3, #1
 8001324:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001326:	2300      	movs	r3, #0
 8001328:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132a:	2300      	movs	r3, #0
 800132c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800132e:	f107 031c 	add.w	r3, r7, #28
 8001332:	4619      	mov	r1, r3
 8001334:	4832      	ldr	r0, [pc, #200]	@ (8001400 <MX_GPIO_Init+0x1d8>)
 8001336:	f001 fd65 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE3 PE5 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_0;
 800133a:	2329      	movs	r3, #41	@ 0x29
 800133c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800133e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001342:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001348:	f107 031c 	add.w	r3, r7, #28
 800134c:	4619      	mov	r1, r3
 800134e:	482c      	ldr	r0, [pc, #176]	@ (8001400 <MX_GPIO_Init+0x1d8>)
 8001350:	f001 fd58 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001354:	230f      	movs	r3, #15
 8001356:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001358:	2301      	movs	r3, #1
 800135a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001360:	2300      	movs	r3, #0
 8001362:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	4619      	mov	r1, r3
 800136a:	4826      	ldr	r0, [pc, #152]	@ (8001404 <MX_GPIO_Init+0x1dc>)
 800136c:	f001 fd4a 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001370:	230e      	movs	r3, #14
 8001372:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001374:	2301      	movs	r3, #1
 8001376:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800137c:	2303      	movs	r3, #3
 800137e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001380:	f107 031c 	add.w	r3, r7, #28
 8001384:	4619      	mov	r1, r3
 8001386:	4820      	ldr	r0, [pc, #128]	@ (8001408 <MX_GPIO_Init+0x1e0>)
 8001388:	f001 fd3c 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800138c:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8001390:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001392:	2301      	movs	r3, #1
 8001394:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001396:	2300      	movs	r3, #0
 8001398:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139a:	2300      	movs	r3, #0
 800139c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800139e:	f107 031c 	add.w	r3, r7, #28
 80013a2:	4619      	mov	r1, r3
 80013a4:	4819      	ldr	r0, [pc, #100]	@ (800140c <MX_GPIO_Init+0x1e4>)
 80013a6:	f001 fd2d 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80013aa:	2310      	movs	r3, #16
 80013ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ae:	2301      	movs	r3, #1
 80013b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b6:	2300      	movs	r3, #0
 80013b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ba:	f107 031c 	add.w	r3, r7, #28
 80013be:	4619      	mov	r1, r3
 80013c0:	4813      	ldr	r0, [pc, #76]	@ (8001410 <MX_GPIO_Init+0x1e8>)
 80013c2:	f001 fd1f 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013cc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80013d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d6:	f107 031c 	add.w	r3, r7, #28
 80013da:	4619      	mov	r1, r3
 80013dc:	480b      	ldr	r0, [pc, #44]	@ (800140c <MX_GPIO_Init+0x1e4>)
 80013de:	f001 fd11 	bl	8002e04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 7, 0);
 80013e2:	2200      	movs	r2, #0
 80013e4:	2107      	movs	r1, #7
 80013e6:	2017      	movs	r0, #23
 80013e8:	f001 f8c6 	bl	8002578 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80013ec:	2017      	movs	r0, #23
 80013ee:	f001 f8df 	bl	80025b0 <HAL_NVIC_EnableIRQ>

}
 80013f2:	bf00      	nop
 80013f4:	3730      	adds	r7, #48	@ 0x30
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800
 8001400:	40021000 	.word	0x40021000
 8001404:	40020800 	.word	0x40020800
 8001408:	40020000 	.word	0x40020000
 800140c:	40020400 	.word	0x40020400
 8001410:	40020c00 	.word	0x40020c00

08001414 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c2_rx;
DMA_HandleTypeDef hdma_i2c3_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001418:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <MX_I2C1_Init+0x50>)
 800141a:	4a13      	ldr	r2, [pc, #76]	@ (8001468 <MX_I2C1_Init+0x54>)
 800141c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800141e:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <MX_I2C1_Init+0x50>)
 8001420:	4a12      	ldr	r2, [pc, #72]	@ (800146c <MX_I2C1_Init+0x58>)
 8001422:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001424:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <MX_I2C1_Init+0x50>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800142a:	4b0e      	ldr	r3, [pc, #56]	@ (8001464 <MX_I2C1_Init+0x50>)
 800142c:	2200      	movs	r2, #0
 800142e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001430:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <MX_I2C1_Init+0x50>)
 8001432:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001436:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001438:	4b0a      	ldr	r3, [pc, #40]	@ (8001464 <MX_I2C1_Init+0x50>)
 800143a:	2200      	movs	r2, #0
 800143c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800143e:	4b09      	ldr	r3, [pc, #36]	@ (8001464 <MX_I2C1_Init+0x50>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001444:	4b07      	ldr	r3, [pc, #28]	@ (8001464 <MX_I2C1_Init+0x50>)
 8001446:	2200      	movs	r2, #0
 8001448:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800144a:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <MX_I2C1_Init+0x50>)
 800144c:	2200      	movs	r2, #0
 800144e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001450:	4804      	ldr	r0, [pc, #16]	@ (8001464 <MX_I2C1_Init+0x50>)
 8001452:	f001 fea5 	bl	80031a0 <HAL_I2C_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800145c:	f000 fa88 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001460:	bf00      	nop
 8001462:	bd80      	pop	{r7, pc}
 8001464:	200001f8 	.word	0x200001f8
 8001468:	40005400 	.word	0x40005400
 800146c:	00061a80 	.word	0x00061a80

08001470 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <MX_I2C2_Init+0x50>)
 8001476:	4a13      	ldr	r2, [pc, #76]	@ (80014c4 <MX_I2C2_Init+0x54>)
 8001478:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <MX_I2C2_Init+0x50>)
 800147c:	4a12      	ldr	r2, [pc, #72]	@ (80014c8 <MX_I2C2_Init+0x58>)
 800147e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001480:	4b0f      	ldr	r3, [pc, #60]	@ (80014c0 <MX_I2C2_Init+0x50>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001486:	4b0e      	ldr	r3, [pc, #56]	@ (80014c0 <MX_I2C2_Init+0x50>)
 8001488:	2200      	movs	r2, #0
 800148a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800148c:	4b0c      	ldr	r3, [pc, #48]	@ (80014c0 <MX_I2C2_Init+0x50>)
 800148e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001492:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001494:	4b0a      	ldr	r3, [pc, #40]	@ (80014c0 <MX_I2C2_Init+0x50>)
 8001496:	2200      	movs	r2, #0
 8001498:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800149a:	4b09      	ldr	r3, [pc, #36]	@ (80014c0 <MX_I2C2_Init+0x50>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014a0:	4b07      	ldr	r3, [pc, #28]	@ (80014c0 <MX_I2C2_Init+0x50>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014a6:	4b06      	ldr	r3, [pc, #24]	@ (80014c0 <MX_I2C2_Init+0x50>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80014ac:	4804      	ldr	r0, [pc, #16]	@ (80014c0 <MX_I2C2_Init+0x50>)
 80014ae:	f001 fe77 	bl	80031a0 <HAL_I2C_Init>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80014b8:	f000 fa5a 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	2000024c 	.word	0x2000024c
 80014c4:	40005800 	.word	0x40005800
 80014c8:	00061a80 	.word	0x00061a80

080014cc <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80014d0:	4b12      	ldr	r3, [pc, #72]	@ (800151c <MX_I2C3_Init+0x50>)
 80014d2:	4a13      	ldr	r2, [pc, #76]	@ (8001520 <MX_I2C3_Init+0x54>)
 80014d4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 80014d6:	4b11      	ldr	r3, [pc, #68]	@ (800151c <MX_I2C3_Init+0x50>)
 80014d8:	4a12      	ldr	r2, [pc, #72]	@ (8001524 <MX_I2C3_Init+0x58>)
 80014da:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014dc:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <MX_I2C3_Init+0x50>)
 80014de:	2200      	movs	r2, #0
 80014e0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80014e2:	4b0e      	ldr	r3, [pc, #56]	@ (800151c <MX_I2C3_Init+0x50>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014e8:	4b0c      	ldr	r3, [pc, #48]	@ (800151c <MX_I2C3_Init+0x50>)
 80014ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014ee:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014f0:	4b0a      	ldr	r3, [pc, #40]	@ (800151c <MX_I2C3_Init+0x50>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80014f6:	4b09      	ldr	r3, [pc, #36]	@ (800151c <MX_I2C3_Init+0x50>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014fc:	4b07      	ldr	r3, [pc, #28]	@ (800151c <MX_I2C3_Init+0x50>)
 80014fe:	2200      	movs	r2, #0
 8001500:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <MX_I2C3_Init+0x50>)
 8001504:	2200      	movs	r2, #0
 8001506:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001508:	4804      	ldr	r0, [pc, #16]	@ (800151c <MX_I2C3_Init+0x50>)
 800150a:	f001 fe49 	bl	80031a0 <HAL_I2C_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001514:	f000 fa2c 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}
 800151c:	200002a0 	.word	0x200002a0
 8001520:	40005c00 	.word	0x40005c00
 8001524:	00061a80 	.word	0x00061a80

08001528 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b08e      	sub	sp, #56	@ 0x38
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001530:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a67      	ldr	r2, [pc, #412]	@ (80016e4 <HAL_I2C_MspInit+0x1bc>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d162      	bne.n	8001610 <HAL_I2C_MspInit+0xe8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	623b      	str	r3, [r7, #32]
 800154e:	4b66      	ldr	r3, [pc, #408]	@ (80016e8 <HAL_I2C_MspInit+0x1c0>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	4a65      	ldr	r2, [pc, #404]	@ (80016e8 <HAL_I2C_MspInit+0x1c0>)
 8001554:	f043 0302 	orr.w	r3, r3, #2
 8001558:	6313      	str	r3, [r2, #48]	@ 0x30
 800155a:	4b63      	ldr	r3, [pc, #396]	@ (80016e8 <HAL_I2C_MspInit+0x1c0>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	623b      	str	r3, [r7, #32]
 8001564:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001566:	23c0      	movs	r3, #192	@ 0xc0
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800156a:	2312      	movs	r3, #18
 800156c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156e:	2300      	movs	r3, #0
 8001570:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001572:	2303      	movs	r3, #3
 8001574:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001576:	2304      	movs	r3, #4
 8001578:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800157e:	4619      	mov	r1, r3
 8001580:	485a      	ldr	r0, [pc, #360]	@ (80016ec <HAL_I2C_MspInit+0x1c4>)
 8001582:	f001 fc3f 	bl	8002e04 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001586:	2300      	movs	r3, #0
 8001588:	61fb      	str	r3, [r7, #28]
 800158a:	4b57      	ldr	r3, [pc, #348]	@ (80016e8 <HAL_I2C_MspInit+0x1c0>)
 800158c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158e:	4a56      	ldr	r2, [pc, #344]	@ (80016e8 <HAL_I2C_MspInit+0x1c0>)
 8001590:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001594:	6413      	str	r3, [r2, #64]	@ 0x40
 8001596:	4b54      	ldr	r3, [pc, #336]	@ (80016e8 <HAL_I2C_MspInit+0x1c0>)
 8001598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800159e:	61fb      	str	r3, [r7, #28]
 80015a0:	69fb      	ldr	r3, [r7, #28]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80015a2:	4b53      	ldr	r3, [pc, #332]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015a4:	4a53      	ldr	r2, [pc, #332]	@ (80016f4 <HAL_I2C_MspInit+0x1cc>)
 80015a6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80015a8:	4b51      	ldr	r3, [pc, #324]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015aa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80015ae:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015b0:	4b4f      	ldr	r3, [pc, #316]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015b6:	4b4e      	ldr	r3, [pc, #312]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015bc:	4b4c      	ldr	r3, [pc, #304]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015c2:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015c4:	4b4a      	ldr	r3, [pc, #296]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015ca:	4b49      	ldr	r3, [pc, #292]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80015d0:	4b47      	ldr	r3, [pc, #284]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80015d6:	4b46      	ldr	r3, [pc, #280]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015d8:	2200      	movs	r2, #0
 80015da:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015dc:	4b44      	ldr	r3, [pc, #272]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015de:	2200      	movs	r2, #0
 80015e0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80015e2:	4843      	ldr	r0, [pc, #268]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015e4:	f000 fff2 	bl	80025cc <HAL_DMA_Init>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 80015ee:	f000 f9bf 	bl	8001970 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a3e      	ldr	r2, [pc, #248]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015f6:	639a      	str	r2, [r3, #56]	@ 0x38
 80015f8:	4a3d      	ldr	r2, [pc, #244]	@ (80016f0 <HAL_I2C_MspInit+0x1c8>)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80015fe:	2200      	movs	r2, #0
 8001600:	2105      	movs	r1, #5
 8001602:	201f      	movs	r0, #31
 8001604:	f000 ffb8 	bl	8002578 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001608:	201f      	movs	r0, #31
 800160a:	f000 ffd1 	bl	80025b0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800160e:	e101      	b.n	8001814 <HAL_I2C_MspInit+0x2ec>
  else if(i2cHandle->Instance==I2C2)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a38      	ldr	r2, [pc, #224]	@ (80016f8 <HAL_I2C_MspInit+0x1d0>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d174      	bne.n	8001704 <HAL_I2C_MspInit+0x1dc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800161a:	2300      	movs	r3, #0
 800161c:	61bb      	str	r3, [r7, #24]
 800161e:	4b32      	ldr	r3, [pc, #200]	@ (80016e8 <HAL_I2C_MspInit+0x1c0>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	4a31      	ldr	r2, [pc, #196]	@ (80016e8 <HAL_I2C_MspInit+0x1c0>)
 8001624:	f043 0302 	orr.w	r3, r3, #2
 8001628:	6313      	str	r3, [r2, #48]	@ 0x30
 800162a:	4b2f      	ldr	r3, [pc, #188]	@ (80016e8 <HAL_I2C_MspInit+0x1c0>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	61bb      	str	r3, [r7, #24]
 8001634:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001636:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800163c:	2312      	movs	r3, #18
 800163e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001644:	2303      	movs	r3, #3
 8001646:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001648:	2304      	movs	r3, #4
 800164a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800164c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001650:	4619      	mov	r1, r3
 8001652:	4826      	ldr	r0, [pc, #152]	@ (80016ec <HAL_I2C_MspInit+0x1c4>)
 8001654:	f001 fbd6 	bl	8002e04 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]
 800165c:	4b22      	ldr	r3, [pc, #136]	@ (80016e8 <HAL_I2C_MspInit+0x1c0>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001660:	4a21      	ldr	r2, [pc, #132]	@ (80016e8 <HAL_I2C_MspInit+0x1c0>)
 8001662:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001666:	6413      	str	r3, [r2, #64]	@ 0x40
 8001668:	4b1f      	ldr	r3, [pc, #124]	@ (80016e8 <HAL_I2C_MspInit+0x1c0>)
 800166a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001670:	617b      	str	r3, [r7, #20]
 8001672:	697b      	ldr	r3, [r7, #20]
    hdma_i2c2_rx.Instance = DMA1_Stream3;
 8001674:	4b21      	ldr	r3, [pc, #132]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 8001676:	4a22      	ldr	r2, [pc, #136]	@ (8001700 <HAL_I2C_MspInit+0x1d8>)
 8001678:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 800167a:	4b20      	ldr	r3, [pc, #128]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 800167c:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001680:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001682:	4b1e      	ldr	r3, [pc, #120]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001688:	4b1c      	ldr	r3, [pc, #112]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 800168a:	2200      	movs	r2, #0
 800168c:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800168e:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 8001690:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001694:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001696:	4b19      	ldr	r3, [pc, #100]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 8001698:	2200      	movs	r2, #0
 800169a:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800169c:	4b17      	ldr	r3, [pc, #92]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 800169e:	2200      	movs	r2, #0
 80016a0:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80016a2:	4b16      	ldr	r3, [pc, #88]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80016a8:	4b14      	ldr	r3, [pc, #80]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016ae:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80016b4:	4811      	ldr	r0, [pc, #68]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 80016b6:	f000 ff89 	bl	80025cc <HAL_DMA_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <HAL_I2C_MspInit+0x19c>
      Error_Handler();
 80016c0:	f000 f956 	bl	8001970 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c2_rx);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4a0d      	ldr	r2, [pc, #52]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 80016c8:	639a      	str	r2, [r3, #56]	@ 0x38
 80016ca:	4a0c      	ldr	r2, [pc, #48]	@ (80016fc <HAL_I2C_MspInit+0x1d4>)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 80016d0:	2200      	movs	r2, #0
 80016d2:	2105      	movs	r1, #5
 80016d4:	2021      	movs	r0, #33	@ 0x21
 80016d6:	f000 ff4f 	bl	8002578 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80016da:	2021      	movs	r0, #33	@ 0x21
 80016dc:	f000 ff68 	bl	80025b0 <HAL_NVIC_EnableIRQ>
}
 80016e0:	e098      	b.n	8001814 <HAL_I2C_MspInit+0x2ec>
 80016e2:	bf00      	nop
 80016e4:	40005400 	.word	0x40005400
 80016e8:	40023800 	.word	0x40023800
 80016ec:	40020400 	.word	0x40020400
 80016f0:	200002f4 	.word	0x200002f4
 80016f4:	40026010 	.word	0x40026010
 80016f8:	40005800 	.word	0x40005800
 80016fc:	20000354 	.word	0x20000354
 8001700:	40026058 	.word	0x40026058
  else if(i2cHandle->Instance==I2C3)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a44      	ldr	r2, [pc, #272]	@ (800181c <HAL_I2C_MspInit+0x2f4>)
 800170a:	4293      	cmp	r3, r2
 800170c:	f040 8082 	bne.w	8001814 <HAL_I2C_MspInit+0x2ec>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001710:	2300      	movs	r3, #0
 8001712:	613b      	str	r3, [r7, #16]
 8001714:	4b42      	ldr	r3, [pc, #264]	@ (8001820 <HAL_I2C_MspInit+0x2f8>)
 8001716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001718:	4a41      	ldr	r2, [pc, #260]	@ (8001820 <HAL_I2C_MspInit+0x2f8>)
 800171a:	f043 0304 	orr.w	r3, r3, #4
 800171e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001720:	4b3f      	ldr	r3, [pc, #252]	@ (8001820 <HAL_I2C_MspInit+0x2f8>)
 8001722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001724:	f003 0304 	and.w	r3, r3, #4
 8001728:	613b      	str	r3, [r7, #16]
 800172a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800172c:	2300      	movs	r3, #0
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	4b3b      	ldr	r3, [pc, #236]	@ (8001820 <HAL_I2C_MspInit+0x2f8>)
 8001732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001734:	4a3a      	ldr	r2, [pc, #232]	@ (8001820 <HAL_I2C_MspInit+0x2f8>)
 8001736:	f043 0301 	orr.w	r3, r3, #1
 800173a:	6313      	str	r3, [r2, #48]	@ 0x30
 800173c:	4b38      	ldr	r3, [pc, #224]	@ (8001820 <HAL_I2C_MspInit+0x2f8>)
 800173e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001748:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800174c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800174e:	2312      	movs	r3, #18
 8001750:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001756:	2303      	movs	r3, #3
 8001758:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800175a:	2304      	movs	r3, #4
 800175c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800175e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001762:	4619      	mov	r1, r3
 8001764:	482f      	ldr	r0, [pc, #188]	@ (8001824 <HAL_I2C_MspInit+0x2fc>)
 8001766:	f001 fb4d 	bl	8002e04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800176a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800176e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001770:	2312      	movs	r3, #18
 8001772:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001778:	2303      	movs	r3, #3
 800177a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800177c:	2304      	movs	r3, #4
 800177e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001780:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001784:	4619      	mov	r1, r3
 8001786:	4828      	ldr	r0, [pc, #160]	@ (8001828 <HAL_I2C_MspInit+0x300>)
 8001788:	f001 fb3c 	bl	8002e04 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800178c:	2300      	movs	r3, #0
 800178e:	60bb      	str	r3, [r7, #8]
 8001790:	4b23      	ldr	r3, [pc, #140]	@ (8001820 <HAL_I2C_MspInit+0x2f8>)
 8001792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001794:	4a22      	ldr	r2, [pc, #136]	@ (8001820 <HAL_I2C_MspInit+0x2f8>)
 8001796:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800179a:	6413      	str	r3, [r2, #64]	@ 0x40
 800179c:	4b20      	ldr	r3, [pc, #128]	@ (8001820 <HAL_I2C_MspInit+0x2f8>)
 800179e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c3_rx.Instance = DMA1_Stream2;
 80017a8:	4b20      	ldr	r3, [pc, #128]	@ (800182c <HAL_I2C_MspInit+0x304>)
 80017aa:	4a21      	ldr	r2, [pc, #132]	@ (8001830 <HAL_I2C_MspInit+0x308>)
 80017ac:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_3;
 80017ae:	4b1f      	ldr	r3, [pc, #124]	@ (800182c <HAL_I2C_MspInit+0x304>)
 80017b0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80017b4:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017b6:	4b1d      	ldr	r3, [pc, #116]	@ (800182c <HAL_I2C_MspInit+0x304>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017bc:	4b1b      	ldr	r3, [pc, #108]	@ (800182c <HAL_I2C_MspInit+0x304>)
 80017be:	2200      	movs	r2, #0
 80017c0:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017c2:	4b1a      	ldr	r3, [pc, #104]	@ (800182c <HAL_I2C_MspInit+0x304>)
 80017c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017c8:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017ca:	4b18      	ldr	r3, [pc, #96]	@ (800182c <HAL_I2C_MspInit+0x304>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017d0:	4b16      	ldr	r3, [pc, #88]	@ (800182c <HAL_I2C_MspInit+0x304>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 80017d6:	4b15      	ldr	r3, [pc, #84]	@ (800182c <HAL_I2C_MspInit+0x304>)
 80017d8:	2200      	movs	r2, #0
 80017da:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017dc:	4b13      	ldr	r3, [pc, #76]	@ (800182c <HAL_I2C_MspInit+0x304>)
 80017de:	2200      	movs	r2, #0
 80017e0:	621a      	str	r2, [r3, #32]
    hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017e2:	4b12      	ldr	r3, [pc, #72]	@ (800182c <HAL_I2C_MspInit+0x304>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 80017e8:	4810      	ldr	r0, [pc, #64]	@ (800182c <HAL_I2C_MspInit+0x304>)
 80017ea:	f000 feef 	bl	80025cc <HAL_DMA_Init>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <HAL_I2C_MspInit+0x2d0>
      Error_Handler();
 80017f4:	f000 f8bc 	bl	8001970 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c3_rx);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a0c      	ldr	r2, [pc, #48]	@ (800182c <HAL_I2C_MspInit+0x304>)
 80017fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80017fe:	4a0b      	ldr	r2, [pc, #44]	@ (800182c <HAL_I2C_MspInit+0x304>)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 5, 0);
 8001804:	2200      	movs	r2, #0
 8001806:	2105      	movs	r1, #5
 8001808:	2048      	movs	r0, #72	@ 0x48
 800180a:	f000 feb5 	bl	8002578 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 800180e:	2048      	movs	r0, #72	@ 0x48
 8001810:	f000 fece 	bl	80025b0 <HAL_NVIC_EnableIRQ>
}
 8001814:	bf00      	nop
 8001816:	3738      	adds	r7, #56	@ 0x38
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40005c00 	.word	0x40005c00
 8001820:	40023800 	.word	0x40023800
 8001824:	40020800 	.word	0x40020800
 8001828:	40020000 	.word	0x40020000
 800182c:	200003b4 	.word	0x200003b4
 8001830:	40026040 	.word	0x40026040

08001834 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001838:	f000 fd80 	bl	800233c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800183c:	f000 f822 	bl	8001884 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(3000);//ỔN ĐỊNH MÀN HÌNH
 8001840:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001844:	f000 fdbc 	bl	80023c0 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001848:	f7ff fcee 	bl	8001228 <MX_GPIO_Init>
  MX_DMA_Init();
 800184c:	f7ff fc30 	bl	80010b0 <MX_DMA_Init>
  MX_I2C1_Init();
 8001850:	f7ff fde0 	bl	8001414 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001854:	f7ff fe0c 	bl	8001470 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001858:	f7ff fe38 	bl	80014cc <MX_I2C3_Init>
  MX_USART3_UART_Init();
 800185c:	f000 fc30 	bl	80020c0 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001860:	f000 fa36 	bl	8001cd0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001864:	f000 fa80 	bl	8001d68 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001868:	f000 fad2 	bl	8001e10 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 800186c:	f000 fbfe 	bl	800206c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  alt_main();
 8001870:	f7ff fb50 	bl	8000f14 <alt_main>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001874:	f007 fcc0 	bl	80091f8 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001878:	f7ff fc5a 	bl	8001130 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800187c:	f007 fce0 	bl	8009240 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001880:	bf00      	nop
 8001882:	e7fd      	b.n	8001880 <main+0x4c>

08001884 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b094      	sub	sp, #80	@ 0x50
 8001888:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800188a:	f107 0320 	add.w	r3, r7, #32
 800188e:	2230      	movs	r2, #48	@ 0x30
 8001890:	2100      	movs	r1, #0
 8001892:	4618      	mov	r0, r3
 8001894:	f00b f988 	bl	800cba8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001898:	f107 030c 	add.w	r3, r7, #12
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	60da      	str	r2, [r3, #12]
 80018a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a8:	2300      	movs	r3, #0
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	4b22      	ldr	r3, [pc, #136]	@ (8001938 <SystemClock_Config+0xb4>)
 80018ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b0:	4a21      	ldr	r2, [pc, #132]	@ (8001938 <SystemClock_Config+0xb4>)
 80018b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80018b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001938 <SystemClock_Config+0xb4>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018c4:	2300      	movs	r3, #0
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	4b1c      	ldr	r3, [pc, #112]	@ (800193c <SystemClock_Config+0xb8>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a1b      	ldr	r2, [pc, #108]	@ (800193c <SystemClock_Config+0xb8>)
 80018ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018d2:	6013      	str	r3, [r2, #0]
 80018d4:	4b19      	ldr	r3, [pc, #100]	@ (800193c <SystemClock_Config+0xb8>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018dc:	607b      	str	r3, [r7, #4]
 80018de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018e0:	2302      	movs	r3, #2
 80018e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018e4:	2301      	movs	r3, #1
 80018e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018e8:	2310      	movs	r3, #16
 80018ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80018ec:	2300      	movs	r3, #0
 80018ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018f0:	f107 0320 	add.w	r3, r7, #32
 80018f4:	4618      	mov	r0, r3
 80018f6:	f003 ff01 	bl	80056fc <HAL_RCC_OscConfig>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001900:	f000 f836 	bl	8001970 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001904:	230f      	movs	r3, #15
 8001906:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001908:	2300      	movs	r3, #0
 800190a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800190c:	2300      	movs	r3, #0
 800190e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001910:	2300      	movs	r3, #0
 8001912:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001914:	2300      	movs	r3, #0
 8001916:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001918:	f107 030c 	add.w	r3, r7, #12
 800191c:	2100      	movs	r1, #0
 800191e:	4618      	mov	r0, r3
 8001920:	f004 f964 	bl	8005bec <HAL_RCC_ClockConfig>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800192a:	f000 f821 	bl	8001970 <Error_Handler>
  }
}
 800192e:	bf00      	nop
 8001930:	3750      	adds	r7, #80	@ 0x50
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40023800 	.word	0x40023800
 800193c:	40007000 	.word	0x40007000

08001940 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a07      	ldr	r2, [pc, #28]	@ (800196c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d101      	bne.n	8001956 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001952:	f000 fd15 	bl	8002380 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2){
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800195e:	d101      	bne.n	8001964 <HAL_TIM_PeriodElapsedCallback+0x24>
	  TIM2_CALLBACK_STEP();
 8001960:	f7ff f90e 	bl	8000b80 <TIM2_CALLBACK_STEP>
  }
  /* USER CODE END Callback 1 */
}
 8001964:	bf00      	nop
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40001400 	.word	0x40001400

08001970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001974:	b672      	cpsid	i
}
 8001976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001978:	bf00      	nop
 800197a:	e7fd      	b.n	8001978 <Error_Handler+0x8>

0800197c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	4b12      	ldr	r3, [pc, #72]	@ (80019d0 <HAL_MspInit+0x54>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198a:	4a11      	ldr	r2, [pc, #68]	@ (80019d0 <HAL_MspInit+0x54>)
 800198c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001990:	6453      	str	r3, [r2, #68]	@ 0x44
 8001992:	4b0f      	ldr	r3, [pc, #60]	@ (80019d0 <HAL_MspInit+0x54>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001996:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800199a:	607b      	str	r3, [r7, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	603b      	str	r3, [r7, #0]
 80019a2:	4b0b      	ldr	r3, [pc, #44]	@ (80019d0 <HAL_MspInit+0x54>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a6:	4a0a      	ldr	r2, [pc, #40]	@ (80019d0 <HAL_MspInit+0x54>)
 80019a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ae:	4b08      	ldr	r3, [pc, #32]	@ (80019d0 <HAL_MspInit+0x54>)
 80019b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019ba:	2200      	movs	r2, #0
 80019bc:	210f      	movs	r1, #15
 80019be:	f06f 0001 	mvn.w	r0, #1
 80019c2:	f000 fdd9 	bl	8002578 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40023800 	.word	0x40023800

080019d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08e      	sub	sp, #56	@ 0x38
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80019dc:	2300      	movs	r3, #0
 80019de:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80019e0:	2300      	movs	r3, #0
 80019e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80019e4:	2300      	movs	r3, #0
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	4b33      	ldr	r3, [pc, #204]	@ (8001ab8 <HAL_InitTick+0xe4>)
 80019ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ec:	4a32      	ldr	r2, [pc, #200]	@ (8001ab8 <HAL_InitTick+0xe4>)
 80019ee:	f043 0320 	orr.w	r3, r3, #32
 80019f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80019f4:	4b30      	ldr	r3, [pc, #192]	@ (8001ab8 <HAL_InitTick+0xe4>)
 80019f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f8:	f003 0320 	and.w	r3, r3, #32
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a00:	f107 0210 	add.w	r2, r7, #16
 8001a04:	f107 0314 	add.w	r3, r7, #20
 8001a08:	4611      	mov	r1, r2
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f004 face 	bl	8005fac <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a10:	6a3b      	ldr	r3, [r7, #32]
 8001a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d103      	bne.n	8001a22 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a1a:	f004 fa9f 	bl	8005f5c <HAL_RCC_GetPCLK1Freq>
 8001a1e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001a20:	e004      	b.n	8001a2c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a22:	f004 fa9b 	bl	8005f5c <HAL_RCC_GetPCLK1Freq>
 8001a26:	4603      	mov	r3, r0
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a2e:	4a23      	ldr	r2, [pc, #140]	@ (8001abc <HAL_InitTick+0xe8>)
 8001a30:	fba2 2303 	umull	r2, r3, r2, r3
 8001a34:	0c9b      	lsrs	r3, r3, #18
 8001a36:	3b01      	subs	r3, #1
 8001a38:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001a3a:	4b21      	ldr	r3, [pc, #132]	@ (8001ac0 <HAL_InitTick+0xec>)
 8001a3c:	4a21      	ldr	r2, [pc, #132]	@ (8001ac4 <HAL_InitTick+0xf0>)
 8001a3e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001a40:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac0 <HAL_InitTick+0xec>)
 8001a42:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a46:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001a48:	4a1d      	ldr	r2, [pc, #116]	@ (8001ac0 <HAL_InitTick+0xec>)
 8001a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a4c:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac0 <HAL_InitTick+0xec>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a54:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac0 <HAL_InitTick+0xec>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a5a:	4b19      	ldr	r3, [pc, #100]	@ (8001ac0 <HAL_InitTick+0xec>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001a60:	4817      	ldr	r0, [pc, #92]	@ (8001ac0 <HAL_InitTick+0xec>)
 8001a62:	f004 fad5 	bl	8006010 <HAL_TIM_Base_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001a6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d11b      	bne.n	8001aac <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001a74:	4812      	ldr	r0, [pc, #72]	@ (8001ac0 <HAL_InitTick+0xec>)
 8001a76:	f004 fb1b 	bl	80060b0 <HAL_TIM_Base_Start_IT>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001a80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d111      	bne.n	8001aac <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001a88:	2037      	movs	r0, #55	@ 0x37
 8001a8a:	f000 fd91 	bl	80025b0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2b0f      	cmp	r3, #15
 8001a92:	d808      	bhi.n	8001aa6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001a94:	2200      	movs	r2, #0
 8001a96:	6879      	ldr	r1, [r7, #4]
 8001a98:	2037      	movs	r0, #55	@ 0x37
 8001a9a:	f000 fd6d 	bl	8002578 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac8 <HAL_InitTick+0xf4>)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6013      	str	r3, [r2, #0]
 8001aa4:	e002      	b.n	8001aac <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001aac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3738      	adds	r7, #56	@ 0x38
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	431bde83 	.word	0x431bde83
 8001ac0:	20000414 	.word	0x20000414
 8001ac4:	40001400 	.word	0x40001400
 8001ac8:	20000004 	.word	0x20000004

08001acc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ad0:	bf00      	nop
 8001ad2:	e7fd      	b.n	8001ad0 <NMI_Handler+0x4>

08001ad4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ad8:	bf00      	nop
 8001ada:	e7fd      	b.n	8001ad8 <HardFault_Handler+0x4>

08001adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ae0:	bf00      	nop
 8001ae2:	e7fd      	b.n	8001ae0 <MemManage_Handler+0x4>

08001ae4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ae8:	bf00      	nop
 8001aea:	e7fd      	b.n	8001ae8 <BusFault_Handler+0x4>

08001aec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001af0:	bf00      	nop
 8001af2:	e7fd      	b.n	8001af0 <UsageFault_Handler+0x4>

08001af4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
	...

08001b04 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001b08:	4802      	ldr	r0, [pc, #8]	@ (8001b14 <DMA1_Stream0_IRQHandler+0x10>)
 8001b0a:	f000 fef7 	bl	80028fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	200002f4 	.word	0x200002f4

08001b18 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001b1c:	4802      	ldr	r0, [pc, #8]	@ (8001b28 <DMA1_Stream1_IRQHandler+0x10>)
 8001b1e:	f000 feed 	bl	80028fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	200005c8 	.word	0x200005c8

08001b2c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8001b30:	4802      	ldr	r0, [pc, #8]	@ (8001b3c <DMA1_Stream2_IRQHandler+0x10>)
 8001b32:	f000 fee3 	bl	80028fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	200003b4 	.word	0x200003b4

08001b40 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8001b44:	4802      	ldr	r0, [pc, #8]	@ (8001b50 <DMA1_Stream3_IRQHandler+0x10>)
 8001b46:	f000 fed9 	bl	80028fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000354 	.word	0x20000354

08001b54 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001b58:	4802      	ldr	r0, [pc, #8]	@ (8001b64 <DMA1_Stream4_IRQHandler+0x10>)
 8001b5a:	f000 fecf 	bl	80028fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000628 	.word	0x20000628

08001b68 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001b6c:	2020      	movs	r0, #32
 8001b6e:	f001 faff 	bl	8003170 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001b72:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001b76:	f001 fafb 	bl	8003170 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
	...

08001b80 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b84:	4802      	ldr	r0, [pc, #8]	@ (8001b90 <TIM2_IRQHandler+0x10>)
 8001b86:	f004 fd4f 	bl	8006628 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000460 	.word	0x20000460

08001b94 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001b98:	4802      	ldr	r0, [pc, #8]	@ (8001ba4 <I2C1_EV_IRQHandler+0x10>)
 8001b9a:	f001 fe85 	bl	80038a8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	200001f8 	.word	0x200001f8

08001ba8 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001bac:	4802      	ldr	r0, [pc, #8]	@ (8001bb8 <I2C2_EV_IRQHandler+0x10>)
 8001bae:	f001 fe7b 	bl	80038a8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	2000024c 	.word	0x2000024c

08001bbc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001bc0:	4802      	ldr	r0, [pc, #8]	@ (8001bcc <USART3_IRQHandler+0x10>)
 8001bc2:	f005 fc9f 	bl	8007504 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000580 	.word	0x20000580

08001bd0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001bd4:	4802      	ldr	r0, [pc, #8]	@ (8001be0 <TIM7_IRQHandler+0x10>)
 8001bd6:	f004 fd27 	bl	8006628 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000414 	.word	0x20000414

08001be4 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8001be8:	4802      	ldr	r0, [pc, #8]	@ (8001bf4 <I2C3_EV_IRQHandler+0x10>)
 8001bea:	f001 fe5d 	bl	80038a8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	200002a0 	.word	0x200002a0

08001bf8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  return 1;
 8001bfc:	2301      	movs	r3, #1
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <_kill>:

int _kill(int pid, int sig)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c12:	f00b f825 	bl	800cc60 <__errno>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2216      	movs	r2, #22
 8001c1a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <_exit>:

void _exit (int status)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c30:	f04f 31ff 	mov.w	r1, #4294967295
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f7ff ffe7 	bl	8001c08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c3a:	bf00      	nop
 8001c3c:	e7fd      	b.n	8001c3a <_exit+0x12>
	...

08001c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c48:	4a14      	ldr	r2, [pc, #80]	@ (8001c9c <_sbrk+0x5c>)
 8001c4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ca0 <_sbrk+0x60>)
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c54:	4b13      	ldr	r3, [pc, #76]	@ (8001ca4 <_sbrk+0x64>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d102      	bne.n	8001c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <_sbrk+0x64>)
 8001c5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ca8 <_sbrk+0x68>)
 8001c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c62:	4b10      	ldr	r3, [pc, #64]	@ (8001ca4 <_sbrk+0x64>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4413      	add	r3, r2
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d207      	bcs.n	8001c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c70:	f00a fff6 	bl	800cc60 <__errno>
 8001c74:	4603      	mov	r3, r0
 8001c76:	220c      	movs	r2, #12
 8001c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c7e:	e009      	b.n	8001c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c80:	4b08      	ldr	r3, [pc, #32]	@ (8001ca4 <_sbrk+0x64>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c86:	4b07      	ldr	r3, [pc, #28]	@ (8001ca4 <_sbrk+0x64>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ca4 <_sbrk+0x64>)
 8001c90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c92:	68fb      	ldr	r3, [r7, #12]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20020000 	.word	0x20020000
 8001ca0:	00000400 	.word	0x00000400
 8001ca4:	2000045c 	.word	0x2000045c
 8001ca8:	20005130 	.word	0x20005130

08001cac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <SystemInit+0x20>)
 8001cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cb6:	4a05      	ldr	r2, [pc, #20]	@ (8001ccc <SystemInit+0x20>)
 8001cb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	e000ed00 	.word	0xe000ed00

08001cd0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cd6:	f107 0308 	add.w	r3, r7, #8
 8001cda:	2200      	movs	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	609a      	str	r2, [r3, #8]
 8001ce2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ce4:	463b      	mov	r3, r7
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cec:	4b1d      	ldr	r3, [pc, #116]	@ (8001d64 <MX_TIM2_Init+0x94>)
 8001cee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cf2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d64 <MX_TIM2_Init+0x94>)
 8001cf6:	2253      	movs	r2, #83	@ 0x53
 8001cf8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8001d64 <MX_TIM2_Init+0x94>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001d00:	4b18      	ldr	r3, [pc, #96]	@ (8001d64 <MX_TIM2_Init+0x94>)
 8001d02:	2263      	movs	r2, #99	@ 0x63
 8001d04:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d06:	4b17      	ldr	r3, [pc, #92]	@ (8001d64 <MX_TIM2_Init+0x94>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d0c:	4b15      	ldr	r3, [pc, #84]	@ (8001d64 <MX_TIM2_Init+0x94>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d12:	4814      	ldr	r0, [pc, #80]	@ (8001d64 <MX_TIM2_Init+0x94>)
 8001d14:	f004 f97c 	bl	8006010 <HAL_TIM_Base_Init>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001d1e:	f7ff fe27 	bl	8001970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d26:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d28:	f107 0308 	add.w	r3, r7, #8
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	480d      	ldr	r0, [pc, #52]	@ (8001d64 <MX_TIM2_Init+0x94>)
 8001d30:	f004 fe2c 	bl	800698c <HAL_TIM_ConfigClockSource>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001d3a:	f7ff fe19 	bl	8001970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d42:	2300      	movs	r3, #0
 8001d44:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d46:	463b      	mov	r3, r7
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4806      	ldr	r0, [pc, #24]	@ (8001d64 <MX_TIM2_Init+0x94>)
 8001d4c:	f005 fa24 	bl	8007198 <HAL_TIMEx_MasterConfigSynchronization>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001d56:	f7ff fe0b 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d5a:	bf00      	nop
 8001d5c:	3718      	adds	r7, #24
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	20000460 	.word	0x20000460

08001d68 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b08c      	sub	sp, #48	@ 0x30
 8001d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d6e:	f107 030c 	add.w	r3, r7, #12
 8001d72:	2224      	movs	r2, #36	@ 0x24
 8001d74:	2100      	movs	r1, #0
 8001d76:	4618      	mov	r0, r3
 8001d78:	f00a ff16 	bl	800cba8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d7c:	1d3b      	adds	r3, r7, #4
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d84:	4b20      	ldr	r3, [pc, #128]	@ (8001e08 <MX_TIM3_Init+0xa0>)
 8001d86:	4a21      	ldr	r2, [pc, #132]	@ (8001e0c <MX_TIM3_Init+0xa4>)
 8001d88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e08 <MX_TIM3_Init+0xa0>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d90:	4b1d      	ldr	r3, [pc, #116]	@ (8001e08 <MX_TIM3_Init+0xa0>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001d96:	4b1c      	ldr	r3, [pc, #112]	@ (8001e08 <MX_TIM3_Init+0xa0>)
 8001d98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e08 <MX_TIM3_Init+0xa0>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001da4:	4b18      	ldr	r3, [pc, #96]	@ (8001e08 <MX_TIM3_Init+0xa0>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001daa:	2303      	movs	r3, #3
 8001dac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001dae:	2300      	movs	r3, #0
 8001db0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001db2:	2301      	movs	r3, #1
 8001db4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001db6:	2300      	movs	r3, #0
 8001db8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001dce:	f107 030c 	add.w	r3, r7, #12
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	480c      	ldr	r0, [pc, #48]	@ (8001e08 <MX_TIM3_Init+0xa0>)
 8001dd6:	f004 faf3 	bl	80063c0 <HAL_TIM_Encoder_Init>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001de0:	f7ff fdc6 	bl	8001970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001de4:	2300      	movs	r3, #0
 8001de6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de8:	2300      	movs	r3, #0
 8001dea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001dec:	1d3b      	adds	r3, r7, #4
 8001dee:	4619      	mov	r1, r3
 8001df0:	4805      	ldr	r0, [pc, #20]	@ (8001e08 <MX_TIM3_Init+0xa0>)
 8001df2:	f005 f9d1 	bl	8007198 <HAL_TIMEx_MasterConfigSynchronization>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001dfc:	f7ff fdb8 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e00:	bf00      	nop
 8001e02:	3730      	adds	r7, #48	@ 0x30
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	200004a8 	.word	0x200004a8
 8001e0c:	40000400 	.word	0x40000400

08001e10 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	@ 0x28
 8001e14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e16:	f107 0320 	add.w	r3, r7, #32
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
 8001e1e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e20:	1d3b      	adds	r3, r7, #4
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	605a      	str	r2, [r3, #4]
 8001e28:	609a      	str	r2, [r3, #8]
 8001e2a:	60da      	str	r2, [r3, #12]
 8001e2c:	611a      	str	r2, [r3, #16]
 8001e2e:	615a      	str	r2, [r3, #20]
 8001e30:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e32:	4b27      	ldr	r3, [pc, #156]	@ (8001ed0 <MX_TIM4_Init+0xc0>)
 8001e34:	4a27      	ldr	r2, [pc, #156]	@ (8001ed4 <MX_TIM4_Init+0xc4>)
 8001e36:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8001e38:	4b25      	ldr	r3, [pc, #148]	@ (8001ed0 <MX_TIM4_Init+0xc0>)
 8001e3a:	2253      	movs	r2, #83	@ 0x53
 8001e3c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e3e:	4b24      	ldr	r3, [pc, #144]	@ (8001ed0 <MX_TIM4_Init+0xc0>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8001e44:	4b22      	ldr	r3, [pc, #136]	@ (8001ed0 <MX_TIM4_Init+0xc0>)
 8001e46:	2263      	movs	r2, #99	@ 0x63
 8001e48:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e4a:	4b21      	ldr	r3, [pc, #132]	@ (8001ed0 <MX_TIM4_Init+0xc0>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e50:	4b1f      	ldr	r3, [pc, #124]	@ (8001ed0 <MX_TIM4_Init+0xc0>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001e56:	481e      	ldr	r0, [pc, #120]	@ (8001ed0 <MX_TIM4_Init+0xc0>)
 8001e58:	f004 f99a 	bl	8006190 <HAL_TIM_PWM_Init>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8001e62:	f7ff fd85 	bl	8001970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e66:	2300      	movs	r3, #0
 8001e68:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e6e:	f107 0320 	add.w	r3, r7, #32
 8001e72:	4619      	mov	r1, r3
 8001e74:	4816      	ldr	r0, [pc, #88]	@ (8001ed0 <MX_TIM4_Init+0xc0>)
 8001e76:	f005 f98f 	bl	8007198 <HAL_TIMEx_MasterConfigSynchronization>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8001e80:	f7ff fd76 	bl	8001970 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e84:	2360      	movs	r3, #96	@ 0x60
 8001e86:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	2208      	movs	r2, #8
 8001e98:	4619      	mov	r1, r3
 8001e9a:	480d      	ldr	r0, [pc, #52]	@ (8001ed0 <MX_TIM4_Init+0xc0>)
 8001e9c:	f004 fcb4 	bl	8006808 <HAL_TIM_PWM_ConfigChannel>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001ea6:	f7ff fd63 	bl	8001970 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001eaa:	1d3b      	adds	r3, r7, #4
 8001eac:	220c      	movs	r2, #12
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4807      	ldr	r0, [pc, #28]	@ (8001ed0 <MX_TIM4_Init+0xc0>)
 8001eb2:	f004 fca9 	bl	8006808 <HAL_TIM_PWM_ConfigChannel>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001ebc:	f7ff fd58 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001ec0:	4803      	ldr	r0, [pc, #12]	@ (8001ed0 <MX_TIM4_Init+0xc0>)
 8001ec2:	f000 f899 	bl	8001ff8 <HAL_TIM_MspPostInit>

}
 8001ec6:	bf00      	nop
 8001ec8:	3728      	adds	r7, #40	@ 0x28
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	200004f0 	.word	0x200004f0
 8001ed4:	40000800 	.word	0x40000800

08001ed8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ee8:	d115      	bne.n	8001f16 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	4b0c      	ldr	r3, [pc, #48]	@ (8001f20 <HAL_TIM_Base_MspInit+0x48>)
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef2:	4a0b      	ldr	r2, [pc, #44]	@ (8001f20 <HAL_TIM_Base_MspInit+0x48>)
 8001ef4:	f043 0301 	orr.w	r3, r3, #1
 8001ef8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001efa:	4b09      	ldr	r3, [pc, #36]	@ (8001f20 <HAL_TIM_Base_MspInit+0x48>)
 8001efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001f06:	2200      	movs	r2, #0
 8001f08:	2105      	movs	r1, #5
 8001f0a:	201c      	movs	r0, #28
 8001f0c:	f000 fb34 	bl	8002578 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f10:	201c      	movs	r0, #28
 8001f12:	f000 fb4d 	bl	80025b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001f16:	bf00      	nop
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40023800 	.word	0x40023800

08001f24 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08a      	sub	sp, #40	@ 0x28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a19      	ldr	r2, [pc, #100]	@ (8001fa8 <HAL_TIM_Encoder_MspInit+0x84>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d12b      	bne.n	8001f9e <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	613b      	str	r3, [r7, #16]
 8001f4a:	4b18      	ldr	r3, [pc, #96]	@ (8001fac <HAL_TIM_Encoder_MspInit+0x88>)
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4e:	4a17      	ldr	r2, [pc, #92]	@ (8001fac <HAL_TIM_Encoder_MspInit+0x88>)
 8001f50:	f043 0302 	orr.w	r3, r3, #2
 8001f54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f56:	4b15      	ldr	r3, [pc, #84]	@ (8001fac <HAL_TIM_Encoder_MspInit+0x88>)
 8001f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	613b      	str	r3, [r7, #16]
 8001f60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	4b11      	ldr	r3, [pc, #68]	@ (8001fac <HAL_TIM_Encoder_MspInit+0x88>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6a:	4a10      	ldr	r2, [pc, #64]	@ (8001fac <HAL_TIM_Encoder_MspInit+0x88>)
 8001f6c:	f043 0301 	orr.w	r3, r3, #1
 8001f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f72:	4b0e      	ldr	r3, [pc, #56]	@ (8001fac <HAL_TIM_Encoder_MspInit+0x88>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	f003 0301 	and.w	r3, r3, #1
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f7e:	23c0      	movs	r3, #192	@ 0xc0
 8001f80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f82:	2302      	movs	r3, #2
 8001f84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f8e:	2302      	movs	r3, #2
 8001f90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f92:	f107 0314 	add.w	r3, r7, #20
 8001f96:	4619      	mov	r1, r3
 8001f98:	4805      	ldr	r0, [pc, #20]	@ (8001fb0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001f9a:	f000 ff33 	bl	8002e04 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001f9e:	bf00      	nop
 8001fa0:	3728      	adds	r7, #40	@ 0x28
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40000400 	.word	0x40000400
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40020000 	.word	0x40020000

08001fb4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a0b      	ldr	r2, [pc, #44]	@ (8001ff0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d10d      	bne.n	8001fe2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff4 <HAL_TIM_PWM_MspInit+0x40>)
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	4a09      	ldr	r2, [pc, #36]	@ (8001ff4 <HAL_TIM_PWM_MspInit+0x40>)
 8001fd0:	f043 0304 	orr.w	r3, r3, #4
 8001fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fd6:	4b07      	ldr	r3, [pc, #28]	@ (8001ff4 <HAL_TIM_PWM_MspInit+0x40>)
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	f003 0304 	and.w	r3, r3, #4
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001fe2:	bf00      	nop
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	40000800 	.word	0x40000800
 8001ff4:	40023800 	.word	0x40023800

08001ff8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b088      	sub	sp, #32
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002000:	f107 030c 	add.w	r3, r7, #12
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	60da      	str	r2, [r3, #12]
 800200e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a12      	ldr	r2, [pc, #72]	@ (8002060 <HAL_TIM_MspPostInit+0x68>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d11e      	bne.n	8002058 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	4b11      	ldr	r3, [pc, #68]	@ (8002064 <HAL_TIM_MspPostInit+0x6c>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	4a10      	ldr	r2, [pc, #64]	@ (8002064 <HAL_TIM_MspPostInit+0x6c>)
 8002024:	f043 0308 	orr.w	r3, r3, #8
 8002028:	6313      	str	r3, [r2, #48]	@ 0x30
 800202a:	4b0e      	ldr	r3, [pc, #56]	@ (8002064 <HAL_TIM_MspPostInit+0x6c>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202e:	f003 0308 	and.w	r3, r3, #8
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002036:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800203a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203c:	2302      	movs	r3, #2
 800203e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002044:	2300      	movs	r3, #0
 8002046:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002048:	2302      	movs	r3, #2
 800204a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800204c:	f107 030c 	add.w	r3, r7, #12
 8002050:	4619      	mov	r1, r3
 8002052:	4805      	ldr	r0, [pc, #20]	@ (8002068 <HAL_TIM_MspPostInit+0x70>)
 8002054:	f000 fed6 	bl	8002e04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002058:	bf00      	nop
 800205a:	3720      	adds	r7, #32
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40000800 	.word	0x40000800
 8002064:	40023800 	.word	0x40023800
 8002068:	40020c00 	.word	0x40020c00

0800206c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002070:	4b11      	ldr	r3, [pc, #68]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 8002072:	4a12      	ldr	r2, [pc, #72]	@ (80020bc <MX_USART2_UART_Init+0x50>)
 8002074:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002076:	4b10      	ldr	r3, [pc, #64]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 8002078:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800207c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800207e:	4b0e      	ldr	r3, [pc, #56]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 8002080:	2200      	movs	r2, #0
 8002082:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002084:	4b0c      	ldr	r3, [pc, #48]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 8002086:	2200      	movs	r2, #0
 8002088:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800208a:	4b0b      	ldr	r3, [pc, #44]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 800208c:	2200      	movs	r2, #0
 800208e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002090:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 8002092:	220c      	movs	r2, #12
 8002094:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002096:	4b08      	ldr	r3, [pc, #32]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 8002098:	2200      	movs	r2, #0
 800209a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800209c:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 800209e:	2200      	movs	r2, #0
 80020a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020a2:	4805      	ldr	r0, [pc, #20]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 80020a4:	f005 f908 	bl	80072b8 <HAL_UART_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80020ae:	f7ff fc5f 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000538 	.word	0x20000538
 80020bc:	40004400 	.word	0x40004400

080020c0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80020c4:	4b11      	ldr	r3, [pc, #68]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020c6:	4a12      	ldr	r2, [pc, #72]	@ (8002110 <MX_USART3_UART_Init+0x50>)
 80020c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80020ca:	4b10      	ldr	r3, [pc, #64]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80020d2:	4b0e      	ldr	r3, [pc, #56]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80020d8:	4b0c      	ldr	r3, [pc, #48]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020da:	2200      	movs	r2, #0
 80020dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020de:	4b0b      	ldr	r3, [pc, #44]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020e4:	4b09      	ldr	r3, [pc, #36]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020e6:	220c      	movs	r2, #12
 80020e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ea:	4b08      	ldr	r3, [pc, #32]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020f0:	4b06      	ldr	r3, [pc, #24]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020f6:	4805      	ldr	r0, [pc, #20]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020f8:	f005 f8de 	bl	80072b8 <HAL_UART_Init>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002102:	f7ff fc35 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	20000580 	.word	0x20000580
 8002110:	40004800 	.word	0x40004800

08002114 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08c      	sub	sp, #48	@ 0x30
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 031c 	add.w	r3, r7, #28
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a65      	ldr	r2, [pc, #404]	@ (80022c8 <HAL_UART_MspInit+0x1b4>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d12c      	bne.n	8002190 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	61bb      	str	r3, [r7, #24]
 800213a:	4b64      	ldr	r3, [pc, #400]	@ (80022cc <HAL_UART_MspInit+0x1b8>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213e:	4a63      	ldr	r2, [pc, #396]	@ (80022cc <HAL_UART_MspInit+0x1b8>)
 8002140:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002144:	6413      	str	r3, [r2, #64]	@ 0x40
 8002146:	4b61      	ldr	r3, [pc, #388]	@ (80022cc <HAL_UART_MspInit+0x1b8>)
 8002148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800214e:	61bb      	str	r3, [r7, #24]
 8002150:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	617b      	str	r3, [r7, #20]
 8002156:	4b5d      	ldr	r3, [pc, #372]	@ (80022cc <HAL_UART_MspInit+0x1b8>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215a:	4a5c      	ldr	r2, [pc, #368]	@ (80022cc <HAL_UART_MspInit+0x1b8>)
 800215c:	f043 0308 	orr.w	r3, r3, #8
 8002160:	6313      	str	r3, [r2, #48]	@ 0x30
 8002162:	4b5a      	ldr	r3, [pc, #360]	@ (80022cc <HAL_UART_MspInit+0x1b8>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002166:	f003 0308 	and.w	r3, r3, #8
 800216a:	617b      	str	r3, [r7, #20]
 800216c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800216e:	2360      	movs	r3, #96	@ 0x60
 8002170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002172:	2302      	movs	r3, #2
 8002174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002176:	2300      	movs	r3, #0
 8002178:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800217a:	2303      	movs	r3, #3
 800217c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800217e:	2307      	movs	r3, #7
 8002180:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002182:	f107 031c 	add.w	r3, r7, #28
 8002186:	4619      	mov	r1, r3
 8002188:	4851      	ldr	r0, [pc, #324]	@ (80022d0 <HAL_UART_MspInit+0x1bc>)
 800218a:	f000 fe3b 	bl	8002e04 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800218e:	e096      	b.n	80022be <HAL_UART_MspInit+0x1aa>
  else if(uartHandle->Instance==USART3)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a4f      	ldr	r2, [pc, #316]	@ (80022d4 <HAL_UART_MspInit+0x1c0>)
 8002196:	4293      	cmp	r3, r2
 8002198:	f040 8091 	bne.w	80022be <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 800219c:	2300      	movs	r3, #0
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	4b4a      	ldr	r3, [pc, #296]	@ (80022cc <HAL_UART_MspInit+0x1b8>)
 80021a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a4:	4a49      	ldr	r2, [pc, #292]	@ (80022cc <HAL_UART_MspInit+0x1b8>)
 80021a6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ac:	4b47      	ldr	r3, [pc, #284]	@ (80022cc <HAL_UART_MspInit+0x1b8>)
 80021ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021b4:	613b      	str	r3, [r7, #16]
 80021b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021b8:	2300      	movs	r3, #0
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	4b43      	ldr	r3, [pc, #268]	@ (80022cc <HAL_UART_MspInit+0x1b8>)
 80021be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c0:	4a42      	ldr	r2, [pc, #264]	@ (80022cc <HAL_UART_MspInit+0x1b8>)
 80021c2:	f043 0308 	orr.w	r3, r3, #8
 80021c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80021c8:	4b40      	ldr	r3, [pc, #256]	@ (80022cc <HAL_UART_MspInit+0x1b8>)
 80021ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021cc:	f003 0308 	and.w	r3, r3, #8
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021d4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021da:	2302      	movs	r3, #2
 80021dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021de:	2300      	movs	r3, #0
 80021e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e2:	2303      	movs	r3, #3
 80021e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021e6:	2307      	movs	r3, #7
 80021e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021ea:	f107 031c 	add.w	r3, r7, #28
 80021ee:	4619      	mov	r1, r3
 80021f0:	4837      	ldr	r0, [pc, #220]	@ (80022d0 <HAL_UART_MspInit+0x1bc>)
 80021f2:	f000 fe07 	bl	8002e04 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80021f6:	4b38      	ldr	r3, [pc, #224]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 80021f8:	4a38      	ldr	r2, [pc, #224]	@ (80022dc <HAL_UART_MspInit+0x1c8>)
 80021fa:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80021fc:	4b36      	ldr	r3, [pc, #216]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 80021fe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002202:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002204:	4b34      	ldr	r3, [pc, #208]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 8002206:	2200      	movs	r2, #0
 8002208:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800220a:	4b33      	ldr	r3, [pc, #204]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 800220c:	2200      	movs	r2, #0
 800220e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002210:	4b31      	ldr	r3, [pc, #196]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 8002212:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002216:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002218:	4b2f      	ldr	r3, [pc, #188]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 800221a:	2200      	movs	r2, #0
 800221c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800221e:	4b2e      	ldr	r3, [pc, #184]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 8002220:	2200      	movs	r2, #0
 8002222:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002224:	4b2c      	ldr	r3, [pc, #176]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 8002226:	2200      	movs	r2, #0
 8002228:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800222a:	4b2b      	ldr	r3, [pc, #172]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 800222c:	2200      	movs	r2, #0
 800222e:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002230:	4b29      	ldr	r3, [pc, #164]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 8002232:	2200      	movs	r2, #0
 8002234:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002236:	4828      	ldr	r0, [pc, #160]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 8002238:	f000 f9c8 	bl	80025cc <HAL_DMA_Init>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <HAL_UART_MspInit+0x132>
      Error_Handler();
 8002242:	f7ff fb95 	bl	8001970 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a23      	ldr	r2, [pc, #140]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 800224a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800224c:	4a22      	ldr	r2, [pc, #136]	@ (80022d8 <HAL_UART_MspInit+0x1c4>)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 8002252:	4b23      	ldr	r3, [pc, #140]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 8002254:	4a23      	ldr	r2, [pc, #140]	@ (80022e4 <HAL_UART_MspInit+0x1d0>)
 8002256:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_7;
 8002258:	4b21      	ldr	r3, [pc, #132]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 800225a:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 800225e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002260:	4b1f      	ldr	r3, [pc, #124]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 8002262:	2240      	movs	r2, #64	@ 0x40
 8002264:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002266:	4b1e      	ldr	r3, [pc, #120]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 8002268:	2200      	movs	r2, #0
 800226a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800226c:	4b1c      	ldr	r3, [pc, #112]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 800226e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002272:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002274:	4b1a      	ldr	r3, [pc, #104]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 8002276:	2200      	movs	r2, #0
 8002278:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800227a:	4b19      	ldr	r3, [pc, #100]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 800227c:	2200      	movs	r2, #0
 800227e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002280:	4b17      	ldr	r3, [pc, #92]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 8002282:	2200      	movs	r2, #0
 8002284:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002286:	4b16      	ldr	r3, [pc, #88]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 8002288:	2200      	movs	r2, #0
 800228a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800228c:	4b14      	ldr	r3, [pc, #80]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 800228e:	2200      	movs	r2, #0
 8002290:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002292:	4813      	ldr	r0, [pc, #76]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 8002294:	f000 f99a 	bl	80025cc <HAL_DMA_Init>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <HAL_UART_MspInit+0x18e>
      Error_Handler();
 800229e:	f7ff fb67 	bl	8001970 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a0e      	ldr	r2, [pc, #56]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 80022a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80022a8:	4a0d      	ldr	r2, [pc, #52]	@ (80022e0 <HAL_UART_MspInit+0x1cc>)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80022ae:	2200      	movs	r2, #0
 80022b0:	2105      	movs	r1, #5
 80022b2:	2027      	movs	r0, #39	@ 0x27
 80022b4:	f000 f960 	bl	8002578 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80022b8:	2027      	movs	r0, #39	@ 0x27
 80022ba:	f000 f979 	bl	80025b0 <HAL_NVIC_EnableIRQ>
}
 80022be:	bf00      	nop
 80022c0:	3730      	adds	r7, #48	@ 0x30
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40004400 	.word	0x40004400
 80022cc:	40023800 	.word	0x40023800
 80022d0:	40020c00 	.word	0x40020c00
 80022d4:	40004800 	.word	0x40004800
 80022d8:	200005c8 	.word	0x200005c8
 80022dc:	40026028 	.word	0x40026028
 80022e0:	20000628 	.word	0x20000628
 80022e4:	40026070 	.word	0x40026070

080022e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002320 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80022ec:	f7ff fcde 	bl	8001cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022f0:	480c      	ldr	r0, [pc, #48]	@ (8002324 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022f2:	490d      	ldr	r1, [pc, #52]	@ (8002328 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022f4:	4a0d      	ldr	r2, [pc, #52]	@ (800232c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022f8:	e002      	b.n	8002300 <LoopCopyDataInit>

080022fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022fe:	3304      	adds	r3, #4

08002300 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002300:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002302:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002304:	d3f9      	bcc.n	80022fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002306:	4a0a      	ldr	r2, [pc, #40]	@ (8002330 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002308:	4c0a      	ldr	r4, [pc, #40]	@ (8002334 <LoopFillZerobss+0x22>)
  movs r3, #0
 800230a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800230c:	e001      	b.n	8002312 <LoopFillZerobss>

0800230e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800230e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002310:	3204      	adds	r2, #4

08002312 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002312:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002314:	d3fb      	bcc.n	800230e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002316:	f00a fca9 	bl	800cc6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800231a:	f7ff fa8b 	bl	8001834 <main>
  bx  lr    
 800231e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002320:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002324:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002328:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 800232c:	0800ce3c 	.word	0x0800ce3c
  ldr r2, =_sbss
 8002330:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002334:	2000512c 	.word	0x2000512c

08002338 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002338:	e7fe      	b.n	8002338 <ADC_IRQHandler>
	...

0800233c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002340:	4b0e      	ldr	r3, [pc, #56]	@ (800237c <HAL_Init+0x40>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a0d      	ldr	r2, [pc, #52]	@ (800237c <HAL_Init+0x40>)
 8002346:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800234a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800234c:	4b0b      	ldr	r3, [pc, #44]	@ (800237c <HAL_Init+0x40>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a0a      	ldr	r2, [pc, #40]	@ (800237c <HAL_Init+0x40>)
 8002352:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002356:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002358:	4b08      	ldr	r3, [pc, #32]	@ (800237c <HAL_Init+0x40>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a07      	ldr	r2, [pc, #28]	@ (800237c <HAL_Init+0x40>)
 800235e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002362:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002364:	2003      	movs	r0, #3
 8002366:	f000 f8fc 	bl	8002562 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800236a:	200f      	movs	r0, #15
 800236c:	f7ff fb32 	bl	80019d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002370:	f7ff fb04 	bl	800197c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40023c00 	.word	0x40023c00

08002380 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002384:	4b06      	ldr	r3, [pc, #24]	@ (80023a0 <HAL_IncTick+0x20>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	461a      	mov	r2, r3
 800238a:	4b06      	ldr	r3, [pc, #24]	@ (80023a4 <HAL_IncTick+0x24>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4413      	add	r3, r2
 8002390:	4a04      	ldr	r2, [pc, #16]	@ (80023a4 <HAL_IncTick+0x24>)
 8002392:	6013      	str	r3, [r2, #0]
}
 8002394:	bf00      	nop
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	20000008 	.word	0x20000008
 80023a4:	20000688 	.word	0x20000688

080023a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  return uwTick;
 80023ac:	4b03      	ldr	r3, [pc, #12]	@ (80023bc <HAL_GetTick+0x14>)
 80023ae:	681b      	ldr	r3, [r3, #0]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	20000688 	.word	0x20000688

080023c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023c8:	f7ff ffee 	bl	80023a8 <HAL_GetTick>
 80023cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023d8:	d005      	beq.n	80023e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023da:	4b0a      	ldr	r3, [pc, #40]	@ (8002404 <HAL_Delay+0x44>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	461a      	mov	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	4413      	add	r3, r2
 80023e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023e6:	bf00      	nop
 80023e8:	f7ff ffde 	bl	80023a8 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d8f7      	bhi.n	80023e8 <HAL_Delay+0x28>
  {
  }
}
 80023f8:	bf00      	nop
 80023fa:	bf00      	nop
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000008 	.word	0x20000008

08002408 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f003 0307 	and.w	r3, r3, #7
 8002416:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002418:	4b0c      	ldr	r3, [pc, #48]	@ (800244c <__NVIC_SetPriorityGrouping+0x44>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800241e:	68ba      	ldr	r2, [r7, #8]
 8002420:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002424:	4013      	ands	r3, r2
 8002426:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002430:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002434:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002438:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800243a:	4a04      	ldr	r2, [pc, #16]	@ (800244c <__NVIC_SetPriorityGrouping+0x44>)
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	60d3      	str	r3, [r2, #12]
}
 8002440:	bf00      	nop
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	e000ed00 	.word	0xe000ed00

08002450 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002454:	4b04      	ldr	r3, [pc, #16]	@ (8002468 <__NVIC_GetPriorityGrouping+0x18>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	0a1b      	lsrs	r3, r3, #8
 800245a:	f003 0307 	and.w	r3, r3, #7
}
 800245e:	4618      	mov	r0, r3
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	e000ed00 	.word	0xe000ed00

0800246c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	4603      	mov	r3, r0
 8002474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247a:	2b00      	cmp	r3, #0
 800247c:	db0b      	blt.n	8002496 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800247e:	79fb      	ldrb	r3, [r7, #7]
 8002480:	f003 021f 	and.w	r2, r3, #31
 8002484:	4907      	ldr	r1, [pc, #28]	@ (80024a4 <__NVIC_EnableIRQ+0x38>)
 8002486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248a:	095b      	lsrs	r3, r3, #5
 800248c:	2001      	movs	r0, #1
 800248e:	fa00 f202 	lsl.w	r2, r0, r2
 8002492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002496:	bf00      	nop
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	e000e100 	.word	0xe000e100

080024a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	6039      	str	r1, [r7, #0]
 80024b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	db0a      	blt.n	80024d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	b2da      	uxtb	r2, r3
 80024c0:	490c      	ldr	r1, [pc, #48]	@ (80024f4 <__NVIC_SetPriority+0x4c>)
 80024c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c6:	0112      	lsls	r2, r2, #4
 80024c8:	b2d2      	uxtb	r2, r2
 80024ca:	440b      	add	r3, r1
 80024cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d0:	e00a      	b.n	80024e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	b2da      	uxtb	r2, r3
 80024d6:	4908      	ldr	r1, [pc, #32]	@ (80024f8 <__NVIC_SetPriority+0x50>)
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	f003 030f 	and.w	r3, r3, #15
 80024de:	3b04      	subs	r3, #4
 80024e0:	0112      	lsls	r2, r2, #4
 80024e2:	b2d2      	uxtb	r2, r2
 80024e4:	440b      	add	r3, r1
 80024e6:	761a      	strb	r2, [r3, #24]
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr
 80024f4:	e000e100 	.word	0xe000e100
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b089      	sub	sp, #36	@ 0x24
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	f1c3 0307 	rsb	r3, r3, #7
 8002516:	2b04      	cmp	r3, #4
 8002518:	bf28      	it	cs
 800251a:	2304      	movcs	r3, #4
 800251c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	3304      	adds	r3, #4
 8002522:	2b06      	cmp	r3, #6
 8002524:	d902      	bls.n	800252c <NVIC_EncodePriority+0x30>
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	3b03      	subs	r3, #3
 800252a:	e000      	b.n	800252e <NVIC_EncodePriority+0x32>
 800252c:	2300      	movs	r3, #0
 800252e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002530:	f04f 32ff 	mov.w	r2, #4294967295
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	fa02 f303 	lsl.w	r3, r2, r3
 800253a:	43da      	mvns	r2, r3
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	401a      	ands	r2, r3
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002544:	f04f 31ff 	mov.w	r1, #4294967295
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	fa01 f303 	lsl.w	r3, r1, r3
 800254e:	43d9      	mvns	r1, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002554:	4313      	orrs	r3, r2
         );
}
 8002556:	4618      	mov	r0, r3
 8002558:	3724      	adds	r7, #36	@ 0x24
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002562:	b580      	push	{r7, lr}
 8002564:	b082      	sub	sp, #8
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f7ff ff4c 	bl	8002408 <__NVIC_SetPriorityGrouping>
}
 8002570:	bf00      	nop
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002578:	b580      	push	{r7, lr}
 800257a:	b086      	sub	sp, #24
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	60b9      	str	r1, [r7, #8]
 8002582:	607a      	str	r2, [r7, #4]
 8002584:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002586:	2300      	movs	r3, #0
 8002588:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800258a:	f7ff ff61 	bl	8002450 <__NVIC_GetPriorityGrouping>
 800258e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	68b9      	ldr	r1, [r7, #8]
 8002594:	6978      	ldr	r0, [r7, #20]
 8002596:	f7ff ffb1 	bl	80024fc <NVIC_EncodePriority>
 800259a:	4602      	mov	r2, r0
 800259c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025a0:	4611      	mov	r1, r2
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7ff ff80 	bl	80024a8 <__NVIC_SetPriority>
}
 80025a8:	bf00      	nop
 80025aa:	3718      	adds	r7, #24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025be:	4618      	mov	r0, r3
 80025c0:	f7ff ff54 	bl	800246c <__NVIC_EnableIRQ>
}
 80025c4:	bf00      	nop
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b086      	sub	sp, #24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80025d8:	f7ff fee6 	bl	80023a8 <HAL_GetTick>
 80025dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e099      	b.n	800271c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2202      	movs	r2, #2
 80025ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 0201 	bic.w	r2, r2, #1
 8002606:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002608:	e00f      	b.n	800262a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800260a:	f7ff fecd 	bl	80023a8 <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	2b05      	cmp	r3, #5
 8002616:	d908      	bls.n	800262a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2220      	movs	r2, #32
 800261c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2203      	movs	r2, #3
 8002622:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e078      	b.n	800271c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	2b00      	cmp	r3, #0
 8002636:	d1e8      	bne.n	800260a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	4b38      	ldr	r3, [pc, #224]	@ (8002724 <HAL_DMA_Init+0x158>)
 8002644:	4013      	ands	r3, r2
 8002646:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002656:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002662:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	699b      	ldr	r3, [r3, #24]
 8002668:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800266e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a1b      	ldr	r3, [r3, #32]
 8002674:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002676:	697a      	ldr	r2, [r7, #20]
 8002678:	4313      	orrs	r3, r2
 800267a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002680:	2b04      	cmp	r3, #4
 8002682:	d107      	bne.n	8002694 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268c:	4313      	orrs	r3, r2
 800268e:	697a      	ldr	r2, [r7, #20]
 8002690:	4313      	orrs	r3, r2
 8002692:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	697a      	ldr	r2, [r7, #20]
 800269a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	695b      	ldr	r3, [r3, #20]
 80026a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	f023 0307 	bic.w	r3, r3, #7
 80026aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ba:	2b04      	cmp	r3, #4
 80026bc:	d117      	bne.n	80026ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00e      	beq.n	80026ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f000 fb1b 	bl	8002d0c <DMA_CheckFifoParam>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d008      	beq.n	80026ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2240      	movs	r2, #64	@ 0x40
 80026e0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2201      	movs	r2, #1
 80026e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80026ea:	2301      	movs	r3, #1
 80026ec:	e016      	b.n	800271c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 fad2 	bl	8002ca0 <DMA_CalcBaseAndBitshift>
 80026fc:	4603      	mov	r3, r0
 80026fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002704:	223f      	movs	r2, #63	@ 0x3f
 8002706:	409a      	lsls	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	f010803f 	.word	0xf010803f

08002728 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
 8002734:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002736:	2300      	movs	r3, #0
 8002738:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002746:	2b01      	cmp	r3, #1
 8002748:	d101      	bne.n	800274e <HAL_DMA_Start_IT+0x26>
 800274a:	2302      	movs	r3, #2
 800274c:	e040      	b.n	80027d0 <HAL_DMA_Start_IT+0xa8>
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2201      	movs	r2, #1
 8002752:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b01      	cmp	r3, #1
 8002760:	d12f      	bne.n	80027c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2202      	movs	r2, #2
 8002766:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	68b9      	ldr	r1, [r7, #8]
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 fa64 	bl	8002c44 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002780:	223f      	movs	r2, #63	@ 0x3f
 8002782:	409a      	lsls	r2, r3
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f042 0216 	orr.w	r2, r2, #22
 8002796:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279c:	2b00      	cmp	r3, #0
 800279e:	d007      	beq.n	80027b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f042 0208 	orr.w	r2, r2, #8
 80027ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f042 0201 	orr.w	r2, r2, #1
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	e005      	b.n	80027ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80027ca:	2302      	movs	r3, #2
 80027cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80027ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3718      	adds	r7, #24
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027e6:	f7ff fddf 	bl	80023a8 <HAL_GetTick>
 80027ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d008      	beq.n	800280a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2280      	movs	r2, #128	@ 0x80
 80027fc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e052      	b.n	80028b0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f022 0216 	bic.w	r2, r2, #22
 8002818:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	695a      	ldr	r2, [r3, #20]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002828:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282e:	2b00      	cmp	r3, #0
 8002830:	d103      	bne.n	800283a <HAL_DMA_Abort+0x62>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002836:	2b00      	cmp	r3, #0
 8002838:	d007      	beq.n	800284a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 0208 	bic.w	r2, r2, #8
 8002848:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f022 0201 	bic.w	r2, r2, #1
 8002858:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800285a:	e013      	b.n	8002884 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800285c:	f7ff fda4 	bl	80023a8 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b05      	cmp	r3, #5
 8002868:	d90c      	bls.n	8002884 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2220      	movs	r2, #32
 800286e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2203      	movs	r2, #3
 8002874:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e015      	b.n	80028b0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1e4      	bne.n	800285c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002896:	223f      	movs	r2, #63	@ 0x3f
 8002898:	409a      	lsls	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2201      	movs	r2, #1
 80028a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3710      	adds	r7, #16
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d004      	beq.n	80028d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2280      	movs	r2, #128	@ 0x80
 80028d0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e00c      	b.n	80028f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2205      	movs	r2, #5
 80028da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 0201 	bic.w	r2, r2, #1
 80028ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002904:	2300      	movs	r3, #0
 8002906:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002908:	4b8e      	ldr	r3, [pc, #568]	@ (8002b44 <HAL_DMA_IRQHandler+0x248>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a8e      	ldr	r2, [pc, #568]	@ (8002b48 <HAL_DMA_IRQHandler+0x24c>)
 800290e:	fba2 2303 	umull	r2, r3, r2, r3
 8002912:	0a9b      	lsrs	r3, r3, #10
 8002914:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002926:	2208      	movs	r2, #8
 8002928:	409a      	lsls	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	4013      	ands	r3, r2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d01a      	beq.n	8002968 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	2b00      	cmp	r3, #0
 800293e:	d013      	beq.n	8002968 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 0204 	bic.w	r2, r2, #4
 800294e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002954:	2208      	movs	r2, #8
 8002956:	409a      	lsls	r2, r3
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002960:	f043 0201 	orr.w	r2, r3, #1
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800296c:	2201      	movs	r2, #1
 800296e:	409a      	lsls	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	4013      	ands	r3, r2
 8002974:	2b00      	cmp	r3, #0
 8002976:	d012      	beq.n	800299e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00b      	beq.n	800299e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800298a:	2201      	movs	r2, #1
 800298c:	409a      	lsls	r2, r3
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002996:	f043 0202 	orr.w	r2, r3, #2
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a2:	2204      	movs	r2, #4
 80029a4:	409a      	lsls	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	4013      	ands	r3, r2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d012      	beq.n	80029d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00b      	beq.n	80029d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c0:	2204      	movs	r2, #4
 80029c2:	409a      	lsls	r2, r3
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029cc:	f043 0204 	orr.w	r2, r3, #4
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d8:	2210      	movs	r2, #16
 80029da:	409a      	lsls	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4013      	ands	r3, r2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d043      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d03c      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029f6:	2210      	movs	r2, #16
 80029f8:	409a      	lsls	r2, r3
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d018      	beq.n	8002a3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d108      	bne.n	8002a2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d024      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	4798      	blx	r3
 8002a2a:	e01f      	b.n	8002a6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d01b      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	4798      	blx	r3
 8002a3c:	e016      	b.n	8002a6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d107      	bne.n	8002a5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0208 	bic.w	r2, r2, #8
 8002a5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d003      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a70:	2220      	movs	r2, #32
 8002a72:	409a      	lsls	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4013      	ands	r3, r2
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	f000 808f 	beq.w	8002b9c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0310 	and.w	r3, r3, #16
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f000 8087 	beq.w	8002b9c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a92:	2220      	movs	r2, #32
 8002a94:	409a      	lsls	r2, r3
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b05      	cmp	r3, #5
 8002aa4:	d136      	bne.n	8002b14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f022 0216 	bic.w	r2, r2, #22
 8002ab4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	695a      	ldr	r2, [r3, #20]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ac4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d103      	bne.n	8002ad6 <HAL_DMA_IRQHandler+0x1da>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d007      	beq.n	8002ae6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0208 	bic.w	r2, r2, #8
 8002ae4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aea:	223f      	movs	r2, #63	@ 0x3f
 8002aec:	409a      	lsls	r2, r3
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2201      	movs	r2, #1
 8002af6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d07e      	beq.n	8002c08 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	4798      	blx	r3
        }
        return;
 8002b12:	e079      	b.n	8002c08 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d01d      	beq.n	8002b5e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d10d      	bne.n	8002b4c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d031      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	4798      	blx	r3
 8002b40:	e02c      	b.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
 8002b42:	bf00      	nop
 8002b44:	20000000 	.word	0x20000000
 8002b48:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d023      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	4798      	blx	r3
 8002b5c:	e01e      	b.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10f      	bne.n	8002b8c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f022 0210 	bic.w	r2, r2, #16
 8002b7a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d032      	beq.n	8002c0a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba8:	f003 0301 	and.w	r3, r3, #1
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d022      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2205      	movs	r2, #5
 8002bb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f022 0201 	bic.w	r2, r2, #1
 8002bc6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	60bb      	str	r3, [r7, #8]
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d307      	bcc.n	8002be4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1f2      	bne.n	8002bc8 <HAL_DMA_IRQHandler+0x2cc>
 8002be2:	e000      	b.n	8002be6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002be4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d005      	beq.n	8002c0a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	4798      	blx	r3
 8002c06:	e000      	b.n	8002c0a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c08:	bf00      	nop
    }
  }
}
 8002c0a:	3718      	adds	r7, #24
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c1e:	b2db      	uxtb	r3, r3
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b085      	sub	sp, #20
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]
 8002c50:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002c60:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	2b40      	cmp	r3, #64	@ 0x40
 8002c70:	d108      	bne.n	8002c84 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68ba      	ldr	r2, [r7, #8]
 8002c80:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c82:	e007      	b.n	8002c94 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68ba      	ldr	r2, [r7, #8]
 8002c8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	60da      	str	r2, [r3, #12]
}
 8002c94:	bf00      	nop
 8002c96:	3714      	adds	r7, #20
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b085      	sub	sp, #20
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	3b10      	subs	r3, #16
 8002cb0:	4a14      	ldr	r2, [pc, #80]	@ (8002d04 <DMA_CalcBaseAndBitshift+0x64>)
 8002cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb6:	091b      	lsrs	r3, r3, #4
 8002cb8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002cba:	4a13      	ldr	r2, [pc, #76]	@ (8002d08 <DMA_CalcBaseAndBitshift+0x68>)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2b03      	cmp	r3, #3
 8002ccc:	d909      	bls.n	8002ce2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002cd6:	f023 0303 	bic.w	r3, r3, #3
 8002cda:	1d1a      	adds	r2, r3, #4
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	659a      	str	r2, [r3, #88]	@ 0x58
 8002ce0:	e007      	b.n	8002cf2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002cea:	f023 0303 	bic.w	r3, r3, #3
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3714      	adds	r7, #20
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	aaaaaaab 	.word	0xaaaaaaab
 8002d08:	0800ce24 	.word	0x0800ce24

08002d0c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d14:	2300      	movs	r3, #0
 8002d16:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d1c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d11f      	bne.n	8002d66 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	2b03      	cmp	r3, #3
 8002d2a:	d856      	bhi.n	8002dda <DMA_CheckFifoParam+0xce>
 8002d2c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d34 <DMA_CheckFifoParam+0x28>)
 8002d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d32:	bf00      	nop
 8002d34:	08002d45 	.word	0x08002d45
 8002d38:	08002d57 	.word	0x08002d57
 8002d3c:	08002d45 	.word	0x08002d45
 8002d40:	08002ddb 	.word	0x08002ddb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d046      	beq.n	8002dde <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d54:	e043      	b.n	8002dde <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d5a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d5e:	d140      	bne.n	8002de2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d64:	e03d      	b.n	8002de2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d6e:	d121      	bne.n	8002db4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	2b03      	cmp	r3, #3
 8002d74:	d837      	bhi.n	8002de6 <DMA_CheckFifoParam+0xda>
 8002d76:	a201      	add	r2, pc, #4	@ (adr r2, 8002d7c <DMA_CheckFifoParam+0x70>)
 8002d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d7c:	08002d8d 	.word	0x08002d8d
 8002d80:	08002d93 	.word	0x08002d93
 8002d84:	08002d8d 	.word	0x08002d8d
 8002d88:	08002da5 	.word	0x08002da5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d90:	e030      	b.n	8002df4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d96:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d025      	beq.n	8002dea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002da2:	e022      	b.n	8002dea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002dac:	d11f      	bne.n	8002dee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002db2:	e01c      	b.n	8002dee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d903      	bls.n	8002dc2 <DMA_CheckFifoParam+0xb6>
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	2b03      	cmp	r3, #3
 8002dbe:	d003      	beq.n	8002dc8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002dc0:	e018      	b.n	8002df4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	73fb      	strb	r3, [r7, #15]
      break;
 8002dc6:	e015      	b.n	8002df4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d00e      	beq.n	8002df2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	73fb      	strb	r3, [r7, #15]
      break;
 8002dd8:	e00b      	b.n	8002df2 <DMA_CheckFifoParam+0xe6>
      break;
 8002dda:	bf00      	nop
 8002ddc:	e00a      	b.n	8002df4 <DMA_CheckFifoParam+0xe8>
      break;
 8002dde:	bf00      	nop
 8002de0:	e008      	b.n	8002df4 <DMA_CheckFifoParam+0xe8>
      break;
 8002de2:	bf00      	nop
 8002de4:	e006      	b.n	8002df4 <DMA_CheckFifoParam+0xe8>
      break;
 8002de6:	bf00      	nop
 8002de8:	e004      	b.n	8002df4 <DMA_CheckFifoParam+0xe8>
      break;
 8002dea:	bf00      	nop
 8002dec:	e002      	b.n	8002df4 <DMA_CheckFifoParam+0xe8>
      break;   
 8002dee:	bf00      	nop
 8002df0:	e000      	b.n	8002df4 <DMA_CheckFifoParam+0xe8>
      break;
 8002df2:	bf00      	nop
    }
  } 
  
  return status; 
 8002df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop

08002e04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b089      	sub	sp, #36	@ 0x24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e12:	2300      	movs	r3, #0
 8002e14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e16:	2300      	movs	r3, #0
 8002e18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	61fb      	str	r3, [r7, #28]
 8002e1e:	e16b      	b.n	80030f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e20:	2201      	movs	r2, #1
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	fa02 f303 	lsl.w	r3, r2, r3
 8002e28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	697a      	ldr	r2, [r7, #20]
 8002e30:	4013      	ands	r3, r2
 8002e32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e34:	693a      	ldr	r2, [r7, #16]
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	f040 815a 	bne.w	80030f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f003 0303 	and.w	r3, r3, #3
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d005      	beq.n	8002e56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d130      	bne.n	8002eb8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	2203      	movs	r2, #3
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	43db      	mvns	r3, r3
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	68da      	ldr	r2, [r3, #12]
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	fa02 f303 	lsl.w	r3, r2, r3
 8002e94:	43db      	mvns	r3, r3
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	4013      	ands	r3, r2
 8002e9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	091b      	lsrs	r3, r3, #4
 8002ea2:	f003 0201 	and.w	r2, r3, #1
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f003 0303 	and.w	r3, r3, #3
 8002ec0:	2b03      	cmp	r3, #3
 8002ec2:	d017      	beq.n	8002ef4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	2203      	movs	r2, #3
 8002ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	69ba      	ldr	r2, [r7, #24]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	689a      	ldr	r2, [r3, #8]
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f003 0303 	and.w	r3, r3, #3
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d123      	bne.n	8002f48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	08da      	lsrs	r2, r3, #3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3208      	adds	r2, #8
 8002f08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	f003 0307 	and.w	r3, r3, #7
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	220f      	movs	r2, #15
 8002f18:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1c:	43db      	mvns	r3, r3
 8002f1e:	69ba      	ldr	r2, [r7, #24]
 8002f20:	4013      	ands	r3, r2
 8002f22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	691a      	ldr	r2, [r3, #16]
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	08da      	lsrs	r2, r3, #3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	3208      	adds	r2, #8
 8002f42:	69b9      	ldr	r1, [r7, #24]
 8002f44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	2203      	movs	r2, #3
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f003 0203 	and.w	r2, r3, #3
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	f000 80b4 	beq.w	80030f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60fb      	str	r3, [r7, #12]
 8002f8e:	4b60      	ldr	r3, [pc, #384]	@ (8003110 <HAL_GPIO_Init+0x30c>)
 8002f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f92:	4a5f      	ldr	r2, [pc, #380]	@ (8003110 <HAL_GPIO_Init+0x30c>)
 8002f94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f98:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f9a:	4b5d      	ldr	r3, [pc, #372]	@ (8003110 <HAL_GPIO_Init+0x30c>)
 8002f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fa2:	60fb      	str	r3, [r7, #12]
 8002fa4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002fa6:	4a5b      	ldr	r2, [pc, #364]	@ (8003114 <HAL_GPIO_Init+0x310>)
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	089b      	lsrs	r3, r3, #2
 8002fac:	3302      	adds	r3, #2
 8002fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	f003 0303 	and.w	r3, r3, #3
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	220f      	movs	r2, #15
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	43db      	mvns	r3, r3
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a52      	ldr	r2, [pc, #328]	@ (8003118 <HAL_GPIO_Init+0x314>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d02b      	beq.n	800302a <HAL_GPIO_Init+0x226>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a51      	ldr	r2, [pc, #324]	@ (800311c <HAL_GPIO_Init+0x318>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d025      	beq.n	8003026 <HAL_GPIO_Init+0x222>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a50      	ldr	r2, [pc, #320]	@ (8003120 <HAL_GPIO_Init+0x31c>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d01f      	beq.n	8003022 <HAL_GPIO_Init+0x21e>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a4f      	ldr	r2, [pc, #316]	@ (8003124 <HAL_GPIO_Init+0x320>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d019      	beq.n	800301e <HAL_GPIO_Init+0x21a>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a4e      	ldr	r2, [pc, #312]	@ (8003128 <HAL_GPIO_Init+0x324>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d013      	beq.n	800301a <HAL_GPIO_Init+0x216>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a4d      	ldr	r2, [pc, #308]	@ (800312c <HAL_GPIO_Init+0x328>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d00d      	beq.n	8003016 <HAL_GPIO_Init+0x212>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a4c      	ldr	r2, [pc, #304]	@ (8003130 <HAL_GPIO_Init+0x32c>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d007      	beq.n	8003012 <HAL_GPIO_Init+0x20e>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a4b      	ldr	r2, [pc, #300]	@ (8003134 <HAL_GPIO_Init+0x330>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d101      	bne.n	800300e <HAL_GPIO_Init+0x20a>
 800300a:	2307      	movs	r3, #7
 800300c:	e00e      	b.n	800302c <HAL_GPIO_Init+0x228>
 800300e:	2308      	movs	r3, #8
 8003010:	e00c      	b.n	800302c <HAL_GPIO_Init+0x228>
 8003012:	2306      	movs	r3, #6
 8003014:	e00a      	b.n	800302c <HAL_GPIO_Init+0x228>
 8003016:	2305      	movs	r3, #5
 8003018:	e008      	b.n	800302c <HAL_GPIO_Init+0x228>
 800301a:	2304      	movs	r3, #4
 800301c:	e006      	b.n	800302c <HAL_GPIO_Init+0x228>
 800301e:	2303      	movs	r3, #3
 8003020:	e004      	b.n	800302c <HAL_GPIO_Init+0x228>
 8003022:	2302      	movs	r3, #2
 8003024:	e002      	b.n	800302c <HAL_GPIO_Init+0x228>
 8003026:	2301      	movs	r3, #1
 8003028:	e000      	b.n	800302c <HAL_GPIO_Init+0x228>
 800302a:	2300      	movs	r3, #0
 800302c:	69fa      	ldr	r2, [r7, #28]
 800302e:	f002 0203 	and.w	r2, r2, #3
 8003032:	0092      	lsls	r2, r2, #2
 8003034:	4093      	lsls	r3, r2
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4313      	orrs	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800303c:	4935      	ldr	r1, [pc, #212]	@ (8003114 <HAL_GPIO_Init+0x310>)
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	089b      	lsrs	r3, r3, #2
 8003042:	3302      	adds	r3, #2
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800304a:	4b3b      	ldr	r3, [pc, #236]	@ (8003138 <HAL_GPIO_Init+0x334>)
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	43db      	mvns	r3, r3
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	4013      	ands	r3, r2
 8003058:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	4313      	orrs	r3, r2
 800306c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800306e:	4a32      	ldr	r2, [pc, #200]	@ (8003138 <HAL_GPIO_Init+0x334>)
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003074:	4b30      	ldr	r3, [pc, #192]	@ (8003138 <HAL_GPIO_Init+0x334>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	43db      	mvns	r3, r3
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	4013      	ands	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d003      	beq.n	8003098 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	4313      	orrs	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003098:	4a27      	ldr	r2, [pc, #156]	@ (8003138 <HAL_GPIO_Init+0x334>)
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800309e:	4b26      	ldr	r3, [pc, #152]	@ (8003138 <HAL_GPIO_Init+0x334>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	43db      	mvns	r3, r3
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	4013      	ands	r3, r2
 80030ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	4313      	orrs	r3, r2
 80030c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030c2:	4a1d      	ldr	r2, [pc, #116]	@ (8003138 <HAL_GPIO_Init+0x334>)
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003138 <HAL_GPIO_Init+0x334>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	43db      	mvns	r3, r3
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	4013      	ands	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d003      	beq.n	80030ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030ec:	4a12      	ldr	r2, [pc, #72]	@ (8003138 <HAL_GPIO_Init+0x334>)
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	3301      	adds	r3, #1
 80030f6:	61fb      	str	r3, [r7, #28]
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	2b0f      	cmp	r3, #15
 80030fc:	f67f ae90 	bls.w	8002e20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003100:	bf00      	nop
 8003102:	bf00      	nop
 8003104:	3724      	adds	r7, #36	@ 0x24
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	40023800 	.word	0x40023800
 8003114:	40013800 	.word	0x40013800
 8003118:	40020000 	.word	0x40020000
 800311c:	40020400 	.word	0x40020400
 8003120:	40020800 	.word	0x40020800
 8003124:	40020c00 	.word	0x40020c00
 8003128:	40021000 	.word	0x40021000
 800312c:	40021400 	.word	0x40021400
 8003130:	40021800 	.word	0x40021800
 8003134:	40021c00 	.word	0x40021c00
 8003138:	40013c00 	.word	0x40013c00

0800313c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	460b      	mov	r3, r1
 8003146:	807b      	strh	r3, [r7, #2]
 8003148:	4613      	mov	r3, r2
 800314a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800314c:	787b      	ldrb	r3, [r7, #1]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d003      	beq.n	800315a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003152:	887a      	ldrh	r2, [r7, #2]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003158:	e003      	b.n	8003162 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800315a:	887b      	ldrh	r3, [r7, #2]
 800315c:	041a      	lsls	r2, r3, #16
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	619a      	str	r2, [r3, #24]
}
 8003162:	bf00      	nop
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr
	...

08003170 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	4603      	mov	r3, r0
 8003178:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800317a:	4b08      	ldr	r3, [pc, #32]	@ (800319c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800317c:	695a      	ldr	r2, [r3, #20]
 800317e:	88fb      	ldrh	r3, [r7, #6]
 8003180:	4013      	ands	r3, r2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d006      	beq.n	8003194 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003186:	4a05      	ldr	r2, [pc, #20]	@ (800319c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003188:	88fb      	ldrh	r3, [r7, #6]
 800318a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800318c:	88fb      	ldrh	r3, [r7, #6]
 800318e:	4618      	mov	r0, r3
 8003190:	f7fd faf0 	bl	8000774 <HAL_GPIO_EXTI_Callback>
  }
}
 8003194:	bf00      	nop
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40013c00 	.word	0x40013c00

080031a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d101      	bne.n	80031b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e12b      	b.n	800340a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d106      	bne.n	80031cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7fe f9ae 	bl	8001528 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2224      	movs	r2, #36	@ 0x24
 80031d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0201 	bic.w	r2, r2, #1
 80031e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003202:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003204:	f002 feaa 	bl	8005f5c <HAL_RCC_GetPCLK1Freq>
 8003208:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	4a81      	ldr	r2, [pc, #516]	@ (8003414 <HAL_I2C_Init+0x274>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d807      	bhi.n	8003224 <HAL_I2C_Init+0x84>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	4a80      	ldr	r2, [pc, #512]	@ (8003418 <HAL_I2C_Init+0x278>)
 8003218:	4293      	cmp	r3, r2
 800321a:	bf94      	ite	ls
 800321c:	2301      	movls	r3, #1
 800321e:	2300      	movhi	r3, #0
 8003220:	b2db      	uxtb	r3, r3
 8003222:	e006      	b.n	8003232 <HAL_I2C_Init+0x92>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	4a7d      	ldr	r2, [pc, #500]	@ (800341c <HAL_I2C_Init+0x27c>)
 8003228:	4293      	cmp	r3, r2
 800322a:	bf94      	ite	ls
 800322c:	2301      	movls	r3, #1
 800322e:	2300      	movhi	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e0e7      	b.n	800340a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	4a78      	ldr	r2, [pc, #480]	@ (8003420 <HAL_I2C_Init+0x280>)
 800323e:	fba2 2303 	umull	r2, r3, r2, r3
 8003242:	0c9b      	lsrs	r3, r3, #18
 8003244:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	430a      	orrs	r2, r1
 8003258:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	4a6a      	ldr	r2, [pc, #424]	@ (8003414 <HAL_I2C_Init+0x274>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d802      	bhi.n	8003274 <HAL_I2C_Init+0xd4>
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	3301      	adds	r3, #1
 8003272:	e009      	b.n	8003288 <HAL_I2C_Init+0xe8>
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800327a:	fb02 f303 	mul.w	r3, r2, r3
 800327e:	4a69      	ldr	r2, [pc, #420]	@ (8003424 <HAL_I2C_Init+0x284>)
 8003280:	fba2 2303 	umull	r2, r3, r2, r3
 8003284:	099b      	lsrs	r3, r3, #6
 8003286:	3301      	adds	r3, #1
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	6812      	ldr	r2, [r2, #0]
 800328c:	430b      	orrs	r3, r1
 800328e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800329a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	495c      	ldr	r1, [pc, #368]	@ (8003414 <HAL_I2C_Init+0x274>)
 80032a4:	428b      	cmp	r3, r1
 80032a6:	d819      	bhi.n	80032dc <HAL_I2C_Init+0x13c>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	1e59      	subs	r1, r3, #1
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80032b6:	1c59      	adds	r1, r3, #1
 80032b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80032bc:	400b      	ands	r3, r1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00a      	beq.n	80032d8 <HAL_I2C_Init+0x138>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	1e59      	subs	r1, r3, #1
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80032d0:	3301      	adds	r3, #1
 80032d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d6:	e051      	b.n	800337c <HAL_I2C_Init+0x1dc>
 80032d8:	2304      	movs	r3, #4
 80032da:	e04f      	b.n	800337c <HAL_I2C_Init+0x1dc>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d111      	bne.n	8003308 <HAL_I2C_Init+0x168>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	1e58      	subs	r0, r3, #1
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6859      	ldr	r1, [r3, #4]
 80032ec:	460b      	mov	r3, r1
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	440b      	add	r3, r1
 80032f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032f6:	3301      	adds	r3, #1
 80032f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bf0c      	ite	eq
 8003300:	2301      	moveq	r3, #1
 8003302:	2300      	movne	r3, #0
 8003304:	b2db      	uxtb	r3, r3
 8003306:	e012      	b.n	800332e <HAL_I2C_Init+0x18e>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	1e58      	subs	r0, r3, #1
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6859      	ldr	r1, [r3, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	440b      	add	r3, r1
 8003316:	0099      	lsls	r1, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	fbb0 f3f3 	udiv	r3, r0, r3
 800331e:	3301      	adds	r3, #1
 8003320:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003324:	2b00      	cmp	r3, #0
 8003326:	bf0c      	ite	eq
 8003328:	2301      	moveq	r3, #1
 800332a:	2300      	movne	r3, #0
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <HAL_I2C_Init+0x196>
 8003332:	2301      	movs	r3, #1
 8003334:	e022      	b.n	800337c <HAL_I2C_Init+0x1dc>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10e      	bne.n	800335c <HAL_I2C_Init+0x1bc>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	1e58      	subs	r0, r3, #1
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6859      	ldr	r1, [r3, #4]
 8003346:	460b      	mov	r3, r1
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	440b      	add	r3, r1
 800334c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003350:	3301      	adds	r3, #1
 8003352:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003356:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800335a:	e00f      	b.n	800337c <HAL_I2C_Init+0x1dc>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	1e58      	subs	r0, r3, #1
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6859      	ldr	r1, [r3, #4]
 8003364:	460b      	mov	r3, r1
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	440b      	add	r3, r1
 800336a:	0099      	lsls	r1, r3, #2
 800336c:	440b      	add	r3, r1
 800336e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003372:	3301      	adds	r3, #1
 8003374:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003378:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	6809      	ldr	r1, [r1, #0]
 8003380:	4313      	orrs	r3, r2
 8003382:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	69da      	ldr	r2, [r3, #28]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	431a      	orrs	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80033aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	6911      	ldr	r1, [r2, #16]
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	68d2      	ldr	r2, [r2, #12]
 80033b6:	4311      	orrs	r1, r2
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	6812      	ldr	r2, [r2, #0]
 80033bc:	430b      	orrs	r3, r1
 80033be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	695a      	ldr	r2, [r3, #20]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	699b      	ldr	r3, [r3, #24]
 80033d2:	431a      	orrs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f042 0201 	orr.w	r2, r2, #1
 80033ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2220      	movs	r2, #32
 80033f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	000186a0 	.word	0x000186a0
 8003418:	001e847f 	.word	0x001e847f
 800341c:	003d08ff 	.word	0x003d08ff
 8003420:	431bde83 	.word	0x431bde83
 8003424:	10624dd3 	.word	0x10624dd3

08003428 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	695b      	ldr	r3, [r3, #20]
 8003436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800343a:	2b80      	cmp	r3, #128	@ 0x80
 800343c:	d103      	bne.n	8003446 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2200      	movs	r2, #0
 8003444:	611a      	str	r2, [r3, #16]
  }
}
 8003446:	bf00      	nop
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
	...

08003454 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b088      	sub	sp, #32
 8003458:	af02      	add	r7, sp, #8
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	607a      	str	r2, [r7, #4]
 800345e:	461a      	mov	r2, r3
 8003460:	460b      	mov	r3, r1
 8003462:	817b      	strh	r3, [r7, #10]
 8003464:	4613      	mov	r3, r2
 8003466:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003468:	f7fe ff9e 	bl	80023a8 <HAL_GetTick>
 800346c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2b20      	cmp	r3, #32
 8003478:	f040 80e0 	bne.w	800363c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	2319      	movs	r3, #25
 8003482:	2201      	movs	r2, #1
 8003484:	4970      	ldr	r1, [pc, #448]	@ (8003648 <HAL_I2C_Master_Transmit+0x1f4>)
 8003486:	68f8      	ldr	r0, [r7, #12]
 8003488:	f001 ff12 	bl	80052b0 <I2C_WaitOnFlagUntilTimeout>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003492:	2302      	movs	r3, #2
 8003494:	e0d3      	b.n	800363e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800349c:	2b01      	cmp	r3, #1
 800349e:	d101      	bne.n	80034a4 <HAL_I2C_Master_Transmit+0x50>
 80034a0:	2302      	movs	r3, #2
 80034a2:	e0cc      	b.n	800363e <HAL_I2C_Master_Transmit+0x1ea>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d007      	beq.n	80034ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f042 0201 	orr.w	r2, r2, #1
 80034c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2221      	movs	r2, #33	@ 0x21
 80034de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2210      	movs	r2, #16
 80034e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	893a      	ldrh	r2, [r7, #8]
 80034fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003500:	b29a      	uxth	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	4a50      	ldr	r2, [pc, #320]	@ (800364c <HAL_I2C_Master_Transmit+0x1f8>)
 800350a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800350c:	8979      	ldrh	r1, [r7, #10]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	6a3a      	ldr	r2, [r7, #32]
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f001 fc86 	bl	8004e24 <I2C_MasterRequestWrite>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e08d      	b.n	800363e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003522:	2300      	movs	r3, #0
 8003524:	613b      	str	r3, [r7, #16]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	695b      	ldr	r3, [r3, #20]
 800352c:	613b      	str	r3, [r7, #16]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	613b      	str	r3, [r7, #16]
 8003536:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003538:	e066      	b.n	8003608 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	6a39      	ldr	r1, [r7, #32]
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f001 ffd0 	bl	80054e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00d      	beq.n	8003566 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354e:	2b04      	cmp	r3, #4
 8003550:	d107      	bne.n	8003562 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003560:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e06b      	b.n	800363e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356a:	781a      	ldrb	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003576:	1c5a      	adds	r2, r3, #1
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003580:	b29b      	uxth	r3, r3
 8003582:	3b01      	subs	r3, #1
 8003584:	b29a      	uxth	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800358e:	3b01      	subs	r3, #1
 8003590:	b29a      	uxth	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	695b      	ldr	r3, [r3, #20]
 800359c:	f003 0304 	and.w	r3, r3, #4
 80035a0:	2b04      	cmp	r3, #4
 80035a2:	d11b      	bne.n	80035dc <HAL_I2C_Master_Transmit+0x188>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d017      	beq.n	80035dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b0:	781a      	ldrb	r2, [r3, #0]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035bc:	1c5a      	adds	r2, r3, #1
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	3b01      	subs	r3, #1
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d4:	3b01      	subs	r3, #1
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	6a39      	ldr	r1, [r7, #32]
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f001 ffc7 	bl	8005574 <I2C_WaitOnBTFFlagUntilTimeout>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00d      	beq.n	8003608 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f0:	2b04      	cmp	r3, #4
 80035f2:	d107      	bne.n	8003604 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003602:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e01a      	b.n	800363e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800360c:	2b00      	cmp	r3, #0
 800360e:	d194      	bne.n	800353a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800361e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003638:	2300      	movs	r3, #0
 800363a:	e000      	b.n	800363e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800363c:	2302      	movs	r3, #2
  }
}
 800363e:	4618      	mov	r0, r3
 8003640:	3718      	adds	r7, #24
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	00100002 	.word	0x00100002
 800364c:	ffff0000 	.word	0xffff0000

08003650 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	607a      	str	r2, [r7, #4]
 800365a:	461a      	mov	r2, r3
 800365c:	460b      	mov	r3, r1
 800365e:	817b      	strh	r3, [r7, #10]
 8003660:	4613      	mov	r3, r2
 8003662:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003664:	2300      	movs	r3, #0
 8003666:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b20      	cmp	r3, #32
 8003672:	f040 8109 	bne.w	8003888 <HAL_I2C_Master_Receive_DMA+0x238>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003676:	4b87      	ldr	r3, [pc, #540]	@ (8003894 <HAL_I2C_Master_Receive_DMA+0x244>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	08db      	lsrs	r3, r3, #3
 800367c:	4a86      	ldr	r2, [pc, #536]	@ (8003898 <HAL_I2C_Master_Receive_DMA+0x248>)
 800367e:	fba2 2303 	umull	r2, r3, r2, r3
 8003682:	0a1a      	lsrs	r2, r3, #8
 8003684:	4613      	mov	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	4413      	add	r3, r2
 800368a:	009a      	lsls	r2, r3, #2
 800368c:	4413      	add	r3, r2
 800368e:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	3b01      	subs	r3, #1
 8003694:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d112      	bne.n	80036c2 <HAL_I2C_Master_Receive_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2220      	movs	r2, #32
 80036a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b6:	f043 0220 	orr.w	r2, r3, #32
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80036be:	2302      	movs	r3, #2
 80036c0:	e0e3      	b.n	800388a <HAL_I2C_Master_Receive_DMA+0x23a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	699b      	ldr	r3, [r3, #24]
 80036c8:	f003 0302 	and.w	r3, r3, #2
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d0df      	beq.n	8003690 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d101      	bne.n	80036de <HAL_I2C_Master_Receive_DMA+0x8e>
 80036da:	2302      	movs	r3, #2
 80036dc:	e0d5      	b.n	800388a <HAL_I2C_Master_Receive_DMA+0x23a>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0301 	and.w	r3, r3, #1
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d007      	beq.n	8003704 <HAL_I2C_Master_Receive_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f042 0201 	orr.w	r2, r2, #1
 8003702:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003712:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2222      	movs	r2, #34	@ 0x22
 8003718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2210      	movs	r2, #16
 8003720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	893a      	ldrh	r2, [r7, #8]
 8003734:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800373a:	b29a      	uxth	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	4a56      	ldr	r2, [pc, #344]	@ (800389c <HAL_I2C_Master_Receive_DMA+0x24c>)
 8003744:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003746:	897a      	ldrh	r2, [r7, #10]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003750:	2b00      	cmp	r3, #0
 8003752:	d07b      	beq.n	800384c <HAL_I2C_Master_Receive_DMA+0x1fc>
    {
      if (hi2c->hdmarx != NULL)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003758:	2b00      	cmp	r3, #0
 800375a:	d02a      	beq.n	80037b2 <HAL_I2C_Master_Receive_DMA+0x162>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003760:	4a4f      	ldr	r2, [pc, #316]	@ (80038a0 <HAL_I2C_Master_Receive_DMA+0x250>)
 8003762:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003768:	4a4e      	ldr	r2, [pc, #312]	@ (80038a4 <HAL_I2C_Master_Receive_DMA+0x254>)
 800376a:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003770:	2200      	movs	r2, #0
 8003772:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003778:	2200      	movs	r2, #0
 800377a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003780:	2200      	movs	r2, #0
 8003782:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003788:	2200      	movs	r2, #0
 800378a:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	3310      	adds	r3, #16
 8003796:	4619      	mov	r1, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379c:	461a      	mov	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a2:	f7fe ffc1 	bl	8002728 <HAL_DMA_Start_IT>
 80037a6:	4603      	mov	r3, r0
 80037a8:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80037aa:	7dfb      	ldrb	r3, [r7, #23]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d139      	bne.n	8003824 <HAL_I2C_Master_Receive_DMA+0x1d4>
 80037b0:	e013      	b.n	80037da <HAL_I2C_Master_Receive_DMA+0x18a>
        hi2c->State     = HAL_I2C_STATE_READY;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2220      	movs	r2, #32
 80037b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e057      	b.n	800388a <HAL_I2C_Master_Receive_DMA+0x23a>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80037e8:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037f8:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	685a      	ldr	r2, [r3, #4]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003810:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	685a      	ldr	r2, [r3, #4]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003820:	605a      	str	r2, [r3, #4]
 8003822:	e02f      	b.n	8003884 <HAL_I2C_Master_Receive_DMA+0x234>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2220      	movs	r2, #32
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003838:	f043 0210 	orr.w	r2, r3, #16
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e01e      	b.n	800388a <HAL_I2C_Master_Receive_DMA+0x23a>
      }
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	685a      	ldr	r2, [r3, #4]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003862:	605a      	str	r2, [r3, #4]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003872:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003882:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8003884:	2300      	movs	r3, #0
 8003886:	e000      	b.n	800388a <HAL_I2C_Master_Receive_DMA+0x23a>
  }
  else
  {
    return HAL_BUSY;
 8003888:	2302      	movs	r3, #2
  }
}
 800388a:	4618      	mov	r0, r3
 800388c:	3718      	adds	r7, #24
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	20000000 	.word	0x20000000
 8003898:	14f8b589 	.word	0x14f8b589
 800389c:	ffff0000 	.word	0xffff0000
 80038a0:	08004f29 	.word	0x08004f29
 80038a4:	080050e7 	.word	0x080050e7

080038a8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b088      	sub	sp, #32
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80038b0:	2300      	movs	r3, #0
 80038b2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038c0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038c8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038d0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80038d2:	7bfb      	ldrb	r3, [r7, #15]
 80038d4:	2b10      	cmp	r3, #16
 80038d6:	d003      	beq.n	80038e0 <HAL_I2C_EV_IRQHandler+0x38>
 80038d8:	7bfb      	ldrb	r3, [r7, #15]
 80038da:	2b40      	cmp	r3, #64	@ 0x40
 80038dc:	f040 80b1 	bne.w	8003a42 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d10d      	bne.n	8003916 <HAL_I2C_EV_IRQHandler+0x6e>
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003900:	d003      	beq.n	800390a <HAL_I2C_EV_IRQHandler+0x62>
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003908:	d101      	bne.n	800390e <HAL_I2C_EV_IRQHandler+0x66>
 800390a:	2301      	movs	r3, #1
 800390c:	e000      	b.n	8003910 <HAL_I2C_EV_IRQHandler+0x68>
 800390e:	2300      	movs	r3, #0
 8003910:	2b01      	cmp	r3, #1
 8003912:	f000 8114 	beq.w	8003b3e <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00b      	beq.n	8003938 <HAL_I2C_EV_IRQHandler+0x90>
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003926:	2b00      	cmp	r3, #0
 8003928:	d006      	beq.n	8003938 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f001 fecb 	bl	80056c6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f000 fccd 	bl	80042d0 <I2C_Master_SB>
 8003936:	e083      	b.n	8003a40 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f003 0308 	and.w	r3, r3, #8
 800393e:	2b00      	cmp	r3, #0
 8003940:	d008      	beq.n	8003954 <HAL_I2C_EV_IRQHandler+0xac>
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003948:	2b00      	cmp	r3, #0
 800394a:	d003      	beq.n	8003954 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 fd45 	bl	80043dc <I2C_Master_ADD10>
 8003952:	e075      	b.n	8003a40 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d008      	beq.n	8003970 <HAL_I2C_EV_IRQHandler+0xc8>
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003964:	2b00      	cmp	r3, #0
 8003966:	d003      	beq.n	8003970 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f000 fd61 	bl	8004430 <I2C_Master_ADDR>
 800396e:	e067      	b.n	8003a40 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	f003 0304 	and.w	r3, r3, #4
 8003976:	2b00      	cmp	r3, #0
 8003978:	d036      	beq.n	80039e8 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003984:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003988:	f000 80db 	beq.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00d      	beq.n	80039b2 <HAL_I2C_EV_IRQHandler+0x10a>
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800399c:	2b00      	cmp	r3, #0
 800399e:	d008      	beq.n	80039b2 <HAL_I2C_EV_IRQHandler+0x10a>
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	f003 0304 	and.w	r3, r3, #4
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d103      	bne.n	80039b2 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 f92d 	bl	8003c0a <I2C_MasterTransmit_TXE>
 80039b0:	e046      	b.n	8003a40 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	f003 0304 	and.w	r3, r3, #4
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f000 80c2 	beq.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 80bc 	beq.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80039ca:	7bbb      	ldrb	r3, [r7, #14]
 80039cc:	2b21      	cmp	r3, #33	@ 0x21
 80039ce:	d103      	bne.n	80039d8 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f000 f9b6 	bl	8003d42 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039d6:	e0b4      	b.n	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80039d8:	7bfb      	ldrb	r3, [r7, #15]
 80039da:	2b40      	cmp	r3, #64	@ 0x40
 80039dc:	f040 80b1 	bne.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f000 fa24 	bl	8003e2e <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039e6:	e0ac      	b.n	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039f6:	f000 80a4 	beq.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00d      	beq.n	8003a20 <HAL_I2C_EV_IRQHandler+0x178>
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d008      	beq.n	8003a20 <HAL_I2C_EV_IRQHandler+0x178>
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d103      	bne.n	8003a20 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 faa0 	bl	8003f5e <I2C_MasterReceive_RXNE>
 8003a1e:	e00f      	b.n	8003a40 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	f003 0304 	and.w	r3, r3, #4
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f000 808b 	beq.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 8085 	beq.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 fb58 	bl	80040ee <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a3e:	e080      	b.n	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 8003a40:	e07f      	b.n	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d004      	beq.n	8003a54 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	61fb      	str	r3, [r7, #28]
 8003a52:	e007      	b.n	8003a64 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	699b      	ldr	r3, [r3, #24]
 8003a5a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d011      	beq.n	8003a92 <HAL_I2C_EV_IRQHandler+0x1ea>
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00c      	beq.n	8003a92 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d003      	beq.n	8003a88 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003a88:	69b9      	ldr	r1, [r7, #24]
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f000 ff1f 	bl	80048ce <I2C_Slave_ADDR>
 8003a90:	e05a      	b.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	f003 0310 	and.w	r3, r3, #16
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d008      	beq.n	8003aae <HAL_I2C_EV_IRQHandler+0x206>
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d003      	beq.n	8003aae <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 ff5a 	bl	8004960 <I2C_Slave_STOPF>
 8003aac:	e04c      	b.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003aae:	7bbb      	ldrb	r3, [r7, #14]
 8003ab0:	2b21      	cmp	r3, #33	@ 0x21
 8003ab2:	d002      	beq.n	8003aba <HAL_I2C_EV_IRQHandler+0x212>
 8003ab4:	7bbb      	ldrb	r3, [r7, #14]
 8003ab6:	2b29      	cmp	r3, #41	@ 0x29
 8003ab8:	d120      	bne.n	8003afc <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00d      	beq.n	8003ae0 <HAL_I2C_EV_IRQHandler+0x238>
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d008      	beq.n	8003ae0 <HAL_I2C_EV_IRQHandler+0x238>
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	f003 0304 	and.w	r3, r3, #4
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d103      	bne.n	8003ae0 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 fe3a 	bl	8004752 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ade:	e032      	b.n	8003b46 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	f003 0304 	and.w	r3, r3, #4
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d02d      	beq.n	8003b46 <HAL_I2C_EV_IRQHandler+0x29e>
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d028      	beq.n	8003b46 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 fe69 	bl	80047cc <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003afa:	e024      	b.n	8003b46 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00d      	beq.n	8003b22 <HAL_I2C_EV_IRQHandler+0x27a>
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d008      	beq.n	8003b22 <HAL_I2C_EV_IRQHandler+0x27a>
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	f003 0304 	and.w	r3, r3, #4
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d103      	bne.n	8003b22 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 fe77 	bl	800480e <I2C_SlaveReceive_RXNE>
 8003b20:	e012      	b.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	f003 0304 	and.w	r3, r3, #4
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00d      	beq.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d008      	beq.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 fea7 	bl	800488a <I2C_SlaveReceive_BTF>
 8003b3c:	e004      	b.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8003b3e:	bf00      	nop
 8003b40:	e002      	b.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b42:	bf00      	nop
 8003b44:	e000      	b.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b46:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003b48:	3720      	adds	r7, #32
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b083      	sub	sp, #12
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003b56:	bf00      	nop
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr

08003b62 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b62:	b480      	push	{r7}
 8003b64:	b083      	sub	sp, #12
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003b6a:	bf00      	nop
 8003b6c:	370c      	adds	r7, #12
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr

08003b76 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b76:	b480      	push	{r7}
 8003b78:	b083      	sub	sp, #12
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003b7e:	bf00      	nop
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr

08003b8a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003b8a:	b480      	push	{r7}
 8003b8c:	b083      	sub	sp, #12
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
 8003b92:	460b      	mov	r3, r1
 8003b94:	70fb      	strb	r3, [r7, #3]
 8003b96:	4613      	mov	r3, r2
 8003b98:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003b9a:	bf00      	nop
 8003b9c:	370c      	adds	r7, #12
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr

08003ba6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ba6:	b480      	push	{r7}
 8003ba8:	b083      	sub	sp, #12
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003bae:	bf00      	nop
 8003bb0:	370c      	adds	r7, #12
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr

08003bba <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b083      	sub	sp, #12
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003bc2:	bf00      	nop
 8003bc4:	370c      	adds	r7, #12
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr

08003bce <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bce:	b480      	push	{r7}
 8003bd0:	b083      	sub	sp, #12
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003bd6:	bf00      	nop
 8003bd8:	370c      	adds	r7, #12
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr

08003be2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b083      	sub	sp, #12
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003bea:	bf00      	nop
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr

08003bf6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bf6:	b480      	push	{r7}
 8003bf8:	b083      	sub	sp, #12
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003bfe:	bf00      	nop
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr

08003c0a <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b084      	sub	sp, #16
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c18:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c20:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c26:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d150      	bne.n	8003cd2 <I2C_MasterTransmit_TXE+0xc8>
 8003c30:	7bfb      	ldrb	r3, [r7, #15]
 8003c32:	2b21      	cmp	r3, #33	@ 0x21
 8003c34:	d14d      	bne.n	8003cd2 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	2b08      	cmp	r3, #8
 8003c3a:	d01d      	beq.n	8003c78 <I2C_MasterTransmit_TXE+0x6e>
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	2b20      	cmp	r3, #32
 8003c40:	d01a      	beq.n	8003c78 <I2C_MasterTransmit_TXE+0x6e>
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c48:	d016      	beq.n	8003c78 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c58:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2211      	movs	r2, #17
 8003c5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f7ff ff6c 	bl	8003b4e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c76:	e060      	b.n	8003d3a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	685a      	ldr	r2, [r3, #4]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c86:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c96:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2220      	movs	r2, #32
 8003ca2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b40      	cmp	r3, #64	@ 0x40
 8003cb0:	d107      	bne.n	8003cc2 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7ff ff7d 	bl	8003bba <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003cc0:	e03b      	b.n	8003d3a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f7ff ff3f 	bl	8003b4e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003cd0:	e033      	b.n	8003d3a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003cd2:	7bfb      	ldrb	r3, [r7, #15]
 8003cd4:	2b21      	cmp	r3, #33	@ 0x21
 8003cd6:	d005      	beq.n	8003ce4 <I2C_MasterTransmit_TXE+0xda>
 8003cd8:	7bbb      	ldrb	r3, [r7, #14]
 8003cda:	2b40      	cmp	r3, #64	@ 0x40
 8003cdc:	d12d      	bne.n	8003d3a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003cde:	7bfb      	ldrb	r3, [r7, #15]
 8003ce0:	2b22      	cmp	r3, #34	@ 0x22
 8003ce2:	d12a      	bne.n	8003d3a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d108      	bne.n	8003d00 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	685a      	ldr	r2, [r3, #4]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cfc:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003cfe:	e01c      	b.n	8003d3a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	2b40      	cmp	r3, #64	@ 0x40
 8003d0a:	d103      	bne.n	8003d14 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f000 f88e 	bl	8003e2e <I2C_MemoryTransmit_TXE_BTF>
}
 8003d12:	e012      	b.n	8003d3a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d18:	781a      	ldrb	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d24:	1c5a      	adds	r2, r3, #1
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	3b01      	subs	r3, #1
 8003d32:	b29a      	uxth	r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003d38:	e7ff      	b.n	8003d3a <I2C_MasterTransmit_TXE+0x130>
 8003d3a:	bf00      	nop
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b084      	sub	sp, #16
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d4e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2b21      	cmp	r3, #33	@ 0x21
 8003d5a:	d164      	bne.n	8003e26 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d012      	beq.n	8003d8c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6a:	781a      	ldrb	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d76:	1c5a      	adds	r2, r3, #1
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	3b01      	subs	r3, #1
 8003d84:	b29a      	uxth	r2, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003d8a:	e04c      	b.n	8003e26 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2b08      	cmp	r3, #8
 8003d90:	d01d      	beq.n	8003dce <I2C_MasterTransmit_BTF+0x8c>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2b20      	cmp	r3, #32
 8003d96:	d01a      	beq.n	8003dce <I2C_MasterTransmit_BTF+0x8c>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d9e:	d016      	beq.n	8003dce <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003dae:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2211      	movs	r2, #17
 8003db4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2220      	movs	r2, #32
 8003dc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f7ff fec1 	bl	8003b4e <HAL_I2C_MasterTxCpltCallback>
}
 8003dcc:	e02b      	b.n	8003e26 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003ddc:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dec:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2220      	movs	r2, #32
 8003df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b40      	cmp	r3, #64	@ 0x40
 8003e06:	d107      	bne.n	8003e18 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f7ff fed2 	bl	8003bba <HAL_I2C_MemTxCpltCallback>
}
 8003e16:	e006      	b.n	8003e26 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f7ff fe94 	bl	8003b4e <HAL_I2C_MasterTxCpltCallback>
}
 8003e26:	bf00      	nop
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b084      	sub	sp, #16
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e3c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d11d      	bne.n	8003e82 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d10b      	bne.n	8003e66 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e52:	b2da      	uxtb	r2, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e5e:	1c9a      	adds	r2, r3, #2
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003e64:	e077      	b.n	8003f56 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	121b      	asrs	r3, r3, #8
 8003e6e:	b2da      	uxtb	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e7a:	1c5a      	adds	r2, r3, #1
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003e80:	e069      	b.n	8003f56 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d10b      	bne.n	8003ea2 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e8e:	b2da      	uxtb	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e9a:	1c5a      	adds	r2, r3, #1
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003ea0:	e059      	b.n	8003f56 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d152      	bne.n	8003f50 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003eaa:	7bfb      	ldrb	r3, [r7, #15]
 8003eac:	2b22      	cmp	r3, #34	@ 0x22
 8003eae:	d10d      	bne.n	8003ecc <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ebe:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ec4:	1c5a      	adds	r2, r3, #1
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003eca:	e044      	b.n	8003f56 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d015      	beq.n	8003f02 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003ed6:	7bfb      	ldrb	r3, [r7, #15]
 8003ed8:	2b21      	cmp	r3, #33	@ 0x21
 8003eda:	d112      	bne.n	8003f02 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee0:	781a      	ldrb	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eec:	1c5a      	adds	r2, r3, #1
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003f00:	e029      	b.n	8003f56 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d124      	bne.n	8003f56 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003f0c:	7bfb      	ldrb	r3, [r7, #15]
 8003f0e:	2b21      	cmp	r3, #33	@ 0x21
 8003f10:	d121      	bne.n	8003f56 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f20:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f30:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f7ff fe36 	bl	8003bba <HAL_I2C_MemTxCpltCallback>
}
 8003f4e:	e002      	b.n	8003f56 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f7ff fa69 	bl	8003428 <I2C_Flush_DR>
}
 8003f56:	bf00      	nop
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b084      	sub	sp, #16
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b22      	cmp	r3, #34	@ 0x22
 8003f70:	f040 80b9 	bne.w	80040e6 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f78:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	2b03      	cmp	r3, #3
 8003f86:	d921      	bls.n	8003fcc <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	691a      	ldr	r2, [r3, #16]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f92:	b2d2      	uxtb	r2, r2
 8003f94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9a:	1c5a      	adds	r2, r3, #1
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	b29a      	uxth	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	2b03      	cmp	r3, #3
 8003fb6:	f040 8096 	bne.w	80040e6 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fc8:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003fca:	e08c      	b.n	80040e6 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d07f      	beq.n	80040d4 <I2C_MasterReceive_RXNE+0x176>
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d002      	beq.n	8003fe0 <I2C_MasterReceive_RXNE+0x82>
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d179      	bne.n	80040d4 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f001 fb0f 	bl	8005604 <I2C_WaitOnSTOPRequestThroughIT>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d14c      	bne.n	8004086 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ffa:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800400a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	691a      	ldr	r2, [r3, #16]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004016:	b2d2      	uxtb	r2, r2
 8004018:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401e:	1c5a      	adds	r2, r3, #1
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004028:	b29b      	uxth	r3, r3
 800402a:	3b01      	subs	r3, #1
 800402c:	b29a      	uxth	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2220      	movs	r2, #32
 8004036:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004040:	b2db      	uxtb	r3, r3
 8004042:	2b40      	cmp	r3, #64	@ 0x40
 8004044:	d10a      	bne.n	800405c <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f7ff fdba 	bl	8003bce <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800405a:	e044      	b.n	80040e6 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2b08      	cmp	r3, #8
 8004068:	d002      	beq.n	8004070 <I2C_MasterReceive_RXNE+0x112>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2b20      	cmp	r3, #32
 800406e:	d103      	bne.n	8004078 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	631a      	str	r2, [r3, #48]	@ 0x30
 8004076:	e002      	b.n	800407e <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2212      	movs	r2, #18
 800407c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f7fc fbaa 	bl	80007d8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004084:	e02f      	b.n	80040e6 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004094:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	691a      	ldr	r2, [r3, #16]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a0:	b2d2      	uxtb	r2, r2
 80040a2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a8:	1c5a      	adds	r2, r3, #1
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	3b01      	subs	r3, #1
 80040b6:	b29a      	uxth	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2220      	movs	r2, #32
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f7ff fd88 	bl	8003be2 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80040d2:	e008      	b.n	80040e6 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040e2:	605a      	str	r2, [r3, #4]
}
 80040e4:	e7ff      	b.n	80040e6 <I2C_MasterReceive_RXNE+0x188>
 80040e6:	bf00      	nop
 80040e8:	3710      	adds	r7, #16
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}

080040ee <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80040ee:	b580      	push	{r7, lr}
 80040f0:	b084      	sub	sp, #16
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fa:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004100:	b29b      	uxth	r3, r3
 8004102:	2b04      	cmp	r3, #4
 8004104:	d11b      	bne.n	800413e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004114:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	691a      	ldr	r2, [r3, #16]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004120:	b2d2      	uxtb	r2, r2
 8004122:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004128:	1c5a      	adds	r2, r3, #1
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004132:	b29b      	uxth	r3, r3
 8004134:	3b01      	subs	r3, #1
 8004136:	b29a      	uxth	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800413c:	e0c4      	b.n	80042c8 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004142:	b29b      	uxth	r3, r3
 8004144:	2b03      	cmp	r3, #3
 8004146:	d129      	bne.n	800419c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004156:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2b04      	cmp	r3, #4
 800415c:	d00a      	beq.n	8004174 <I2C_MasterReceive_BTF+0x86>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2b02      	cmp	r3, #2
 8004162:	d007      	beq.n	8004174 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004172:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	691a      	ldr	r2, [r3, #16]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800417e:	b2d2      	uxtb	r2, r2
 8004180:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004186:	1c5a      	adds	r2, r3, #1
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004190:	b29b      	uxth	r3, r3
 8004192:	3b01      	subs	r3, #1
 8004194:	b29a      	uxth	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800419a:	e095      	b.n	80042c8 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d17d      	bne.n	80042a2 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d002      	beq.n	80041b2 <I2C_MasterReceive_BTF+0xc4>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2b10      	cmp	r3, #16
 80041b0:	d108      	bne.n	80041c4 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041c0:	601a      	str	r2, [r3, #0]
 80041c2:	e016      	b.n	80041f2 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2b04      	cmp	r3, #4
 80041c8:	d002      	beq.n	80041d0 <I2C_MasterReceive_BTF+0xe2>
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d108      	bne.n	80041e2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041de:	601a      	str	r2, [r3, #0]
 80041e0:	e007      	b.n	80041f2 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041f0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	691a      	ldr	r2, [r3, #16]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fc:	b2d2      	uxtb	r2, r2
 80041fe:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004204:	1c5a      	adds	r2, r3, #1
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800420e:	b29b      	uxth	r3, r3
 8004210:	3b01      	subs	r3, #1
 8004212:	b29a      	uxth	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	691a      	ldr	r2, [r3, #16]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004222:	b2d2      	uxtb	r2, r2
 8004224:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422a:	1c5a      	adds	r2, r3, #1
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004234:	b29b      	uxth	r3, r3
 8004236:	3b01      	subs	r3, #1
 8004238:	b29a      	uxth	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	685a      	ldr	r2, [r3, #4]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800424c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2220      	movs	r2, #32
 8004252:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b40      	cmp	r3, #64	@ 0x40
 8004260:	d10a      	bne.n	8004278 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f7ff fcac 	bl	8003bce <HAL_I2C_MemRxCpltCallback>
}
 8004276:	e027      	b.n	80042c8 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2b08      	cmp	r3, #8
 8004284:	d002      	beq.n	800428c <I2C_MasterReceive_BTF+0x19e>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2b20      	cmp	r3, #32
 800428a:	d103      	bne.n	8004294 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	631a      	str	r2, [r3, #48]	@ 0x30
 8004292:	e002      	b.n	800429a <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2212      	movs	r2, #18
 8004298:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f7fc fa9c 	bl	80007d8 <HAL_I2C_MasterRxCpltCallback>
}
 80042a0:	e012      	b.n	80042c8 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	691a      	ldr	r2, [r3, #16]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ac:	b2d2      	uxtb	r2, r2
 80042ae:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b4:	1c5a      	adds	r2, r3, #1
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042be:	b29b      	uxth	r3, r3
 80042c0:	3b01      	subs	r3, #1
 80042c2:	b29a      	uxth	r2, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80042c8:	bf00      	nop
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	2b40      	cmp	r3, #64	@ 0x40
 80042e2:	d117      	bne.n	8004314 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d109      	bne.n	8004300 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	461a      	mov	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80042fc:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80042fe:	e067      	b.n	80043d0 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004304:	b2db      	uxtb	r3, r3
 8004306:	f043 0301 	orr.w	r3, r3, #1
 800430a:	b2da      	uxtb	r2, r3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	611a      	str	r2, [r3, #16]
}
 8004312:	e05d      	b.n	80043d0 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800431c:	d133      	bne.n	8004386 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b21      	cmp	r3, #33	@ 0x21
 8004328:	d109      	bne.n	800433e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432e:	b2db      	uxtb	r3, r3
 8004330:	461a      	mov	r2, r3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800433a:	611a      	str	r2, [r3, #16]
 800433c:	e008      	b.n	8004350 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004342:	b2db      	uxtb	r3, r3
 8004344:	f043 0301 	orr.w	r3, r3, #1
 8004348:	b2da      	uxtb	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004354:	2b00      	cmp	r3, #0
 8004356:	d004      	beq.n	8004362 <I2C_Master_SB+0x92>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800435c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800435e:	2b00      	cmp	r3, #0
 8004360:	d108      	bne.n	8004374 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004366:	2b00      	cmp	r3, #0
 8004368:	d032      	beq.n	80043d0 <I2C_Master_SB+0x100>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800436e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004370:	2b00      	cmp	r3, #0
 8004372:	d02d      	beq.n	80043d0 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	685a      	ldr	r2, [r3, #4]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004382:	605a      	str	r2, [r3, #4]
}
 8004384:	e024      	b.n	80043d0 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800438a:	2b00      	cmp	r3, #0
 800438c:	d10e      	bne.n	80043ac <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004392:	b29b      	uxth	r3, r3
 8004394:	11db      	asrs	r3, r3, #7
 8004396:	b2db      	uxtb	r3, r3
 8004398:	f003 0306 	and.w	r3, r3, #6
 800439c:	b2db      	uxtb	r3, r3
 800439e:	f063 030f 	orn	r3, r3, #15
 80043a2:	b2da      	uxtb	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	611a      	str	r2, [r3, #16]
}
 80043aa:	e011      	b.n	80043d0 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d10d      	bne.n	80043d0 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	11db      	asrs	r3, r3, #7
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	f003 0306 	and.w	r3, r3, #6
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	f063 030e 	orn	r3, r3, #14
 80043c8:	b2da      	uxtb	r2, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	611a      	str	r2, [r3, #16]
}
 80043d0:	bf00      	nop
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr

080043dc <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e8:	b2da      	uxtb	r2, r3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d004      	beq.n	8004402 <I2C_Master_ADD10+0x26>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d108      	bne.n	8004414 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00c      	beq.n	8004424 <I2C_Master_ADD10+0x48>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800440e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004410:	2b00      	cmp	r3, #0
 8004412:	d007      	beq.n	8004424 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	685a      	ldr	r2, [r3, #4]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004422:	605a      	str	r2, [r3, #4]
  }
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004430:	b480      	push	{r7}
 8004432:	b091      	sub	sp, #68	@ 0x44
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800443e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004446:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800444c:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b22      	cmp	r3, #34	@ 0x22
 8004458:	f040 8169 	bne.w	800472e <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004460:	2b00      	cmp	r3, #0
 8004462:	d10f      	bne.n	8004484 <I2C_Master_ADDR+0x54>
 8004464:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004468:	2b40      	cmp	r3, #64	@ 0x40
 800446a:	d10b      	bne.n	8004484 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800446c:	2300      	movs	r3, #0
 800446e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	633b      	str	r3, [r7, #48]	@ 0x30
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004482:	e160      	b.n	8004746 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004488:	2b00      	cmp	r3, #0
 800448a:	d11d      	bne.n	80044c8 <I2C_Master_ADDR+0x98>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004494:	d118      	bne.n	80044c8 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004496:	2300      	movs	r3, #0
 8004498:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	695b      	ldr	r3, [r3, #20]
 80044a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	699b      	ldr	r3, [r3, #24]
 80044a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044ba:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c0:	1c5a      	adds	r2, r3, #1
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	651a      	str	r2, [r3, #80]	@ 0x50
 80044c6:	e13e      	b.n	8004746 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d113      	bne.n	80044fa <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044d2:	2300      	movs	r3, #0
 80044d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	695b      	ldr	r3, [r3, #20]
 80044dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044f6:	601a      	str	r2, [r3, #0]
 80044f8:	e115      	b.n	8004726 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044fe:	b29b      	uxth	r3, r3
 8004500:	2b01      	cmp	r3, #1
 8004502:	f040 808a 	bne.w	800461a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004508:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800450c:	d137      	bne.n	800457e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800451c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004528:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800452c:	d113      	bne.n	8004556 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800453c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800453e:	2300      	movs	r3, #0
 8004540:	627b      	str	r3, [r7, #36]	@ 0x24
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	695b      	ldr	r3, [r3, #20]
 8004548:	627b      	str	r3, [r7, #36]	@ 0x24
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	699b      	ldr	r3, [r3, #24]
 8004550:	627b      	str	r3, [r7, #36]	@ 0x24
 8004552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004554:	e0e7      	b.n	8004726 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004556:	2300      	movs	r3, #0
 8004558:	623b      	str	r3, [r7, #32]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	623b      	str	r3, [r7, #32]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	623b      	str	r3, [r7, #32]
 800456a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800457a:	601a      	str	r2, [r3, #0]
 800457c:	e0d3      	b.n	8004726 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800457e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004580:	2b08      	cmp	r3, #8
 8004582:	d02e      	beq.n	80045e2 <I2C_Master_ADDR+0x1b2>
 8004584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004586:	2b20      	cmp	r3, #32
 8004588:	d02b      	beq.n	80045e2 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800458a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800458c:	2b12      	cmp	r3, #18
 800458e:	d102      	bne.n	8004596 <I2C_Master_ADDR+0x166>
 8004590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004592:	2b01      	cmp	r3, #1
 8004594:	d125      	bne.n	80045e2 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004598:	2b04      	cmp	r3, #4
 800459a:	d00e      	beq.n	80045ba <I2C_Master_ADDR+0x18a>
 800459c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800459e:	2b02      	cmp	r3, #2
 80045a0:	d00b      	beq.n	80045ba <I2C_Master_ADDR+0x18a>
 80045a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045a4:	2b10      	cmp	r3, #16
 80045a6:	d008      	beq.n	80045ba <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045b6:	601a      	str	r2, [r3, #0]
 80045b8:	e007      	b.n	80045ca <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045c8:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045ca:	2300      	movs	r3, #0
 80045cc:	61fb      	str	r3, [r7, #28]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	695b      	ldr	r3, [r3, #20]
 80045d4:	61fb      	str	r3, [r7, #28]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	61fb      	str	r3, [r7, #28]
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	e0a1      	b.n	8004726 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045f0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045f2:	2300      	movs	r3, #0
 80045f4:	61bb      	str	r3, [r7, #24]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	695b      	ldr	r3, [r3, #20]
 80045fc:	61bb      	str	r3, [r7, #24]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	699b      	ldr	r3, [r3, #24]
 8004604:	61bb      	str	r3, [r7, #24]
 8004606:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	e085      	b.n	8004726 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800461e:	b29b      	uxth	r3, r3
 8004620:	2b02      	cmp	r3, #2
 8004622:	d14d      	bne.n	80046c0 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004626:	2b04      	cmp	r3, #4
 8004628:	d016      	beq.n	8004658 <I2C_Master_ADDR+0x228>
 800462a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800462c:	2b02      	cmp	r3, #2
 800462e:	d013      	beq.n	8004658 <I2C_Master_ADDR+0x228>
 8004630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004632:	2b10      	cmp	r3, #16
 8004634:	d010      	beq.n	8004658 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004644:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004654:	601a      	str	r2, [r3, #0]
 8004656:	e007      	b.n	8004668 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004666:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004672:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004676:	d117      	bne.n	80046a8 <I2C_Master_ADDR+0x278>
 8004678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800467a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800467e:	d00b      	beq.n	8004698 <I2C_Master_ADDR+0x268>
 8004680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004682:	2b01      	cmp	r3, #1
 8004684:	d008      	beq.n	8004698 <I2C_Master_ADDR+0x268>
 8004686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004688:	2b08      	cmp	r3, #8
 800468a:	d005      	beq.n	8004698 <I2C_Master_ADDR+0x268>
 800468c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800468e:	2b10      	cmp	r3, #16
 8004690:	d002      	beq.n	8004698 <I2C_Master_ADDR+0x268>
 8004692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004694:	2b20      	cmp	r3, #32
 8004696:	d107      	bne.n	80046a8 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	685a      	ldr	r2, [r3, #4]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046a6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046a8:	2300      	movs	r3, #0
 80046aa:	617b      	str	r3, [r7, #20]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	695b      	ldr	r3, [r3, #20]
 80046b2:	617b      	str	r3, [r7, #20]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	617b      	str	r3, [r7, #20]
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	e032      	b.n	8004726 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80046ce:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046de:	d117      	bne.n	8004710 <I2C_Master_ADDR+0x2e0>
 80046e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046e2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80046e6:	d00b      	beq.n	8004700 <I2C_Master_ADDR+0x2d0>
 80046e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d008      	beq.n	8004700 <I2C_Master_ADDR+0x2d0>
 80046ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046f0:	2b08      	cmp	r3, #8
 80046f2:	d005      	beq.n	8004700 <I2C_Master_ADDR+0x2d0>
 80046f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046f6:	2b10      	cmp	r3, #16
 80046f8:	d002      	beq.n	8004700 <I2C_Master_ADDR+0x2d0>
 80046fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046fc:	2b20      	cmp	r3, #32
 80046fe:	d107      	bne.n	8004710 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	685a      	ldr	r2, [r3, #4]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800470e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004710:	2300      	movs	r3, #0
 8004712:	613b      	str	r3, [r7, #16]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	613b      	str	r3, [r7, #16]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	613b      	str	r3, [r7, #16]
 8004724:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800472c:	e00b      	b.n	8004746 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800472e:	2300      	movs	r3, #0
 8004730:	60fb      	str	r3, [r7, #12]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	60fb      	str	r3, [r7, #12]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	60fb      	str	r3, [r7, #12]
 8004742:	68fb      	ldr	r3, [r7, #12]
}
 8004744:	e7ff      	b.n	8004746 <I2C_Master_ADDR+0x316>
 8004746:	bf00      	nop
 8004748:	3744      	adds	r7, #68	@ 0x44
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr

08004752 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004752:	b580      	push	{r7, lr}
 8004754:	b084      	sub	sp, #16
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004760:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004766:	b29b      	uxth	r3, r3
 8004768:	2b00      	cmp	r3, #0
 800476a:	d02b      	beq.n	80047c4 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004770:	781a      	ldrb	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477c:	1c5a      	adds	r2, r3, #1
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004786:	b29b      	uxth	r3, r3
 8004788:	3b01      	subs	r3, #1
 800478a:	b29a      	uxth	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004794:	b29b      	uxth	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	d114      	bne.n	80047c4 <I2C_SlaveTransmit_TXE+0x72>
 800479a:	7bfb      	ldrb	r3, [r7, #15]
 800479c:	2b29      	cmp	r3, #41	@ 0x29
 800479e:	d111      	bne.n	80047c4 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685a      	ldr	r2, [r3, #4]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047ae:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2221      	movs	r2, #33	@ 0x21
 80047b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2228      	movs	r2, #40	@ 0x28
 80047ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f7ff f9cf 	bl	8003b62 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80047c4:	bf00      	nop
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047d8:	b29b      	uxth	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d011      	beq.n	8004802 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e2:	781a      	ldrb	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	3b01      	subs	r3, #1
 80047fc:	b29a      	uxth	r2, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004802:	bf00      	nop
 8004804:	370c      	adds	r7, #12
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr

0800480e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800480e:	b580      	push	{r7, lr}
 8004810:	b084      	sub	sp, #16
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800481c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004822:	b29b      	uxth	r3, r3
 8004824:	2b00      	cmp	r3, #0
 8004826:	d02c      	beq.n	8004882 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	691a      	ldr	r2, [r3, #16]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004832:	b2d2      	uxtb	r2, r2
 8004834:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483a:	1c5a      	adds	r2, r3, #1
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004844:	b29b      	uxth	r3, r3
 8004846:	3b01      	subs	r3, #1
 8004848:	b29a      	uxth	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004852:	b29b      	uxth	r3, r3
 8004854:	2b00      	cmp	r3, #0
 8004856:	d114      	bne.n	8004882 <I2C_SlaveReceive_RXNE+0x74>
 8004858:	7bfb      	ldrb	r3, [r7, #15]
 800485a:	2b2a      	cmp	r3, #42	@ 0x2a
 800485c:	d111      	bne.n	8004882 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800486c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2222      	movs	r2, #34	@ 0x22
 8004872:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2228      	movs	r2, #40	@ 0x28
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f7ff f97a 	bl	8003b76 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004882:	bf00      	nop
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}

0800488a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800488a:	b480      	push	{r7}
 800488c:	b083      	sub	sp, #12
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004896:	b29b      	uxth	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	d012      	beq.n	80048c2 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	691a      	ldr	r2, [r3, #16]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a6:	b2d2      	uxtb	r2, r2
 80048a8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ae:	1c5a      	adds	r2, r3, #1
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	3b01      	subs	r3, #1
 80048bc:	b29a      	uxth	r2, r3
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80048c2:	bf00      	nop
 80048c4:	370c      	adds	r7, #12
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr

080048ce <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80048ce:	b580      	push	{r7, lr}
 80048d0:	b084      	sub	sp, #16
 80048d2:	af00      	add	r7, sp, #0
 80048d4:	6078      	str	r0, [r7, #4]
 80048d6:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80048d8:	2300      	movs	r3, #0
 80048da:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80048e8:	2b28      	cmp	r3, #40	@ 0x28
 80048ea:	d125      	bne.n	8004938 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048fa:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	f003 0304 	and.w	r3, r3, #4
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004906:	2301      	movs	r3, #1
 8004908:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004910:	2b00      	cmp	r3, #0
 8004912:	d103      	bne.n	800491c <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	81bb      	strh	r3, [r7, #12]
 800491a:	e002      	b.n	8004922 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800492a:	89ba      	ldrh	r2, [r7, #12]
 800492c:	7bfb      	ldrb	r3, [r7, #15]
 800492e:	4619      	mov	r1, r3
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f7ff f92a 	bl	8003b8a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004936:	e00e      	b.n	8004956 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004938:	2300      	movs	r3, #0
 800493a:	60bb      	str	r3, [r7, #8]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	695b      	ldr	r3, [r3, #20]
 8004942:	60bb      	str	r3, [r7, #8]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	60bb      	str	r3, [r7, #8]
 800494c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004956:	bf00      	nop
 8004958:	3710      	adds	r7, #16
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
	...

08004960 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800496e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	685a      	ldr	r2, [r3, #4]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800497e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004980:	2300      	movs	r3, #0
 8004982:	60bb      	str	r3, [r7, #8]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	695b      	ldr	r3, [r3, #20]
 800498a:	60bb      	str	r3, [r7, #8]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f042 0201 	orr.w	r2, r2, #1
 800499a:	601a      	str	r2, [r3, #0]
 800499c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049ac:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049bc:	d172      	bne.n	8004aa4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80049be:	7bfb      	ldrb	r3, [r7, #15]
 80049c0:	2b22      	cmp	r3, #34	@ 0x22
 80049c2:	d002      	beq.n	80049ca <I2C_Slave_STOPF+0x6a>
 80049c4:	7bfb      	ldrb	r3, [r7, #15]
 80049c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80049c8:	d135      	bne.n	8004a36 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	b29a      	uxth	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049dc:	b29b      	uxth	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d005      	beq.n	80049ee <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e6:	f043 0204 	orr.w	r2, r3, #4
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	685a      	ldr	r2, [r3, #4]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049fc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a02:	4618      	mov	r0, r3
 8004a04:	f7fe f904 	bl	8002c10 <HAL_DMA_GetState>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d049      	beq.n	8004aa2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a12:	4a69      	ldr	r2, [pc, #420]	@ (8004bb8 <I2C_Slave_STOPF+0x258>)
 8004a14:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7fd ff4c 	bl	80028b8 <HAL_DMA_Abort_IT>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d03d      	beq.n	8004aa2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004a30:	4610      	mov	r0, r2
 8004a32:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a34:	e035      	b.n	8004aa2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d005      	beq.n	8004a5a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a52:	f043 0204 	orr.w	r2, r3, #4
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	685a      	ldr	r2, [r3, #4]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a68:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7fe f8ce 	bl	8002c10 <HAL_DMA_GetState>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d014      	beq.n	8004aa4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a7e:	4a4e      	ldr	r2, [pc, #312]	@ (8004bb8 <I2C_Slave_STOPF+0x258>)
 8004a80:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7fd ff16 	bl	80028b8 <HAL_DMA_Abort_IT>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d008      	beq.n	8004aa4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004a9c:	4610      	mov	r0, r2
 8004a9e:	4798      	blx	r3
 8004aa0:	e000      	b.n	8004aa4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004aa2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d03e      	beq.n	8004b2c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
 8004ab8:	2b04      	cmp	r3, #4
 8004aba:	d112      	bne.n	8004ae2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	691a      	ldr	r2, [r3, #16]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac6:	b2d2      	uxtb	r2, r2
 8004ac8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ace:	1c5a      	adds	r2, r3, #1
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aec:	2b40      	cmp	r3, #64	@ 0x40
 8004aee:	d112      	bne.n	8004b16 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	691a      	ldr	r2, [r3, #16]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afa:	b2d2      	uxtb	r2, r2
 8004afc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b02:	1c5a      	adds	r2, r3, #1
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	b29a      	uxth	r2, r3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d005      	beq.n	8004b2c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b24:	f043 0204 	orr.w	r2, r3, #4
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d003      	beq.n	8004b3c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 f843 	bl	8004bc0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004b3a:	e039      	b.n	8004bb0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004b3c:	7bfb      	ldrb	r3, [r7, #15]
 8004b3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b40:	d109      	bne.n	8004b56 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2228      	movs	r2, #40	@ 0x28
 8004b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f7ff f810 	bl	8003b76 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b28      	cmp	r3, #40	@ 0x28
 8004b60:	d111      	bne.n	8004b86 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a15      	ldr	r2, [pc, #84]	@ (8004bbc <I2C_Slave_STOPF+0x25c>)
 8004b66:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2220      	movs	r2, #32
 8004b72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f7ff f811 	bl	8003ba6 <HAL_I2C_ListenCpltCallback>
}
 8004b84:	e014      	b.n	8004bb0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b8a:	2b22      	cmp	r3, #34	@ 0x22
 8004b8c:	d002      	beq.n	8004b94 <I2C_Slave_STOPF+0x234>
 8004b8e:	7bfb      	ldrb	r3, [r7, #15]
 8004b90:	2b22      	cmp	r3, #34	@ 0x22
 8004b92:	d10d      	bne.n	8004bb0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7fe ffe3 	bl	8003b76 <HAL_I2C_SlaveRxCpltCallback>
}
 8004bb0:	bf00      	nop
 8004bb2:	3710      	adds	r7, #16
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	08005161 	.word	0x08005161
 8004bbc:	ffff0000 	.word	0xffff0000

08004bc0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bce:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bd6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004bd8:	7bbb      	ldrb	r3, [r7, #14]
 8004bda:	2b10      	cmp	r3, #16
 8004bdc:	d002      	beq.n	8004be4 <I2C_ITError+0x24>
 8004bde:	7bbb      	ldrb	r3, [r7, #14]
 8004be0:	2b40      	cmp	r3, #64	@ 0x40
 8004be2:	d10a      	bne.n	8004bfa <I2C_ITError+0x3a>
 8004be4:	7bfb      	ldrb	r3, [r7, #15]
 8004be6:	2b22      	cmp	r3, #34	@ 0x22
 8004be8:	d107      	bne.n	8004bfa <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004bf8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004bfa:	7bfb      	ldrb	r3, [r7, #15]
 8004bfc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004c00:	2b28      	cmp	r3, #40	@ 0x28
 8004c02:	d107      	bne.n	8004c14 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2228      	movs	r2, #40	@ 0x28
 8004c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004c12:	e015      	b.n	8004c40 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c22:	d00a      	beq.n	8004c3a <I2C_ITError+0x7a>
 8004c24:	7bfb      	ldrb	r3, [r7, #15]
 8004c26:	2b60      	cmp	r3, #96	@ 0x60
 8004c28:	d007      	beq.n	8004c3a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2220      	movs	r2, #32
 8004c2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c4e:	d162      	bne.n	8004d16 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	685a      	ldr	r2, [r3, #4]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c5e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d020      	beq.n	8004cb0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c72:	4a6a      	ldr	r2, [pc, #424]	@ (8004e1c <I2C_ITError+0x25c>)
 8004c74:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f7fd fe1c 	bl	80028b8 <HAL_DMA_Abort_IT>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	f000 8089 	beq.w	8004d9a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f022 0201 	bic.w	r2, r2, #1
 8004c96:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ca4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004caa:	4610      	mov	r0, r2
 8004cac:	4798      	blx	r3
 8004cae:	e074      	b.n	8004d9a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb4:	4a59      	ldr	r2, [pc, #356]	@ (8004e1c <I2C_ITError+0x25c>)
 8004cb6:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7fd fdfb 	bl	80028b8 <HAL_DMA_Abort_IT>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d068      	beq.n	8004d9a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cd2:	2b40      	cmp	r3, #64	@ 0x40
 8004cd4:	d10b      	bne.n	8004cee <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	691a      	ldr	r2, [r3, #16]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce0:	b2d2      	uxtb	r2, r2
 8004ce2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce8:	1c5a      	adds	r2, r3, #1
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f022 0201 	bic.w	r2, r2, #1
 8004cfc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2220      	movs	r2, #32
 8004d02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d10:	4610      	mov	r0, r2
 8004d12:	4798      	blx	r3
 8004d14:	e041      	b.n	8004d9a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	2b60      	cmp	r3, #96	@ 0x60
 8004d20:	d125      	bne.n	8004d6e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2220      	movs	r2, #32
 8004d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	695b      	ldr	r3, [r3, #20]
 8004d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d3a:	2b40      	cmp	r3, #64	@ 0x40
 8004d3c:	d10b      	bne.n	8004d56 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	691a      	ldr	r2, [r3, #16]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d48:	b2d2      	uxtb	r2, r2
 8004d4a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d50:	1c5a      	adds	r2, r3, #1
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f022 0201 	bic.w	r2, r2, #1
 8004d64:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f7fe ff45 	bl	8003bf6 <HAL_I2C_AbortCpltCallback>
 8004d6c:	e015      	b.n	8004d9a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d78:	2b40      	cmp	r3, #64	@ 0x40
 8004d7a:	d10b      	bne.n	8004d94 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	691a      	ldr	r2, [r3, #16]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d86:	b2d2      	uxtb	r2, r2
 8004d88:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8e:	1c5a      	adds	r2, r3, #1
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f7fe ff24 	bl	8003be2 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10e      	bne.n	8004dc8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d109      	bne.n	8004dc8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d104      	bne.n	8004dc8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d007      	beq.n	8004dd8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	685a      	ldr	r2, [r3, #4]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004dd6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dde:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de4:	f003 0304 	and.w	r3, r3, #4
 8004de8:	2b04      	cmp	r3, #4
 8004dea:	d113      	bne.n	8004e14 <I2C_ITError+0x254>
 8004dec:	7bfb      	ldrb	r3, [r7, #15]
 8004dee:	2b28      	cmp	r3, #40	@ 0x28
 8004df0:	d110      	bne.n	8004e14 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a0a      	ldr	r2, [pc, #40]	@ (8004e20 <I2C_ITError+0x260>)
 8004df6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2220      	movs	r2, #32
 8004e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f7fe fec9 	bl	8003ba6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e14:	bf00      	nop
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	08005161 	.word	0x08005161
 8004e20:	ffff0000 	.word	0xffff0000

08004e24 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b088      	sub	sp, #32
 8004e28:	af02      	add	r7, sp, #8
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	607a      	str	r2, [r7, #4]
 8004e2e:	603b      	str	r3, [r7, #0]
 8004e30:	460b      	mov	r3, r1
 8004e32:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e38:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	2b08      	cmp	r3, #8
 8004e3e:	d006      	beq.n	8004e4e <I2C_MasterRequestWrite+0x2a>
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d003      	beq.n	8004e4e <I2C_MasterRequestWrite+0x2a>
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004e4c:	d108      	bne.n	8004e60 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	e00b      	b.n	8004e78 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e64:	2b12      	cmp	r3, #18
 8004e66:	d107      	bne.n	8004e78 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e76:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e84:	68f8      	ldr	r0, [r7, #12]
 8004e86:	f000 fa13 	bl	80052b0 <I2C_WaitOnFlagUntilTimeout>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d00d      	beq.n	8004eac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e9e:	d103      	bne.n	8004ea8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ea6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ea8:	2303      	movs	r3, #3
 8004eaa:	e035      	b.n	8004f18 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004eb4:	d108      	bne.n	8004ec8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004eb6:	897b      	ldrh	r3, [r7, #10]
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	461a      	mov	r2, r3
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004ec4:	611a      	str	r2, [r3, #16]
 8004ec6:	e01b      	b.n	8004f00 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ec8:	897b      	ldrh	r3, [r7, #10]
 8004eca:	11db      	asrs	r3, r3, #7
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	f003 0306 	and.w	r3, r3, #6
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	f063 030f 	orn	r3, r3, #15
 8004ed8:	b2da      	uxtb	r2, r3
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	490e      	ldr	r1, [pc, #56]	@ (8004f20 <I2C_MasterRequestWrite+0xfc>)
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f000 fa5c 	bl	80053a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d001      	beq.n	8004ef6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e010      	b.n	8004f18 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004ef6:	897b      	ldrh	r3, [r7, #10]
 8004ef8:	b2da      	uxtb	r2, r3
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	4907      	ldr	r1, [pc, #28]	@ (8004f24 <I2C_MasterRequestWrite+0x100>)
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f000 fa4c 	bl	80053a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e000      	b.n	8004f18 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3718      	adds	r7, #24
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	00010008 	.word	0x00010008
 8004f24:	00010002 	.word	0x00010002

08004f28 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b086      	sub	sp, #24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f34:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f3c:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f44:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f4a:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	685a      	ldr	r2, [r3, #4]
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004f5a:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d003      	beq.n	8004f6c <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f68:	2200      	movs	r2, #0
 8004f6a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d003      	beq.n	8004f7c <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f78:	2200      	movs	r2, #0
 8004f7a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004f7c:	7cfb      	ldrb	r3, [r7, #19]
 8004f7e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004f82:	2b21      	cmp	r3, #33	@ 0x21
 8004f84:	d007      	beq.n	8004f96 <I2C_DMAXferCplt+0x6e>
 8004f86:	7cfb      	ldrb	r3, [r7, #19]
 8004f88:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004f8c:	2b22      	cmp	r3, #34	@ 0x22
 8004f8e:	d131      	bne.n	8004ff4 <I2C_DMAXferCplt+0xcc>
 8004f90:	7cbb      	ldrb	r3, [r7, #18]
 8004f92:	2b20      	cmp	r3, #32
 8004f94:	d12e      	bne.n	8004ff4 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fa4:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004fac:	7cfb      	ldrb	r3, [r7, #19]
 8004fae:	2b29      	cmp	r3, #41	@ 0x29
 8004fb0:	d10a      	bne.n	8004fc8 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	2221      	movs	r2, #33	@ 0x21
 8004fb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	2228      	movs	r2, #40	@ 0x28
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004fc0:	6978      	ldr	r0, [r7, #20]
 8004fc2:	f7fe fdce 	bl	8003b62 <HAL_I2C_SlaveTxCpltCallback>
 8004fc6:	e00c      	b.n	8004fe2 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004fc8:	7cfb      	ldrb	r3, [r7, #19]
 8004fca:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fcc:	d109      	bne.n	8004fe2 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	2222      	movs	r2, #34	@ 0x22
 8004fd2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	2228      	movs	r2, #40	@ 0x28
 8004fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004fdc:	6978      	ldr	r0, [r7, #20]
 8004fde:	f7fe fdca 	bl	8003b76 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685a      	ldr	r2, [r3, #4]
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004ff0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004ff2:	e074      	b.n	80050de <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d06e      	beq.n	80050de <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005004:	b29b      	uxth	r3, r3
 8005006:	2b01      	cmp	r3, #1
 8005008:	d107      	bne.n	800501a <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005018:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	685a      	ldr	r2, [r3, #4]
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005028:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005030:	d009      	beq.n	8005046 <I2C_DMAXferCplt+0x11e>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2b08      	cmp	r3, #8
 8005036:	d006      	beq.n	8005046 <I2C_DMAXferCplt+0x11e>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800503e:	d002      	beq.n	8005046 <I2C_DMAXferCplt+0x11e>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2b20      	cmp	r3, #32
 8005044:	d107      	bne.n	8005056 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005054:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	685a      	ldr	r2, [r3, #4]
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005064:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005074:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	2200      	movs	r2, #0
 800507a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8005084:	6978      	ldr	r0, [r7, #20]
 8005086:	f7fe fdac 	bl	8003be2 <HAL_I2C_ErrorCallback>
}
 800508a:	e028      	b.n	80050de <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	2220      	movs	r2, #32
 8005090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b40      	cmp	r3, #64	@ 0x40
 800509e:	d10a      	bne.n	80050b6 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	2200      	movs	r2, #0
 80050ac:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80050ae:	6978      	ldr	r0, [r7, #20]
 80050b0:	f7fe fd8d 	bl	8003bce <HAL_I2C_MemRxCpltCallback>
}
 80050b4:	e013      	b.n	80050de <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2b08      	cmp	r3, #8
 80050c2:	d002      	beq.n	80050ca <I2C_DMAXferCplt+0x1a2>
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2b20      	cmp	r3, #32
 80050c8:	d103      	bne.n	80050d2 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	2200      	movs	r2, #0
 80050ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80050d0:	e002      	b.n	80050d8 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	2212      	movs	r2, #18
 80050d6:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80050d8:	6978      	ldr	r0, [r7, #20]
 80050da:	f7fb fb7d 	bl	80007d8 <HAL_I2C_MasterRxCpltCallback>
}
 80050de:	bf00      	nop
 80050e0:	3718      	adds	r7, #24
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}

080050e6 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80050e6:	b580      	push	{r7, lr}
 80050e8:	b084      	sub	sp, #16
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f2:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d003      	beq.n	8005104 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005100:	2200      	movs	r2, #0
 8005102:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005108:	2b00      	cmp	r3, #0
 800510a:	d003      	beq.n	8005114 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005110:	2200      	movs	r2, #0
 8005112:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f7fd fd89 	bl	8002c2c <HAL_DMA_GetError>
 800511a:	4603      	mov	r3, r0
 800511c:	2b02      	cmp	r3, #2
 800511e:	d01b      	beq.n	8005158 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800512e:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2200      	movs	r2, #0
 8005134:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2220      	movs	r2, #32
 800513a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800514a:	f043 0210 	orr.w	r2, r3, #16
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f7fe fd45 	bl	8003be2 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005158:	bf00      	nop
 800515a:	3710      	adds	r7, #16
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005168:	2300      	movs	r3, #0
 800516a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005170:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005178:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800517a:	4b4b      	ldr	r3, [pc, #300]	@ (80052a8 <I2C_DMAAbort+0x148>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	08db      	lsrs	r3, r3, #3
 8005180:	4a4a      	ldr	r2, [pc, #296]	@ (80052ac <I2C_DMAAbort+0x14c>)
 8005182:	fba2 2303 	umull	r2, r3, r2, r3
 8005186:	0a1a      	lsrs	r2, r3, #8
 8005188:	4613      	mov	r3, r2
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	4413      	add	r3, r2
 800518e:	00da      	lsls	r2, r3, #3
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d106      	bne.n	80051a8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519e:	f043 0220 	orr.w	r2, r3, #32
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80051a6:	e00a      	b.n	80051be <I2C_DMAAbort+0x5e>
    }
    count--;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	3b01      	subs	r3, #1
 80051ac:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051bc:	d0ea      	beq.n	8005194 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d003      	beq.n	80051ce <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051ca:	2200      	movs	r2, #0
 80051cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d003      	beq.n	80051de <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051da:	2200      	movs	r2, #0
 80051dc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051ec:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	2200      	movs	r2, #0
 80051f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d003      	beq.n	8005204 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005200:	2200      	movs	r2, #0
 8005202:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005208:	2b00      	cmp	r3, #0
 800520a:	d003      	beq.n	8005214 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005210:	2200      	movs	r2, #0
 8005212:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f022 0201 	bic.w	r2, r2, #1
 8005222:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800522a:	b2db      	uxtb	r3, r3
 800522c:	2b60      	cmp	r3, #96	@ 0x60
 800522e:	d10e      	bne.n	800524e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	2220      	movs	r2, #32
 8005234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	2200      	movs	r2, #0
 8005244:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005246:	6978      	ldr	r0, [r7, #20]
 8005248:	f7fe fcd5 	bl	8003bf6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800524c:	e027      	b.n	800529e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800524e:	7cfb      	ldrb	r3, [r7, #19]
 8005250:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005254:	2b28      	cmp	r3, #40	@ 0x28
 8005256:	d117      	bne.n	8005288 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f042 0201 	orr.w	r2, r2, #1
 8005266:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005276:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	2200      	movs	r2, #0
 800527c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	2228      	movs	r2, #40	@ 0x28
 8005282:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005286:	e007      	b.n	8005298 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	2220      	movs	r2, #32
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005298:	6978      	ldr	r0, [r7, #20]
 800529a:	f7fe fca2 	bl	8003be2 <HAL_I2C_ErrorCallback>
}
 800529e:	bf00      	nop
 80052a0:	3718      	adds	r7, #24
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	20000000 	.word	0x20000000
 80052ac:	14f8b589 	.word	0x14f8b589

080052b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	603b      	str	r3, [r7, #0]
 80052bc:	4613      	mov	r3, r2
 80052be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052c0:	e048      	b.n	8005354 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c8:	d044      	beq.n	8005354 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052ca:	f7fd f86d 	bl	80023a8 <HAL_GetTick>
 80052ce:	4602      	mov	r2, r0
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	683a      	ldr	r2, [r7, #0]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d302      	bcc.n	80052e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d139      	bne.n	8005354 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	0c1b      	lsrs	r3, r3, #16
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d10d      	bne.n	8005306 <I2C_WaitOnFlagUntilTimeout+0x56>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	695b      	ldr	r3, [r3, #20]
 80052f0:	43da      	mvns	r2, r3
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	4013      	ands	r3, r2
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	bf0c      	ite	eq
 80052fc:	2301      	moveq	r3, #1
 80052fe:	2300      	movne	r3, #0
 8005300:	b2db      	uxtb	r3, r3
 8005302:	461a      	mov	r2, r3
 8005304:	e00c      	b.n	8005320 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	699b      	ldr	r3, [r3, #24]
 800530c:	43da      	mvns	r2, r3
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	4013      	ands	r3, r2
 8005312:	b29b      	uxth	r3, r3
 8005314:	2b00      	cmp	r3, #0
 8005316:	bf0c      	ite	eq
 8005318:	2301      	moveq	r3, #1
 800531a:	2300      	movne	r3, #0
 800531c:	b2db      	uxtb	r3, r3
 800531e:	461a      	mov	r2, r3
 8005320:	79fb      	ldrb	r3, [r7, #7]
 8005322:	429a      	cmp	r2, r3
 8005324:	d116      	bne.n	8005354 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2220      	movs	r2, #32
 8005330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005340:	f043 0220 	orr.w	r2, r3, #32
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e023      	b.n	800539c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	0c1b      	lsrs	r3, r3, #16
 8005358:	b2db      	uxtb	r3, r3
 800535a:	2b01      	cmp	r3, #1
 800535c:	d10d      	bne.n	800537a <I2C_WaitOnFlagUntilTimeout+0xca>
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	695b      	ldr	r3, [r3, #20]
 8005364:	43da      	mvns	r2, r3
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	4013      	ands	r3, r2
 800536a:	b29b      	uxth	r3, r3
 800536c:	2b00      	cmp	r3, #0
 800536e:	bf0c      	ite	eq
 8005370:	2301      	moveq	r3, #1
 8005372:	2300      	movne	r3, #0
 8005374:	b2db      	uxtb	r3, r3
 8005376:	461a      	mov	r2, r3
 8005378:	e00c      	b.n	8005394 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	699b      	ldr	r3, [r3, #24]
 8005380:	43da      	mvns	r2, r3
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	4013      	ands	r3, r2
 8005386:	b29b      	uxth	r3, r3
 8005388:	2b00      	cmp	r3, #0
 800538a:	bf0c      	ite	eq
 800538c:	2301      	moveq	r3, #1
 800538e:	2300      	movne	r3, #0
 8005390:	b2db      	uxtb	r3, r3
 8005392:	461a      	mov	r2, r3
 8005394:	79fb      	ldrb	r3, [r7, #7]
 8005396:	429a      	cmp	r2, r3
 8005398:	d093      	beq.n	80052c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	3710      	adds	r7, #16
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	60b9      	str	r1, [r7, #8]
 80053ae:	607a      	str	r2, [r7, #4]
 80053b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80053b2:	e071      	b.n	8005498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	695b      	ldr	r3, [r3, #20]
 80053ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053c2:	d123      	bne.n	800540c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80053dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2220      	movs	r2, #32
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f8:	f043 0204 	orr.w	r2, r3, #4
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e067      	b.n	80054dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005412:	d041      	beq.n	8005498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005414:	f7fc ffc8 	bl	80023a8 <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	429a      	cmp	r2, r3
 8005422:	d302      	bcc.n	800542a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d136      	bne.n	8005498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	0c1b      	lsrs	r3, r3, #16
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b01      	cmp	r3, #1
 8005432:	d10c      	bne.n	800544e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	43da      	mvns	r2, r3
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	4013      	ands	r3, r2
 8005440:	b29b      	uxth	r3, r3
 8005442:	2b00      	cmp	r3, #0
 8005444:	bf14      	ite	ne
 8005446:	2301      	movne	r3, #1
 8005448:	2300      	moveq	r3, #0
 800544a:	b2db      	uxtb	r3, r3
 800544c:	e00b      	b.n	8005466 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	43da      	mvns	r2, r3
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	4013      	ands	r3, r2
 800545a:	b29b      	uxth	r3, r3
 800545c:	2b00      	cmp	r3, #0
 800545e:	bf14      	ite	ne
 8005460:	2301      	movne	r3, #1
 8005462:	2300      	moveq	r3, #0
 8005464:	b2db      	uxtb	r3, r3
 8005466:	2b00      	cmp	r3, #0
 8005468:	d016      	beq.n	8005498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2200      	movs	r2, #0
 800546e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2220      	movs	r2, #32
 8005474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005484:	f043 0220 	orr.w	r2, r3, #32
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e021      	b.n	80054dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	0c1b      	lsrs	r3, r3, #16
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d10c      	bne.n	80054bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	695b      	ldr	r3, [r3, #20]
 80054a8:	43da      	mvns	r2, r3
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	4013      	ands	r3, r2
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	bf14      	ite	ne
 80054b4:	2301      	movne	r3, #1
 80054b6:	2300      	moveq	r3, #0
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	e00b      	b.n	80054d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	699b      	ldr	r3, [r3, #24]
 80054c2:	43da      	mvns	r2, r3
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	4013      	ands	r3, r2
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	bf14      	ite	ne
 80054ce:	2301      	movne	r3, #1
 80054d0:	2300      	moveq	r3, #0
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	f47f af6d 	bne.w	80053b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80054da:	2300      	movs	r3, #0
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3710      	adds	r7, #16
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054f0:	e034      	b.n	800555c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054f2:	68f8      	ldr	r0, [r7, #12]
 80054f4:	f000 f8b8 	bl	8005668 <I2C_IsAcknowledgeFailed>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d001      	beq.n	8005502 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e034      	b.n	800556c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005508:	d028      	beq.n	800555c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800550a:	f7fc ff4d 	bl	80023a8 <HAL_GetTick>
 800550e:	4602      	mov	r2, r0
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	68ba      	ldr	r2, [r7, #8]
 8005516:	429a      	cmp	r2, r3
 8005518:	d302      	bcc.n	8005520 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d11d      	bne.n	800555c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	695b      	ldr	r3, [r3, #20]
 8005526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800552a:	2b80      	cmp	r3, #128	@ 0x80
 800552c:	d016      	beq.n	800555c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2220      	movs	r2, #32
 8005538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005548:	f043 0220 	orr.w	r2, r3, #32
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e007      	b.n	800556c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005566:	2b80      	cmp	r3, #128	@ 0x80
 8005568:	d1c3      	bne.n	80054f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005580:	e034      	b.n	80055ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005582:	68f8      	ldr	r0, [r7, #12]
 8005584:	f000 f870 	bl	8005668 <I2C_IsAcknowledgeFailed>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d001      	beq.n	8005592 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e034      	b.n	80055fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005598:	d028      	beq.n	80055ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800559a:	f7fc ff05 	bl	80023a8 <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d302      	bcc.n	80055b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d11d      	bne.n	80055ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	f003 0304 	and.w	r3, r3, #4
 80055ba:	2b04      	cmp	r3, #4
 80055bc:	d016      	beq.n	80055ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2220      	movs	r2, #32
 80055c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d8:	f043 0220 	orr.w	r2, r3, #32
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e007      	b.n	80055fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	695b      	ldr	r3, [r3, #20]
 80055f2:	f003 0304 	and.w	r3, r3, #4
 80055f6:	2b04      	cmp	r3, #4
 80055f8:	d1c3      	bne.n	8005582 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80055fa:	2300      	movs	r3, #0
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3710      	adds	r7, #16
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}

08005604 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005604:	b480      	push	{r7}
 8005606:	b085      	sub	sp, #20
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800560c:	2300      	movs	r3, #0
 800560e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005610:	4b13      	ldr	r3, [pc, #76]	@ (8005660 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	08db      	lsrs	r3, r3, #3
 8005616:	4a13      	ldr	r2, [pc, #76]	@ (8005664 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005618:	fba2 2303 	umull	r2, r3, r2, r3
 800561c:	0a1a      	lsrs	r2, r3, #8
 800561e:	4613      	mov	r3, r2
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	4413      	add	r3, r2
 8005624:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	3b01      	subs	r3, #1
 800562a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d107      	bne.n	8005642 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005636:	f043 0220 	orr.w	r2, r3, #32
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e008      	b.n	8005654 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800564c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005650:	d0e9      	beq.n	8005626 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	4618      	mov	r0, r3
 8005656:	3714      	adds	r7, #20
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr
 8005660:	20000000 	.word	0x20000000
 8005664:	14f8b589 	.word	0x14f8b589

08005668 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	695b      	ldr	r3, [r3, #20]
 8005676:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800567a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800567e:	d11b      	bne.n	80056b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005688:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2220      	movs	r2, #32
 8005694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a4:	f043 0204 	orr.w	r2, r3, #4
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e000      	b.n	80056ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	370c      	adds	r7, #12
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr

080056c6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80056c6:	b480      	push	{r7}
 80056c8:	b083      	sub	sp, #12
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056d2:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80056d6:	d103      	bne.n	80056e0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80056de:	e007      	b.n	80056f0 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80056e8:	d102      	bne.n	80056f0 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2208      	movs	r2, #8
 80056ee:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80056f0:	bf00      	nop
 80056f2:	370c      	adds	r7, #12
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr

080056fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b086      	sub	sp, #24
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d101      	bne.n	800570e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e267      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	2b00      	cmp	r3, #0
 8005718:	d075      	beq.n	8005806 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800571a:	4b88      	ldr	r3, [pc, #544]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	f003 030c 	and.w	r3, r3, #12
 8005722:	2b04      	cmp	r3, #4
 8005724:	d00c      	beq.n	8005740 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005726:	4b85      	ldr	r3, [pc, #532]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800572e:	2b08      	cmp	r3, #8
 8005730:	d112      	bne.n	8005758 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005732:	4b82      	ldr	r3, [pc, #520]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800573a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800573e:	d10b      	bne.n	8005758 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005740:	4b7e      	ldr	r3, [pc, #504]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005748:	2b00      	cmp	r3, #0
 800574a:	d05b      	beq.n	8005804 <HAL_RCC_OscConfig+0x108>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d157      	bne.n	8005804 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e242      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005760:	d106      	bne.n	8005770 <HAL_RCC_OscConfig+0x74>
 8005762:	4b76      	ldr	r3, [pc, #472]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a75      	ldr	r2, [pc, #468]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005768:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800576c:	6013      	str	r3, [r2, #0]
 800576e:	e01d      	b.n	80057ac <HAL_RCC_OscConfig+0xb0>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005778:	d10c      	bne.n	8005794 <HAL_RCC_OscConfig+0x98>
 800577a:	4b70      	ldr	r3, [pc, #448]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a6f      	ldr	r2, [pc, #444]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005780:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005784:	6013      	str	r3, [r2, #0]
 8005786:	4b6d      	ldr	r3, [pc, #436]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a6c      	ldr	r2, [pc, #432]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 800578c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005790:	6013      	str	r3, [r2, #0]
 8005792:	e00b      	b.n	80057ac <HAL_RCC_OscConfig+0xb0>
 8005794:	4b69      	ldr	r3, [pc, #420]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a68      	ldr	r2, [pc, #416]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 800579a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800579e:	6013      	str	r3, [r2, #0]
 80057a0:	4b66      	ldr	r3, [pc, #408]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a65      	ldr	r2, [pc, #404]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 80057a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d013      	beq.n	80057dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057b4:	f7fc fdf8 	bl	80023a8 <HAL_GetTick>
 80057b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057ba:	e008      	b.n	80057ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057bc:	f7fc fdf4 	bl	80023a8 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	2b64      	cmp	r3, #100	@ 0x64
 80057c8:	d901      	bls.n	80057ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e207      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057ce:	4b5b      	ldr	r3, [pc, #364]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d0f0      	beq.n	80057bc <HAL_RCC_OscConfig+0xc0>
 80057da:	e014      	b.n	8005806 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057dc:	f7fc fde4 	bl	80023a8 <HAL_GetTick>
 80057e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057e2:	e008      	b.n	80057f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057e4:	f7fc fde0 	bl	80023a8 <HAL_GetTick>
 80057e8:	4602      	mov	r2, r0
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	2b64      	cmp	r3, #100	@ 0x64
 80057f0:	d901      	bls.n	80057f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e1f3      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057f6:	4b51      	ldr	r3, [pc, #324]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d1f0      	bne.n	80057e4 <HAL_RCC_OscConfig+0xe8>
 8005802:	e000      	b.n	8005806 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005804:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0302 	and.w	r3, r3, #2
 800580e:	2b00      	cmp	r3, #0
 8005810:	d063      	beq.n	80058da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005812:	4b4a      	ldr	r3, [pc, #296]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f003 030c 	and.w	r3, r3, #12
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00b      	beq.n	8005836 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800581e:	4b47      	ldr	r3, [pc, #284]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005826:	2b08      	cmp	r3, #8
 8005828:	d11c      	bne.n	8005864 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800582a:	4b44      	ldr	r3, [pc, #272]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d116      	bne.n	8005864 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005836:	4b41      	ldr	r3, [pc, #260]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0302 	and.w	r3, r3, #2
 800583e:	2b00      	cmp	r3, #0
 8005840:	d005      	beq.n	800584e <HAL_RCC_OscConfig+0x152>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	2b01      	cmp	r3, #1
 8005848:	d001      	beq.n	800584e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e1c7      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800584e:	4b3b      	ldr	r3, [pc, #236]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	00db      	lsls	r3, r3, #3
 800585c:	4937      	ldr	r1, [pc, #220]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 800585e:	4313      	orrs	r3, r2
 8005860:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005862:	e03a      	b.n	80058da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d020      	beq.n	80058ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800586c:	4b34      	ldr	r3, [pc, #208]	@ (8005940 <HAL_RCC_OscConfig+0x244>)
 800586e:	2201      	movs	r2, #1
 8005870:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005872:	f7fc fd99 	bl	80023a8 <HAL_GetTick>
 8005876:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005878:	e008      	b.n	800588c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800587a:	f7fc fd95 	bl	80023a8 <HAL_GetTick>
 800587e:	4602      	mov	r2, r0
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	2b02      	cmp	r3, #2
 8005886:	d901      	bls.n	800588c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e1a8      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800588c:	4b2b      	ldr	r3, [pc, #172]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	2b00      	cmp	r3, #0
 8005896:	d0f0      	beq.n	800587a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005898:	4b28      	ldr	r3, [pc, #160]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	691b      	ldr	r3, [r3, #16]
 80058a4:	00db      	lsls	r3, r3, #3
 80058a6:	4925      	ldr	r1, [pc, #148]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	600b      	str	r3, [r1, #0]
 80058ac:	e015      	b.n	80058da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058ae:	4b24      	ldr	r3, [pc, #144]	@ (8005940 <HAL_RCC_OscConfig+0x244>)
 80058b0:	2200      	movs	r2, #0
 80058b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058b4:	f7fc fd78 	bl	80023a8 <HAL_GetTick>
 80058b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058ba:	e008      	b.n	80058ce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058bc:	f7fc fd74 	bl	80023a8 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d901      	bls.n	80058ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e187      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058ce:	4b1b      	ldr	r3, [pc, #108]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0302 	and.w	r3, r3, #2
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1f0      	bne.n	80058bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 0308 	and.w	r3, r3, #8
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d036      	beq.n	8005954 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d016      	beq.n	800591c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058ee:	4b15      	ldr	r3, [pc, #84]	@ (8005944 <HAL_RCC_OscConfig+0x248>)
 80058f0:	2201      	movs	r2, #1
 80058f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058f4:	f7fc fd58 	bl	80023a8 <HAL_GetTick>
 80058f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058fa:	e008      	b.n	800590e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058fc:	f7fc fd54 	bl	80023a8 <HAL_GetTick>
 8005900:	4602      	mov	r2, r0
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	2b02      	cmp	r3, #2
 8005908:	d901      	bls.n	800590e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800590a:	2303      	movs	r3, #3
 800590c:	e167      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800590e:	4b0b      	ldr	r3, [pc, #44]	@ (800593c <HAL_RCC_OscConfig+0x240>)
 8005910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005912:	f003 0302 	and.w	r3, r3, #2
 8005916:	2b00      	cmp	r3, #0
 8005918:	d0f0      	beq.n	80058fc <HAL_RCC_OscConfig+0x200>
 800591a:	e01b      	b.n	8005954 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800591c:	4b09      	ldr	r3, [pc, #36]	@ (8005944 <HAL_RCC_OscConfig+0x248>)
 800591e:	2200      	movs	r2, #0
 8005920:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005922:	f7fc fd41 	bl	80023a8 <HAL_GetTick>
 8005926:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005928:	e00e      	b.n	8005948 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800592a:	f7fc fd3d 	bl	80023a8 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	2b02      	cmp	r3, #2
 8005936:	d907      	bls.n	8005948 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005938:	2303      	movs	r3, #3
 800593a:	e150      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
 800593c:	40023800 	.word	0x40023800
 8005940:	42470000 	.word	0x42470000
 8005944:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005948:	4b88      	ldr	r3, [pc, #544]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 800594a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800594c:	f003 0302 	and.w	r3, r3, #2
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1ea      	bne.n	800592a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0304 	and.w	r3, r3, #4
 800595c:	2b00      	cmp	r3, #0
 800595e:	f000 8097 	beq.w	8005a90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005962:	2300      	movs	r3, #0
 8005964:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005966:	4b81      	ldr	r3, [pc, #516]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10f      	bne.n	8005992 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005972:	2300      	movs	r3, #0
 8005974:	60bb      	str	r3, [r7, #8]
 8005976:	4b7d      	ldr	r3, [pc, #500]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597a:	4a7c      	ldr	r2, [pc, #496]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 800597c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005980:	6413      	str	r3, [r2, #64]	@ 0x40
 8005982:	4b7a      	ldr	r3, [pc, #488]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800598a:	60bb      	str	r3, [r7, #8]
 800598c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800598e:	2301      	movs	r3, #1
 8005990:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005992:	4b77      	ldr	r3, [pc, #476]	@ (8005b70 <HAL_RCC_OscConfig+0x474>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800599a:	2b00      	cmp	r3, #0
 800599c:	d118      	bne.n	80059d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800599e:	4b74      	ldr	r3, [pc, #464]	@ (8005b70 <HAL_RCC_OscConfig+0x474>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a73      	ldr	r2, [pc, #460]	@ (8005b70 <HAL_RCC_OscConfig+0x474>)
 80059a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059aa:	f7fc fcfd 	bl	80023a8 <HAL_GetTick>
 80059ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059b0:	e008      	b.n	80059c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059b2:	f7fc fcf9 	bl	80023a8 <HAL_GetTick>
 80059b6:	4602      	mov	r2, r0
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d901      	bls.n	80059c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e10c      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059c4:	4b6a      	ldr	r3, [pc, #424]	@ (8005b70 <HAL_RCC_OscConfig+0x474>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d0f0      	beq.n	80059b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d106      	bne.n	80059e6 <HAL_RCC_OscConfig+0x2ea>
 80059d8:	4b64      	ldr	r3, [pc, #400]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 80059da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059dc:	4a63      	ldr	r2, [pc, #396]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 80059de:	f043 0301 	orr.w	r3, r3, #1
 80059e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80059e4:	e01c      	b.n	8005a20 <HAL_RCC_OscConfig+0x324>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	2b05      	cmp	r3, #5
 80059ec:	d10c      	bne.n	8005a08 <HAL_RCC_OscConfig+0x30c>
 80059ee:	4b5f      	ldr	r3, [pc, #380]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 80059f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f2:	4a5e      	ldr	r2, [pc, #376]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 80059f4:	f043 0304 	orr.w	r3, r3, #4
 80059f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80059fa:	4b5c      	ldr	r3, [pc, #368]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 80059fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059fe:	4a5b      	ldr	r2, [pc, #364]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005a00:	f043 0301 	orr.w	r3, r3, #1
 8005a04:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a06:	e00b      	b.n	8005a20 <HAL_RCC_OscConfig+0x324>
 8005a08:	4b58      	ldr	r3, [pc, #352]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005a0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a0c:	4a57      	ldr	r2, [pc, #348]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005a0e:	f023 0301 	bic.w	r3, r3, #1
 8005a12:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a14:	4b55      	ldr	r3, [pc, #340]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005a16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a18:	4a54      	ldr	r2, [pc, #336]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005a1a:	f023 0304 	bic.w	r3, r3, #4
 8005a1e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d015      	beq.n	8005a54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a28:	f7fc fcbe 	bl	80023a8 <HAL_GetTick>
 8005a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a2e:	e00a      	b.n	8005a46 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a30:	f7fc fcba 	bl	80023a8 <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e0cb      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a46:	4b49      	ldr	r3, [pc, #292]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a4a:	f003 0302 	and.w	r3, r3, #2
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d0ee      	beq.n	8005a30 <HAL_RCC_OscConfig+0x334>
 8005a52:	e014      	b.n	8005a7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a54:	f7fc fca8 	bl	80023a8 <HAL_GetTick>
 8005a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a5a:	e00a      	b.n	8005a72 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a5c:	f7fc fca4 	bl	80023a8 <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d901      	bls.n	8005a72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e0b5      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a72:	4b3e      	ldr	r3, [pc, #248]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a76:	f003 0302 	and.w	r3, r3, #2
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d1ee      	bne.n	8005a5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a7e:	7dfb      	ldrb	r3, [r7, #23]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d105      	bne.n	8005a90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a84:	4b39      	ldr	r3, [pc, #228]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a88:	4a38      	ldr	r2, [pc, #224]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005a8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a8e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	699b      	ldr	r3, [r3, #24]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f000 80a1 	beq.w	8005bdc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a9a:	4b34      	ldr	r3, [pc, #208]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f003 030c 	and.w	r3, r3, #12
 8005aa2:	2b08      	cmp	r3, #8
 8005aa4:	d05c      	beq.n	8005b60 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	699b      	ldr	r3, [r3, #24]
 8005aaa:	2b02      	cmp	r3, #2
 8005aac:	d141      	bne.n	8005b32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aae:	4b31      	ldr	r3, [pc, #196]	@ (8005b74 <HAL_RCC_OscConfig+0x478>)
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab4:	f7fc fc78 	bl	80023a8 <HAL_GetTick>
 8005ab8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aba:	e008      	b.n	8005ace <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005abc:	f7fc fc74 	bl	80023a8 <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	2b02      	cmp	r3, #2
 8005ac8:	d901      	bls.n	8005ace <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e087      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ace:	4b27      	ldr	r3, [pc, #156]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1f0      	bne.n	8005abc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	69da      	ldr	r2, [r3, #28]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a1b      	ldr	r3, [r3, #32]
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae8:	019b      	lsls	r3, r3, #6
 8005aea:	431a      	orrs	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af0:	085b      	lsrs	r3, r3, #1
 8005af2:	3b01      	subs	r3, #1
 8005af4:	041b      	lsls	r3, r3, #16
 8005af6:	431a      	orrs	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005afc:	061b      	lsls	r3, r3, #24
 8005afe:	491b      	ldr	r1, [pc, #108]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005b00:	4313      	orrs	r3, r2
 8005b02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b04:	4b1b      	ldr	r3, [pc, #108]	@ (8005b74 <HAL_RCC_OscConfig+0x478>)
 8005b06:	2201      	movs	r2, #1
 8005b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b0a:	f7fc fc4d 	bl	80023a8 <HAL_GetTick>
 8005b0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b10:	e008      	b.n	8005b24 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b12:	f7fc fc49 	bl	80023a8 <HAL_GetTick>
 8005b16:	4602      	mov	r2, r0
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	2b02      	cmp	r3, #2
 8005b1e:	d901      	bls.n	8005b24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	e05c      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b24:	4b11      	ldr	r3, [pc, #68]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d0f0      	beq.n	8005b12 <HAL_RCC_OscConfig+0x416>
 8005b30:	e054      	b.n	8005bdc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b32:	4b10      	ldr	r3, [pc, #64]	@ (8005b74 <HAL_RCC_OscConfig+0x478>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b38:	f7fc fc36 	bl	80023a8 <HAL_GetTick>
 8005b3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b3e:	e008      	b.n	8005b52 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b40:	f7fc fc32 	bl	80023a8 <HAL_GetTick>
 8005b44:	4602      	mov	r2, r0
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	2b02      	cmp	r3, #2
 8005b4c:	d901      	bls.n	8005b52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e045      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b52:	4b06      	ldr	r3, [pc, #24]	@ (8005b6c <HAL_RCC_OscConfig+0x470>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d1f0      	bne.n	8005b40 <HAL_RCC_OscConfig+0x444>
 8005b5e:	e03d      	b.n	8005bdc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d107      	bne.n	8005b78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e038      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
 8005b6c:	40023800 	.word	0x40023800
 8005b70:	40007000 	.word	0x40007000
 8005b74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b78:	4b1b      	ldr	r3, [pc, #108]	@ (8005be8 <HAL_RCC_OscConfig+0x4ec>)
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	699b      	ldr	r3, [r3, #24]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d028      	beq.n	8005bd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d121      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d11a      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005ba8:	4013      	ands	r3, r2
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005bae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d111      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bbe:	085b      	lsrs	r3, r3, #1
 8005bc0:	3b01      	subs	r3, #1
 8005bc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d107      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d001      	beq.n	8005bdc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e000      	b.n	8005bde <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3718      	adds	r7, #24
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	40023800 	.word	0x40023800

08005bec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d101      	bne.n	8005c00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e0cc      	b.n	8005d9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c00:	4b68      	ldr	r3, [pc, #416]	@ (8005da4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0307 	and.w	r3, r3, #7
 8005c08:	683a      	ldr	r2, [r7, #0]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d90c      	bls.n	8005c28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c0e:	4b65      	ldr	r3, [pc, #404]	@ (8005da4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c10:	683a      	ldr	r2, [r7, #0]
 8005c12:	b2d2      	uxtb	r2, r2
 8005c14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c16:	4b63      	ldr	r3, [pc, #396]	@ (8005da4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0307 	and.w	r3, r3, #7
 8005c1e:	683a      	ldr	r2, [r7, #0]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d001      	beq.n	8005c28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e0b8      	b.n	8005d9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 0302 	and.w	r3, r3, #2
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d020      	beq.n	8005c76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0304 	and.w	r3, r3, #4
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d005      	beq.n	8005c4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c40:	4b59      	ldr	r3, [pc, #356]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	4a58      	ldr	r2, [pc, #352]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c46:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005c4a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0308 	and.w	r3, r3, #8
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d005      	beq.n	8005c64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c58:	4b53      	ldr	r3, [pc, #332]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	4a52      	ldr	r2, [pc, #328]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c5e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005c62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c64:	4b50      	ldr	r3, [pc, #320]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	494d      	ldr	r1, [pc, #308]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c72:	4313      	orrs	r3, r2
 8005c74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 0301 	and.w	r3, r3, #1
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d044      	beq.n	8005d0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d107      	bne.n	8005c9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c8a:	4b47      	ldr	r3, [pc, #284]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d119      	bne.n	8005cca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e07f      	b.n	8005d9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	2b02      	cmp	r3, #2
 8005ca0:	d003      	beq.n	8005caa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ca6:	2b03      	cmp	r3, #3
 8005ca8:	d107      	bne.n	8005cba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005caa:	4b3f      	ldr	r3, [pc, #252]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d109      	bne.n	8005cca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e06f      	b.n	8005d9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cba:	4b3b      	ldr	r3, [pc, #236]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0302 	and.w	r3, r3, #2
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d101      	bne.n	8005cca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e067      	b.n	8005d9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005cca:	4b37      	ldr	r3, [pc, #220]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f023 0203 	bic.w	r2, r3, #3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	4934      	ldr	r1, [pc, #208]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005cdc:	f7fc fb64 	bl	80023a8 <HAL_GetTick>
 8005ce0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ce2:	e00a      	b.n	8005cfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ce4:	f7fc fb60 	bl	80023a8 <HAL_GetTick>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d901      	bls.n	8005cfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e04f      	b.n	8005d9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cfa:	4b2b      	ldr	r3, [pc, #172]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f003 020c 	and.w	r2, r3, #12
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d1eb      	bne.n	8005ce4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d0c:	4b25      	ldr	r3, [pc, #148]	@ (8005da4 <HAL_RCC_ClockConfig+0x1b8>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0307 	and.w	r3, r3, #7
 8005d14:	683a      	ldr	r2, [r7, #0]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d20c      	bcs.n	8005d34 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d1a:	4b22      	ldr	r3, [pc, #136]	@ (8005da4 <HAL_RCC_ClockConfig+0x1b8>)
 8005d1c:	683a      	ldr	r2, [r7, #0]
 8005d1e:	b2d2      	uxtb	r2, r2
 8005d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d22:	4b20      	ldr	r3, [pc, #128]	@ (8005da4 <HAL_RCC_ClockConfig+0x1b8>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0307 	and.w	r3, r3, #7
 8005d2a:	683a      	ldr	r2, [r7, #0]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d001      	beq.n	8005d34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e032      	b.n	8005d9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f003 0304 	and.w	r3, r3, #4
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d008      	beq.n	8005d52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d40:	4b19      	ldr	r3, [pc, #100]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	4916      	ldr	r1, [pc, #88]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 0308 	and.w	r3, r3, #8
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d009      	beq.n	8005d72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d5e:	4b12      	ldr	r3, [pc, #72]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	00db      	lsls	r3, r3, #3
 8005d6c:	490e      	ldr	r1, [pc, #56]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d72:	f000 f821 	bl	8005db8 <HAL_RCC_GetSysClockFreq>
 8005d76:	4602      	mov	r2, r0
 8005d78:	4b0b      	ldr	r3, [pc, #44]	@ (8005da8 <HAL_RCC_ClockConfig+0x1bc>)
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	091b      	lsrs	r3, r3, #4
 8005d7e:	f003 030f 	and.w	r3, r3, #15
 8005d82:	490a      	ldr	r1, [pc, #40]	@ (8005dac <HAL_RCC_ClockConfig+0x1c0>)
 8005d84:	5ccb      	ldrb	r3, [r1, r3]
 8005d86:	fa22 f303 	lsr.w	r3, r2, r3
 8005d8a:	4a09      	ldr	r2, [pc, #36]	@ (8005db0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005d8e:	4b09      	ldr	r3, [pc, #36]	@ (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7fb fe1e 	bl	80019d4 <HAL_InitTick>

  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3710      	adds	r7, #16
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	40023c00 	.word	0x40023c00
 8005da8:	40023800 	.word	0x40023800
 8005dac:	0800ce0c 	.word	0x0800ce0c
 8005db0:	20000000 	.word	0x20000000
 8005db4:	20000004 	.word	0x20000004

08005db8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005db8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dbc:	b090      	sub	sp, #64	@ 0x40
 8005dbe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005dd0:	4b59      	ldr	r3, [pc, #356]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	f003 030c 	and.w	r3, r3, #12
 8005dd8:	2b08      	cmp	r3, #8
 8005dda:	d00d      	beq.n	8005df8 <HAL_RCC_GetSysClockFreq+0x40>
 8005ddc:	2b08      	cmp	r3, #8
 8005dde:	f200 80a1 	bhi.w	8005f24 <HAL_RCC_GetSysClockFreq+0x16c>
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d002      	beq.n	8005dec <HAL_RCC_GetSysClockFreq+0x34>
 8005de6:	2b04      	cmp	r3, #4
 8005de8:	d003      	beq.n	8005df2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005dea:	e09b      	b.n	8005f24 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005dec:	4b53      	ldr	r3, [pc, #332]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0x184>)
 8005dee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005df0:	e09b      	b.n	8005f2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005df2:	4b53      	ldr	r3, [pc, #332]	@ (8005f40 <HAL_RCC_GetSysClockFreq+0x188>)
 8005df4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005df6:	e098      	b.n	8005f2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005df8:	4b4f      	ldr	r3, [pc, #316]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e00:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005e02:	4b4d      	ldr	r3, [pc, #308]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x180>)
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d028      	beq.n	8005e60 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e0e:	4b4a      	ldr	r3, [pc, #296]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x180>)
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	099b      	lsrs	r3, r3, #6
 8005e14:	2200      	movs	r2, #0
 8005e16:	623b      	str	r3, [r7, #32]
 8005e18:	627a      	str	r2, [r7, #36]	@ 0x24
 8005e1a:	6a3b      	ldr	r3, [r7, #32]
 8005e1c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005e20:	2100      	movs	r1, #0
 8005e22:	4b47      	ldr	r3, [pc, #284]	@ (8005f40 <HAL_RCC_GetSysClockFreq+0x188>)
 8005e24:	fb03 f201 	mul.w	r2, r3, r1
 8005e28:	2300      	movs	r3, #0
 8005e2a:	fb00 f303 	mul.w	r3, r0, r3
 8005e2e:	4413      	add	r3, r2
 8005e30:	4a43      	ldr	r2, [pc, #268]	@ (8005f40 <HAL_RCC_GetSysClockFreq+0x188>)
 8005e32:	fba0 1202 	umull	r1, r2, r0, r2
 8005e36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e38:	460a      	mov	r2, r1
 8005e3a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005e3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e3e:	4413      	add	r3, r2
 8005e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e44:	2200      	movs	r2, #0
 8005e46:	61bb      	str	r3, [r7, #24]
 8005e48:	61fa      	str	r2, [r7, #28]
 8005e4a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e4e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005e52:	f7fa f9bd 	bl	80001d0 <__aeabi_uldivmod>
 8005e56:	4602      	mov	r2, r0
 8005e58:	460b      	mov	r3, r1
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e5e:	e053      	b.n	8005f08 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e60:	4b35      	ldr	r3, [pc, #212]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x180>)
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	099b      	lsrs	r3, r3, #6
 8005e66:	2200      	movs	r2, #0
 8005e68:	613b      	str	r3, [r7, #16]
 8005e6a:	617a      	str	r2, [r7, #20]
 8005e6c:	693b      	ldr	r3, [r7, #16]
 8005e6e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005e72:	f04f 0b00 	mov.w	fp, #0
 8005e76:	4652      	mov	r2, sl
 8005e78:	465b      	mov	r3, fp
 8005e7a:	f04f 0000 	mov.w	r0, #0
 8005e7e:	f04f 0100 	mov.w	r1, #0
 8005e82:	0159      	lsls	r1, r3, #5
 8005e84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e88:	0150      	lsls	r0, r2, #5
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	ebb2 080a 	subs.w	r8, r2, sl
 8005e92:	eb63 090b 	sbc.w	r9, r3, fp
 8005e96:	f04f 0200 	mov.w	r2, #0
 8005e9a:	f04f 0300 	mov.w	r3, #0
 8005e9e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005ea2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005ea6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005eaa:	ebb2 0408 	subs.w	r4, r2, r8
 8005eae:	eb63 0509 	sbc.w	r5, r3, r9
 8005eb2:	f04f 0200 	mov.w	r2, #0
 8005eb6:	f04f 0300 	mov.w	r3, #0
 8005eba:	00eb      	lsls	r3, r5, #3
 8005ebc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ec0:	00e2      	lsls	r2, r4, #3
 8005ec2:	4614      	mov	r4, r2
 8005ec4:	461d      	mov	r5, r3
 8005ec6:	eb14 030a 	adds.w	r3, r4, sl
 8005eca:	603b      	str	r3, [r7, #0]
 8005ecc:	eb45 030b 	adc.w	r3, r5, fp
 8005ed0:	607b      	str	r3, [r7, #4]
 8005ed2:	f04f 0200 	mov.w	r2, #0
 8005ed6:	f04f 0300 	mov.w	r3, #0
 8005eda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ede:	4629      	mov	r1, r5
 8005ee0:	028b      	lsls	r3, r1, #10
 8005ee2:	4621      	mov	r1, r4
 8005ee4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ee8:	4621      	mov	r1, r4
 8005eea:	028a      	lsls	r2, r1, #10
 8005eec:	4610      	mov	r0, r2
 8005eee:	4619      	mov	r1, r3
 8005ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	60bb      	str	r3, [r7, #8]
 8005ef6:	60fa      	str	r2, [r7, #12]
 8005ef8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005efc:	f7fa f968 	bl	80001d0 <__aeabi_uldivmod>
 8005f00:	4602      	mov	r2, r0
 8005f02:	460b      	mov	r3, r1
 8005f04:	4613      	mov	r3, r2
 8005f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005f08:	4b0b      	ldr	r3, [pc, #44]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	0c1b      	lsrs	r3, r3, #16
 8005f0e:	f003 0303 	and.w	r3, r3, #3
 8005f12:	3301      	adds	r3, #1
 8005f14:	005b      	lsls	r3, r3, #1
 8005f16:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005f18:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f20:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005f22:	e002      	b.n	8005f2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f24:	4b05      	ldr	r3, [pc, #20]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0x184>)
 8005f26:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005f28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3740      	adds	r7, #64	@ 0x40
 8005f30:	46bd      	mov	sp, r7
 8005f32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f36:	bf00      	nop
 8005f38:	40023800 	.word	0x40023800
 8005f3c:	00f42400 	.word	0x00f42400
 8005f40:	017d7840 	.word	0x017d7840

08005f44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f44:	b480      	push	{r7}
 8005f46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f48:	4b03      	ldr	r3, [pc, #12]	@ (8005f58 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr
 8005f56:	bf00      	nop
 8005f58:	20000000 	.word	0x20000000

08005f5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f60:	f7ff fff0 	bl	8005f44 <HAL_RCC_GetHCLKFreq>
 8005f64:	4602      	mov	r2, r0
 8005f66:	4b05      	ldr	r3, [pc, #20]	@ (8005f7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	0a9b      	lsrs	r3, r3, #10
 8005f6c:	f003 0307 	and.w	r3, r3, #7
 8005f70:	4903      	ldr	r1, [pc, #12]	@ (8005f80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f72:	5ccb      	ldrb	r3, [r1, r3]
 8005f74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	bd80      	pop	{r7, pc}
 8005f7c:	40023800 	.word	0x40023800
 8005f80:	0800ce1c 	.word	0x0800ce1c

08005f84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f88:	f7ff ffdc 	bl	8005f44 <HAL_RCC_GetHCLKFreq>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	4b05      	ldr	r3, [pc, #20]	@ (8005fa4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	0b5b      	lsrs	r3, r3, #13
 8005f94:	f003 0307 	and.w	r3, r3, #7
 8005f98:	4903      	ldr	r1, [pc, #12]	@ (8005fa8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f9a:	5ccb      	ldrb	r3, [r1, r3]
 8005f9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	40023800 	.word	0x40023800
 8005fa8:	0800ce1c 	.word	0x0800ce1c

08005fac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	220f      	movs	r2, #15
 8005fba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005fbc:	4b12      	ldr	r3, [pc, #72]	@ (8006008 <HAL_RCC_GetClockConfig+0x5c>)
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	f003 0203 	and.w	r2, r3, #3
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8006008 <HAL_RCC_GetClockConfig+0x5c>)
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8006008 <HAL_RCC_GetClockConfig+0x5c>)
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005fe0:	4b09      	ldr	r3, [pc, #36]	@ (8006008 <HAL_RCC_GetClockConfig+0x5c>)
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	08db      	lsrs	r3, r3, #3
 8005fe6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005fee:	4b07      	ldr	r3, [pc, #28]	@ (800600c <HAL_RCC_GetClockConfig+0x60>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0207 	and.w	r2, r3, #7
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	601a      	str	r2, [r3, #0]
}
 8005ffa:	bf00      	nop
 8005ffc:	370c      	adds	r7, #12
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr
 8006006:	bf00      	nop
 8006008:	40023800 	.word	0x40023800
 800600c:	40023c00 	.word	0x40023c00

08006010 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b082      	sub	sp, #8
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d101      	bne.n	8006022 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e041      	b.n	80060a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006028:	b2db      	uxtb	r3, r3
 800602a:	2b00      	cmp	r3, #0
 800602c:	d106      	bne.n	800603c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f7fb ff4e 	bl	8001ed8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2202      	movs	r2, #2
 8006040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681a      	ldr	r2, [r3, #0]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	3304      	adds	r3, #4
 800604c:	4619      	mov	r1, r3
 800604e:	4610      	mov	r0, r2
 8006050:	f000 fd8c 	bl	8006b6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3708      	adds	r7, #8
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
	...

080060b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b085      	sub	sp, #20
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d001      	beq.n	80060c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	e04e      	b.n	8006166 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2202      	movs	r2, #2
 80060cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68da      	ldr	r2, [r3, #12]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f042 0201 	orr.w	r2, r2, #1
 80060de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a23      	ldr	r2, [pc, #140]	@ (8006174 <HAL_TIM_Base_Start_IT+0xc4>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d022      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060f2:	d01d      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a1f      	ldr	r2, [pc, #124]	@ (8006178 <HAL_TIM_Base_Start_IT+0xc8>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d018      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a1e      	ldr	r2, [pc, #120]	@ (800617c <HAL_TIM_Base_Start_IT+0xcc>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d013      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a1c      	ldr	r2, [pc, #112]	@ (8006180 <HAL_TIM_Base_Start_IT+0xd0>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d00e      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a1b      	ldr	r2, [pc, #108]	@ (8006184 <HAL_TIM_Base_Start_IT+0xd4>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d009      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a19      	ldr	r2, [pc, #100]	@ (8006188 <HAL_TIM_Base_Start_IT+0xd8>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d004      	beq.n	8006130 <HAL_TIM_Base_Start_IT+0x80>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a18      	ldr	r2, [pc, #96]	@ (800618c <HAL_TIM_Base_Start_IT+0xdc>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d111      	bne.n	8006154 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	f003 0307 	and.w	r3, r3, #7
 800613a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2b06      	cmp	r3, #6
 8006140:	d010      	beq.n	8006164 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f042 0201 	orr.w	r2, r2, #1
 8006150:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006152:	e007      	b.n	8006164 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f042 0201 	orr.w	r2, r2, #1
 8006162:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3714      	adds	r7, #20
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	40010000 	.word	0x40010000
 8006178:	40000400 	.word	0x40000400
 800617c:	40000800 	.word	0x40000800
 8006180:	40000c00 	.word	0x40000c00
 8006184:	40010400 	.word	0x40010400
 8006188:	40014000 	.word	0x40014000
 800618c:	40001800 	.word	0x40001800

08006190 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b082      	sub	sp, #8
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d101      	bne.n	80061a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e041      	b.n	8006226 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d106      	bne.n	80061bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f7fb fefc 	bl	8001fb4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2202      	movs	r2, #2
 80061c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	3304      	adds	r3, #4
 80061cc:	4619      	mov	r1, r3
 80061ce:	4610      	mov	r0, r2
 80061d0:	f000 fccc 	bl	8006b6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	3708      	adds	r7, #8
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
	...

08006230 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d109      	bne.n	8006254 <HAL_TIM_PWM_Start+0x24>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006246:	b2db      	uxtb	r3, r3
 8006248:	2b01      	cmp	r3, #1
 800624a:	bf14      	ite	ne
 800624c:	2301      	movne	r3, #1
 800624e:	2300      	moveq	r3, #0
 8006250:	b2db      	uxtb	r3, r3
 8006252:	e022      	b.n	800629a <HAL_TIM_PWM_Start+0x6a>
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	2b04      	cmp	r3, #4
 8006258:	d109      	bne.n	800626e <HAL_TIM_PWM_Start+0x3e>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b01      	cmp	r3, #1
 8006264:	bf14      	ite	ne
 8006266:	2301      	movne	r3, #1
 8006268:	2300      	moveq	r3, #0
 800626a:	b2db      	uxtb	r3, r3
 800626c:	e015      	b.n	800629a <HAL_TIM_PWM_Start+0x6a>
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	2b08      	cmp	r3, #8
 8006272:	d109      	bne.n	8006288 <HAL_TIM_PWM_Start+0x58>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800627a:	b2db      	uxtb	r3, r3
 800627c:	2b01      	cmp	r3, #1
 800627e:	bf14      	ite	ne
 8006280:	2301      	movne	r3, #1
 8006282:	2300      	moveq	r3, #0
 8006284:	b2db      	uxtb	r3, r3
 8006286:	e008      	b.n	800629a <HAL_TIM_PWM_Start+0x6a>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800628e:	b2db      	uxtb	r3, r3
 8006290:	2b01      	cmp	r3, #1
 8006292:	bf14      	ite	ne
 8006294:	2301      	movne	r3, #1
 8006296:	2300      	moveq	r3, #0
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	d001      	beq.n	80062a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e07c      	b.n	800639c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d104      	bne.n	80062b2 <HAL_TIM_PWM_Start+0x82>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2202      	movs	r2, #2
 80062ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062b0:	e013      	b.n	80062da <HAL_TIM_PWM_Start+0xaa>
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	2b04      	cmp	r3, #4
 80062b6:	d104      	bne.n	80062c2 <HAL_TIM_PWM_Start+0x92>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2202      	movs	r2, #2
 80062bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062c0:	e00b      	b.n	80062da <HAL_TIM_PWM_Start+0xaa>
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	2b08      	cmp	r3, #8
 80062c6:	d104      	bne.n	80062d2 <HAL_TIM_PWM_Start+0xa2>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062d0:	e003      	b.n	80062da <HAL_TIM_PWM_Start+0xaa>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2202      	movs	r2, #2
 80062d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	2201      	movs	r2, #1
 80062e0:	6839      	ldr	r1, [r7, #0]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f000 ff32 	bl	800714c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a2d      	ldr	r2, [pc, #180]	@ (80063a4 <HAL_TIM_PWM_Start+0x174>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d004      	beq.n	80062fc <HAL_TIM_PWM_Start+0xcc>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a2c      	ldr	r2, [pc, #176]	@ (80063a8 <HAL_TIM_PWM_Start+0x178>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d101      	bne.n	8006300 <HAL_TIM_PWM_Start+0xd0>
 80062fc:	2301      	movs	r3, #1
 80062fe:	e000      	b.n	8006302 <HAL_TIM_PWM_Start+0xd2>
 8006300:	2300      	movs	r3, #0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d007      	beq.n	8006316 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006314:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a22      	ldr	r2, [pc, #136]	@ (80063a4 <HAL_TIM_PWM_Start+0x174>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d022      	beq.n	8006366 <HAL_TIM_PWM_Start+0x136>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006328:	d01d      	beq.n	8006366 <HAL_TIM_PWM_Start+0x136>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a1f      	ldr	r2, [pc, #124]	@ (80063ac <HAL_TIM_PWM_Start+0x17c>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d018      	beq.n	8006366 <HAL_TIM_PWM_Start+0x136>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a1d      	ldr	r2, [pc, #116]	@ (80063b0 <HAL_TIM_PWM_Start+0x180>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d013      	beq.n	8006366 <HAL_TIM_PWM_Start+0x136>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a1c      	ldr	r2, [pc, #112]	@ (80063b4 <HAL_TIM_PWM_Start+0x184>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d00e      	beq.n	8006366 <HAL_TIM_PWM_Start+0x136>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a16      	ldr	r2, [pc, #88]	@ (80063a8 <HAL_TIM_PWM_Start+0x178>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d009      	beq.n	8006366 <HAL_TIM_PWM_Start+0x136>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a18      	ldr	r2, [pc, #96]	@ (80063b8 <HAL_TIM_PWM_Start+0x188>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d004      	beq.n	8006366 <HAL_TIM_PWM_Start+0x136>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a16      	ldr	r2, [pc, #88]	@ (80063bc <HAL_TIM_PWM_Start+0x18c>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d111      	bne.n	800638a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	f003 0307 	and.w	r3, r3, #7
 8006370:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2b06      	cmp	r3, #6
 8006376:	d010      	beq.n	800639a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f042 0201 	orr.w	r2, r2, #1
 8006386:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006388:	e007      	b.n	800639a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f042 0201 	orr.w	r2, r2, #1
 8006398:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	3710      	adds	r7, #16
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}
 80063a4:	40010000 	.word	0x40010000
 80063a8:	40010400 	.word	0x40010400
 80063ac:	40000400 	.word	0x40000400
 80063b0:	40000800 	.word	0x40000800
 80063b4:	40000c00 	.word	0x40000c00
 80063b8:	40014000 	.word	0x40014000
 80063bc:	40001800 	.word	0x40001800

080063c0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b086      	sub	sp, #24
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d101      	bne.n	80063d4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e097      	b.n	8006504 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d106      	bne.n	80063ee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f7fb fd9b 	bl	8001f24 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2202      	movs	r2, #2
 80063f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	6812      	ldr	r2, [r2, #0]
 8006400:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006404:	f023 0307 	bic.w	r3, r3, #7
 8006408:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	3304      	adds	r3, #4
 8006412:	4619      	mov	r1, r3
 8006414:	4610      	mov	r0, r2
 8006416:	f000 fba9 	bl	8006b6c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	699b      	ldr	r3, [r3, #24]
 8006428:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	6a1b      	ldr	r3, [r3, #32]
 8006430:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	697a      	ldr	r2, [r7, #20]
 8006438:	4313      	orrs	r3, r2
 800643a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006442:	f023 0303 	bic.w	r3, r3, #3
 8006446:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	689a      	ldr	r2, [r3, #8]
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	699b      	ldr	r3, [r3, #24]
 8006450:	021b      	lsls	r3, r3, #8
 8006452:	4313      	orrs	r3, r2
 8006454:	693a      	ldr	r2, [r7, #16]
 8006456:	4313      	orrs	r3, r2
 8006458:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006460:	f023 030c 	bic.w	r3, r3, #12
 8006464:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800646c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006470:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	68da      	ldr	r2, [r3, #12]
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	69db      	ldr	r3, [r3, #28]
 800647a:	021b      	lsls	r3, r3, #8
 800647c:	4313      	orrs	r3, r2
 800647e:	693a      	ldr	r2, [r7, #16]
 8006480:	4313      	orrs	r3, r2
 8006482:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	011a      	lsls	r2, r3, #4
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	031b      	lsls	r3, r3, #12
 8006490:	4313      	orrs	r3, r2
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	4313      	orrs	r3, r2
 8006496:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800649e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80064a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	685a      	ldr	r2, [r3, #4]
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	695b      	ldr	r3, [r3, #20]
 80064b0:	011b      	lsls	r3, r3, #4
 80064b2:	4313      	orrs	r3, r2
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	693a      	ldr	r2, [r7, #16]
 80064c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	68fa      	ldr	r2, [r7, #12]
 80064d0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2201      	movs	r2, #1
 80064d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2201      	movs	r2, #1
 80064e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2201      	movs	r2, #1
 80064ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2201      	movs	r2, #1
 80064fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	3718      	adds	r7, #24
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800651c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006524:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800652c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006534:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d110      	bne.n	800655e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800653c:	7bfb      	ldrb	r3, [r7, #15]
 800653e:	2b01      	cmp	r3, #1
 8006540:	d102      	bne.n	8006548 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006542:	7b7b      	ldrb	r3, [r7, #13]
 8006544:	2b01      	cmp	r3, #1
 8006546:	d001      	beq.n	800654c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e069      	b.n	8006620 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2202      	movs	r2, #2
 8006550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2202      	movs	r2, #2
 8006558:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800655c:	e031      	b.n	80065c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	2b04      	cmp	r3, #4
 8006562:	d110      	bne.n	8006586 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006564:	7bbb      	ldrb	r3, [r7, #14]
 8006566:	2b01      	cmp	r3, #1
 8006568:	d102      	bne.n	8006570 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800656a:	7b3b      	ldrb	r3, [r7, #12]
 800656c:	2b01      	cmp	r3, #1
 800656e:	d001      	beq.n	8006574 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e055      	b.n	8006620 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2202      	movs	r2, #2
 8006578:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2202      	movs	r2, #2
 8006580:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006584:	e01d      	b.n	80065c2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006586:	7bfb      	ldrb	r3, [r7, #15]
 8006588:	2b01      	cmp	r3, #1
 800658a:	d108      	bne.n	800659e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800658c:	7bbb      	ldrb	r3, [r7, #14]
 800658e:	2b01      	cmp	r3, #1
 8006590:	d105      	bne.n	800659e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006592:	7b7b      	ldrb	r3, [r7, #13]
 8006594:	2b01      	cmp	r3, #1
 8006596:	d102      	bne.n	800659e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006598:	7b3b      	ldrb	r3, [r7, #12]
 800659a:	2b01      	cmp	r3, #1
 800659c:	d001      	beq.n	80065a2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e03e      	b.n	8006620 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2202      	movs	r2, #2
 80065a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2202      	movs	r2, #2
 80065ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2202      	movs	r2, #2
 80065b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2202      	movs	r2, #2
 80065be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d003      	beq.n	80065d0 <HAL_TIM_Encoder_Start+0xc4>
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	2b04      	cmp	r3, #4
 80065cc:	d008      	beq.n	80065e0 <HAL_TIM_Encoder_Start+0xd4>
 80065ce:	e00f      	b.n	80065f0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2201      	movs	r2, #1
 80065d6:	2100      	movs	r1, #0
 80065d8:	4618      	mov	r0, r3
 80065da:	f000 fdb7 	bl	800714c <TIM_CCxChannelCmd>
      break;
 80065de:	e016      	b.n	800660e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	2201      	movs	r2, #1
 80065e6:	2104      	movs	r1, #4
 80065e8:	4618      	mov	r0, r3
 80065ea:	f000 fdaf 	bl	800714c <TIM_CCxChannelCmd>
      break;
 80065ee:	e00e      	b.n	800660e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2201      	movs	r2, #1
 80065f6:	2100      	movs	r1, #0
 80065f8:	4618      	mov	r0, r3
 80065fa:	f000 fda7 	bl	800714c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2201      	movs	r2, #1
 8006604:	2104      	movs	r1, #4
 8006606:	4618      	mov	r0, r3
 8006608:	f000 fda0 	bl	800714c <TIM_CCxChannelCmd>
      break;
 800660c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f042 0201 	orr.w	r2, r2, #1
 800661c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800661e:	2300      	movs	r3, #0
}
 8006620:	4618      	mov	r0, r3
 8006622:	3710      	adds	r7, #16
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	68db      	ldr	r3, [r3, #12]
 8006636:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	f003 0302 	and.w	r3, r3, #2
 8006646:	2b00      	cmp	r3, #0
 8006648:	d020      	beq.n	800668c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f003 0302 	and.w	r3, r3, #2
 8006650:	2b00      	cmp	r3, #0
 8006652:	d01b      	beq.n	800668c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f06f 0202 	mvn.w	r2, #2
 800665c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2201      	movs	r2, #1
 8006662:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	f003 0303 	and.w	r3, r3, #3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d003      	beq.n	800667a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 fa5b 	bl	8006b2e <HAL_TIM_IC_CaptureCallback>
 8006678:	e005      	b.n	8006686 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 fa4d 	bl	8006b1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 fa5e 	bl	8006b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	f003 0304 	and.w	r3, r3, #4
 8006692:	2b00      	cmp	r3, #0
 8006694:	d020      	beq.n	80066d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f003 0304 	and.w	r3, r3, #4
 800669c:	2b00      	cmp	r3, #0
 800669e:	d01b      	beq.n	80066d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f06f 0204 	mvn.w	r2, #4
 80066a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2202      	movs	r2, #2
 80066ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	699b      	ldr	r3, [r3, #24]
 80066b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d003      	beq.n	80066c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 fa35 	bl	8006b2e <HAL_TIM_IC_CaptureCallback>
 80066c4:	e005      	b.n	80066d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 fa27 	bl	8006b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 fa38 	bl	8006b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	f003 0308 	and.w	r3, r3, #8
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d020      	beq.n	8006724 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f003 0308 	and.w	r3, r3, #8
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d01b      	beq.n	8006724 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f06f 0208 	mvn.w	r2, #8
 80066f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2204      	movs	r2, #4
 80066fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	69db      	ldr	r3, [r3, #28]
 8006702:	f003 0303 	and.w	r3, r3, #3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d003      	beq.n	8006712 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 fa0f 	bl	8006b2e <HAL_TIM_IC_CaptureCallback>
 8006710:	e005      	b.n	800671e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 fa01 	bl	8006b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f000 fa12 	bl	8006b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2200      	movs	r2, #0
 8006722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	f003 0310 	and.w	r3, r3, #16
 800672a:	2b00      	cmp	r3, #0
 800672c:	d020      	beq.n	8006770 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f003 0310 	and.w	r3, r3, #16
 8006734:	2b00      	cmp	r3, #0
 8006736:	d01b      	beq.n	8006770 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f06f 0210 	mvn.w	r2, #16
 8006740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2208      	movs	r2, #8
 8006746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	69db      	ldr	r3, [r3, #28]
 800674e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006752:	2b00      	cmp	r3, #0
 8006754:	d003      	beq.n	800675e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 f9e9 	bl	8006b2e <HAL_TIM_IC_CaptureCallback>
 800675c:	e005      	b.n	800676a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f000 f9db 	bl	8006b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f000 f9ec 	bl	8006b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	f003 0301 	and.w	r3, r3, #1
 8006776:	2b00      	cmp	r3, #0
 8006778:	d00c      	beq.n	8006794 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f003 0301 	and.w	r3, r3, #1
 8006780:	2b00      	cmp	r3, #0
 8006782:	d007      	beq.n	8006794 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f06f 0201 	mvn.w	r2, #1
 800678c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7fb f8d6 	bl	8001940 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800679a:	2b00      	cmp	r3, #0
 800679c:	d00c      	beq.n	80067b8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d007      	beq.n	80067b8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80067b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 fd76 	bl	80072a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00c      	beq.n	80067dc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d007      	beq.n	80067dc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80067d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 f9bd 	bl	8006b56 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	f003 0320 	and.w	r3, r3, #32
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00c      	beq.n	8006800 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	f003 0320 	and.w	r3, r3, #32
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d007      	beq.n	8006800 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f06f 0220 	mvn.w	r2, #32
 80067f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f000 fd48 	bl	8007290 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006800:	bf00      	nop
 8006802:	3710      	adds	r7, #16
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b086      	sub	sp, #24
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006814:	2300      	movs	r3, #0
 8006816:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800681e:	2b01      	cmp	r3, #1
 8006820:	d101      	bne.n	8006826 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006822:	2302      	movs	r3, #2
 8006824:	e0ae      	b.n	8006984 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2201      	movs	r2, #1
 800682a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2b0c      	cmp	r3, #12
 8006832:	f200 809f 	bhi.w	8006974 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006836:	a201      	add	r2, pc, #4	@ (adr r2, 800683c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800683c:	08006871 	.word	0x08006871
 8006840:	08006975 	.word	0x08006975
 8006844:	08006975 	.word	0x08006975
 8006848:	08006975 	.word	0x08006975
 800684c:	080068b1 	.word	0x080068b1
 8006850:	08006975 	.word	0x08006975
 8006854:	08006975 	.word	0x08006975
 8006858:	08006975 	.word	0x08006975
 800685c:	080068f3 	.word	0x080068f3
 8006860:	08006975 	.word	0x08006975
 8006864:	08006975 	.word	0x08006975
 8006868:	08006975 	.word	0x08006975
 800686c:	08006933 	.word	0x08006933
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	68b9      	ldr	r1, [r7, #8]
 8006876:	4618      	mov	r0, r3
 8006878:	f000 fa1e 	bl	8006cb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	699a      	ldr	r2, [r3, #24]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f042 0208 	orr.w	r2, r2, #8
 800688a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	699a      	ldr	r2, [r3, #24]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f022 0204 	bic.w	r2, r2, #4
 800689a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6999      	ldr	r1, [r3, #24]
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	691a      	ldr	r2, [r3, #16]
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	430a      	orrs	r2, r1
 80068ac:	619a      	str	r2, [r3, #24]
      break;
 80068ae:	e064      	b.n	800697a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	68b9      	ldr	r1, [r7, #8]
 80068b6:	4618      	mov	r0, r3
 80068b8:	f000 fa6e 	bl	8006d98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	699a      	ldr	r2, [r3, #24]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	699a      	ldr	r2, [r3, #24]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	6999      	ldr	r1, [r3, #24]
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	691b      	ldr	r3, [r3, #16]
 80068e6:	021a      	lsls	r2, r3, #8
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	430a      	orrs	r2, r1
 80068ee:	619a      	str	r2, [r3, #24]
      break;
 80068f0:	e043      	b.n	800697a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	68b9      	ldr	r1, [r7, #8]
 80068f8:	4618      	mov	r0, r3
 80068fa:	f000 fac3 	bl	8006e84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	69da      	ldr	r2, [r3, #28]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f042 0208 	orr.w	r2, r2, #8
 800690c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	69da      	ldr	r2, [r3, #28]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f022 0204 	bic.w	r2, r2, #4
 800691c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	69d9      	ldr	r1, [r3, #28]
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	691a      	ldr	r2, [r3, #16]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	430a      	orrs	r2, r1
 800692e:	61da      	str	r2, [r3, #28]
      break;
 8006930:	e023      	b.n	800697a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68b9      	ldr	r1, [r7, #8]
 8006938:	4618      	mov	r0, r3
 800693a:	f000 fb17 	bl	8006f6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	69da      	ldr	r2, [r3, #28]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800694c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	69da      	ldr	r2, [r3, #28]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800695c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	69d9      	ldr	r1, [r3, #28]
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	691b      	ldr	r3, [r3, #16]
 8006968:	021a      	lsls	r2, r3, #8
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	430a      	orrs	r2, r1
 8006970:	61da      	str	r2, [r3, #28]
      break;
 8006972:	e002      	b.n	800697a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	75fb      	strb	r3, [r7, #23]
      break;
 8006978:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2200      	movs	r2, #0
 800697e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006982:	7dfb      	ldrb	r3, [r7, #23]
}
 8006984:	4618      	mov	r0, r3
 8006986:	3718      	adds	r7, #24
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006996:	2300      	movs	r3, #0
 8006998:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d101      	bne.n	80069a8 <HAL_TIM_ConfigClockSource+0x1c>
 80069a4:	2302      	movs	r3, #2
 80069a6:	e0b4      	b.n	8006b12 <HAL_TIM_ConfigClockSource+0x186>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2202      	movs	r2, #2
 80069b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80069c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68ba      	ldr	r2, [r7, #8]
 80069d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069e0:	d03e      	beq.n	8006a60 <HAL_TIM_ConfigClockSource+0xd4>
 80069e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069e6:	f200 8087 	bhi.w	8006af8 <HAL_TIM_ConfigClockSource+0x16c>
 80069ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069ee:	f000 8086 	beq.w	8006afe <HAL_TIM_ConfigClockSource+0x172>
 80069f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069f6:	d87f      	bhi.n	8006af8 <HAL_TIM_ConfigClockSource+0x16c>
 80069f8:	2b70      	cmp	r3, #112	@ 0x70
 80069fa:	d01a      	beq.n	8006a32 <HAL_TIM_ConfigClockSource+0xa6>
 80069fc:	2b70      	cmp	r3, #112	@ 0x70
 80069fe:	d87b      	bhi.n	8006af8 <HAL_TIM_ConfigClockSource+0x16c>
 8006a00:	2b60      	cmp	r3, #96	@ 0x60
 8006a02:	d050      	beq.n	8006aa6 <HAL_TIM_ConfigClockSource+0x11a>
 8006a04:	2b60      	cmp	r3, #96	@ 0x60
 8006a06:	d877      	bhi.n	8006af8 <HAL_TIM_ConfigClockSource+0x16c>
 8006a08:	2b50      	cmp	r3, #80	@ 0x50
 8006a0a:	d03c      	beq.n	8006a86 <HAL_TIM_ConfigClockSource+0xfa>
 8006a0c:	2b50      	cmp	r3, #80	@ 0x50
 8006a0e:	d873      	bhi.n	8006af8 <HAL_TIM_ConfigClockSource+0x16c>
 8006a10:	2b40      	cmp	r3, #64	@ 0x40
 8006a12:	d058      	beq.n	8006ac6 <HAL_TIM_ConfigClockSource+0x13a>
 8006a14:	2b40      	cmp	r3, #64	@ 0x40
 8006a16:	d86f      	bhi.n	8006af8 <HAL_TIM_ConfigClockSource+0x16c>
 8006a18:	2b30      	cmp	r3, #48	@ 0x30
 8006a1a:	d064      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8006a1c:	2b30      	cmp	r3, #48	@ 0x30
 8006a1e:	d86b      	bhi.n	8006af8 <HAL_TIM_ConfigClockSource+0x16c>
 8006a20:	2b20      	cmp	r3, #32
 8006a22:	d060      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8006a24:	2b20      	cmp	r3, #32
 8006a26:	d867      	bhi.n	8006af8 <HAL_TIM_ConfigClockSource+0x16c>
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d05c      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8006a2c:	2b10      	cmp	r3, #16
 8006a2e:	d05a      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x15a>
 8006a30:	e062      	b.n	8006af8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a42:	f000 fb63 	bl	800710c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006a54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	68ba      	ldr	r2, [r7, #8]
 8006a5c:	609a      	str	r2, [r3, #8]
      break;
 8006a5e:	e04f      	b.n	8006b00 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a70:	f000 fb4c 	bl	800710c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	689a      	ldr	r2, [r3, #8]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a82:	609a      	str	r2, [r3, #8]
      break;
 8006a84:	e03c      	b.n	8006b00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a92:	461a      	mov	r2, r3
 8006a94:	f000 fac0 	bl	8007018 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	2150      	movs	r1, #80	@ 0x50
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f000 fb19 	bl	80070d6 <TIM_ITRx_SetConfig>
      break;
 8006aa4:	e02c      	b.n	8006b00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ab2:	461a      	mov	r2, r3
 8006ab4:	f000 fadf 	bl	8007076 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2160      	movs	r1, #96	@ 0x60
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f000 fb09 	bl	80070d6 <TIM_ITRx_SetConfig>
      break;
 8006ac4:	e01c      	b.n	8006b00 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	f000 faa0 	bl	8007018 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2140      	movs	r1, #64	@ 0x40
 8006ade:	4618      	mov	r0, r3
 8006ae0:	f000 faf9 	bl	80070d6 <TIM_ITRx_SetConfig>
      break;
 8006ae4:	e00c      	b.n	8006b00 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4619      	mov	r1, r3
 8006af0:	4610      	mov	r0, r2
 8006af2:	f000 faf0 	bl	80070d6 <TIM_ITRx_SetConfig>
      break;
 8006af6:	e003      	b.n	8006b00 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	73fb      	strb	r3, [r7, #15]
      break;
 8006afc:	e000      	b.n	8006b00 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006afe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2201      	movs	r2, #1
 8006b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}

08006b1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b1a:	b480      	push	{r7}
 8006b1c:	b083      	sub	sp, #12
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b22:	bf00      	nop
 8006b24:	370c      	adds	r7, #12
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr

08006b2e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b2e:	b480      	push	{r7}
 8006b30:	b083      	sub	sp, #12
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b36:	bf00      	nop
 8006b38:	370c      	adds	r7, #12
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr

08006b42 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b42:	b480      	push	{r7}
 8006b44:	b083      	sub	sp, #12
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b4a:	bf00      	nop
 8006b4c:	370c      	adds	r7, #12
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr

08006b56 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b56:	b480      	push	{r7}
 8006b58:	b083      	sub	sp, #12
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b5e:	bf00      	nop
 8006b60:	370c      	adds	r7, #12
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
	...

08006b6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b085      	sub	sp, #20
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a43      	ldr	r2, [pc, #268]	@ (8006c8c <TIM_Base_SetConfig+0x120>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d013      	beq.n	8006bac <TIM_Base_SetConfig+0x40>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b8a:	d00f      	beq.n	8006bac <TIM_Base_SetConfig+0x40>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a40      	ldr	r2, [pc, #256]	@ (8006c90 <TIM_Base_SetConfig+0x124>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d00b      	beq.n	8006bac <TIM_Base_SetConfig+0x40>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a3f      	ldr	r2, [pc, #252]	@ (8006c94 <TIM_Base_SetConfig+0x128>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d007      	beq.n	8006bac <TIM_Base_SetConfig+0x40>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	4a3e      	ldr	r2, [pc, #248]	@ (8006c98 <TIM_Base_SetConfig+0x12c>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d003      	beq.n	8006bac <TIM_Base_SetConfig+0x40>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	4a3d      	ldr	r2, [pc, #244]	@ (8006c9c <TIM_Base_SetConfig+0x130>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d108      	bne.n	8006bbe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a32      	ldr	r2, [pc, #200]	@ (8006c8c <TIM_Base_SetConfig+0x120>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d02b      	beq.n	8006c1e <TIM_Base_SetConfig+0xb2>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bcc:	d027      	beq.n	8006c1e <TIM_Base_SetConfig+0xb2>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a2f      	ldr	r2, [pc, #188]	@ (8006c90 <TIM_Base_SetConfig+0x124>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d023      	beq.n	8006c1e <TIM_Base_SetConfig+0xb2>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a2e      	ldr	r2, [pc, #184]	@ (8006c94 <TIM_Base_SetConfig+0x128>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d01f      	beq.n	8006c1e <TIM_Base_SetConfig+0xb2>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a2d      	ldr	r2, [pc, #180]	@ (8006c98 <TIM_Base_SetConfig+0x12c>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d01b      	beq.n	8006c1e <TIM_Base_SetConfig+0xb2>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a2c      	ldr	r2, [pc, #176]	@ (8006c9c <TIM_Base_SetConfig+0x130>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d017      	beq.n	8006c1e <TIM_Base_SetConfig+0xb2>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	4a2b      	ldr	r2, [pc, #172]	@ (8006ca0 <TIM_Base_SetConfig+0x134>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d013      	beq.n	8006c1e <TIM_Base_SetConfig+0xb2>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a2a      	ldr	r2, [pc, #168]	@ (8006ca4 <TIM_Base_SetConfig+0x138>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d00f      	beq.n	8006c1e <TIM_Base_SetConfig+0xb2>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	4a29      	ldr	r2, [pc, #164]	@ (8006ca8 <TIM_Base_SetConfig+0x13c>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d00b      	beq.n	8006c1e <TIM_Base_SetConfig+0xb2>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4a28      	ldr	r2, [pc, #160]	@ (8006cac <TIM_Base_SetConfig+0x140>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d007      	beq.n	8006c1e <TIM_Base_SetConfig+0xb2>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	4a27      	ldr	r2, [pc, #156]	@ (8006cb0 <TIM_Base_SetConfig+0x144>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d003      	beq.n	8006c1e <TIM_Base_SetConfig+0xb2>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a26      	ldr	r2, [pc, #152]	@ (8006cb4 <TIM_Base_SetConfig+0x148>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d108      	bne.n	8006c30 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	68fa      	ldr	r2, [r7, #12]
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	695b      	ldr	r3, [r3, #20]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	689a      	ldr	r2, [r3, #8]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a0e      	ldr	r2, [pc, #56]	@ (8006c8c <TIM_Base_SetConfig+0x120>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d003      	beq.n	8006c5e <TIM_Base_SetConfig+0xf2>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a10      	ldr	r2, [pc, #64]	@ (8006c9c <TIM_Base_SetConfig+0x130>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d103      	bne.n	8006c66 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	691a      	ldr	r2, [r3, #16]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f043 0204 	orr.w	r2, r3, #4
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2201      	movs	r2, #1
 8006c76:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	68fa      	ldr	r2, [r7, #12]
 8006c7c:	601a      	str	r2, [r3, #0]
}
 8006c7e:	bf00      	nop
 8006c80:	3714      	adds	r7, #20
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr
 8006c8a:	bf00      	nop
 8006c8c:	40010000 	.word	0x40010000
 8006c90:	40000400 	.word	0x40000400
 8006c94:	40000800 	.word	0x40000800
 8006c98:	40000c00 	.word	0x40000c00
 8006c9c:	40010400 	.word	0x40010400
 8006ca0:	40014000 	.word	0x40014000
 8006ca4:	40014400 	.word	0x40014400
 8006ca8:	40014800 	.word	0x40014800
 8006cac:	40001800 	.word	0x40001800
 8006cb0:	40001c00 	.word	0x40001c00
 8006cb4:	40002000 	.word	0x40002000

08006cb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b087      	sub	sp, #28
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6a1b      	ldr	r3, [r3, #32]
 8006cc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6a1b      	ldr	r3, [r3, #32]
 8006ccc:	f023 0201 	bic.w	r2, r3, #1
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	699b      	ldr	r3, [r3, #24]
 8006cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	f023 0303 	bic.w	r3, r3, #3
 8006cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	68fa      	ldr	r2, [r7, #12]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	f023 0302 	bic.w	r3, r3, #2
 8006d00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	697a      	ldr	r2, [r7, #20]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a20      	ldr	r2, [pc, #128]	@ (8006d90 <TIM_OC1_SetConfig+0xd8>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d003      	beq.n	8006d1c <TIM_OC1_SetConfig+0x64>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a1f      	ldr	r2, [pc, #124]	@ (8006d94 <TIM_OC1_SetConfig+0xdc>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d10c      	bne.n	8006d36 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	f023 0308 	bic.w	r3, r3, #8
 8006d22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	697a      	ldr	r2, [r7, #20]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	f023 0304 	bic.w	r3, r3, #4
 8006d34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a15      	ldr	r2, [pc, #84]	@ (8006d90 <TIM_OC1_SetConfig+0xd8>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d003      	beq.n	8006d46 <TIM_OC1_SetConfig+0x8e>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a14      	ldr	r2, [pc, #80]	@ (8006d94 <TIM_OC1_SetConfig+0xdc>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d111      	bne.n	8006d6a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	695b      	ldr	r3, [r3, #20]
 8006d5a:	693a      	ldr	r2, [r7, #16]
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	699b      	ldr	r3, [r3, #24]
 8006d64:	693a      	ldr	r2, [r7, #16]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	693a      	ldr	r2, [r7, #16]
 8006d6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	68fa      	ldr	r2, [r7, #12]
 8006d74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	685a      	ldr	r2, [r3, #4]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	697a      	ldr	r2, [r7, #20]
 8006d82:	621a      	str	r2, [r3, #32]
}
 8006d84:	bf00      	nop
 8006d86:	371c      	adds	r7, #28
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr
 8006d90:	40010000 	.word	0x40010000
 8006d94:	40010400 	.word	0x40010400

08006d98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b087      	sub	sp, #28
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a1b      	ldr	r3, [r3, #32]
 8006da6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6a1b      	ldr	r3, [r3, #32]
 8006dac:	f023 0210 	bic.w	r2, r3, #16
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	699b      	ldr	r3, [r3, #24]
 8006dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	021b      	lsls	r3, r3, #8
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	f023 0320 	bic.w	r3, r3, #32
 8006de2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	011b      	lsls	r3, r3, #4
 8006dea:	697a      	ldr	r2, [r7, #20]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4a22      	ldr	r2, [pc, #136]	@ (8006e7c <TIM_OC2_SetConfig+0xe4>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d003      	beq.n	8006e00 <TIM_OC2_SetConfig+0x68>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a21      	ldr	r2, [pc, #132]	@ (8006e80 <TIM_OC2_SetConfig+0xe8>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d10d      	bne.n	8006e1c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	011b      	lsls	r3, r3, #4
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	4313      	orrs	r3, r2
 8006e12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	4a17      	ldr	r2, [pc, #92]	@ (8006e7c <TIM_OC2_SetConfig+0xe4>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d003      	beq.n	8006e2c <TIM_OC2_SetConfig+0x94>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4a16      	ldr	r2, [pc, #88]	@ (8006e80 <TIM_OC2_SetConfig+0xe8>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d113      	bne.n	8006e54 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006e32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006e3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	695b      	ldr	r3, [r3, #20]
 8006e40:	009b      	lsls	r3, r3, #2
 8006e42:	693a      	ldr	r2, [r7, #16]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	693a      	ldr	r2, [r7, #16]
 8006e50:	4313      	orrs	r3, r2
 8006e52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	693a      	ldr	r2, [r7, #16]
 8006e58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	68fa      	ldr	r2, [r7, #12]
 8006e5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	685a      	ldr	r2, [r3, #4]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	697a      	ldr	r2, [r7, #20]
 8006e6c:	621a      	str	r2, [r3, #32]
}
 8006e6e:	bf00      	nop
 8006e70:	371c      	adds	r7, #28
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	40010000 	.word	0x40010000
 8006e80:	40010400 	.word	0x40010400

08006e84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b087      	sub	sp, #28
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a1b      	ldr	r3, [r3, #32]
 8006e92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6a1b      	ldr	r3, [r3, #32]
 8006e98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	69db      	ldr	r3, [r3, #28]
 8006eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f023 0303 	bic.w	r3, r3, #3
 8006eba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	68fa      	ldr	r2, [r7, #12]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ecc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	689b      	ldr	r3, [r3, #8]
 8006ed2:	021b      	lsls	r3, r3, #8
 8006ed4:	697a      	ldr	r2, [r7, #20]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	4a21      	ldr	r2, [pc, #132]	@ (8006f64 <TIM_OC3_SetConfig+0xe0>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d003      	beq.n	8006eea <TIM_OC3_SetConfig+0x66>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4a20      	ldr	r2, [pc, #128]	@ (8006f68 <TIM_OC3_SetConfig+0xe4>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d10d      	bne.n	8006f06 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ef0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	021b      	lsls	r3, r3, #8
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006f04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a16      	ldr	r2, [pc, #88]	@ (8006f64 <TIM_OC3_SetConfig+0xe0>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d003      	beq.n	8006f16 <TIM_OC3_SetConfig+0x92>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a15      	ldr	r2, [pc, #84]	@ (8006f68 <TIM_OC3_SetConfig+0xe4>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d113      	bne.n	8006f3e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006f24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	695b      	ldr	r3, [r3, #20]
 8006f2a:	011b      	lsls	r3, r3, #4
 8006f2c:	693a      	ldr	r2, [r7, #16]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	699b      	ldr	r3, [r3, #24]
 8006f36:	011b      	lsls	r3, r3, #4
 8006f38:	693a      	ldr	r2, [r7, #16]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	693a      	ldr	r2, [r7, #16]
 8006f42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	68fa      	ldr	r2, [r7, #12]
 8006f48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	685a      	ldr	r2, [r3, #4]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	697a      	ldr	r2, [r7, #20]
 8006f56:	621a      	str	r2, [r3, #32]
}
 8006f58:	bf00      	nop
 8006f5a:	371c      	adds	r7, #28
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr
 8006f64:	40010000 	.word	0x40010000
 8006f68:	40010400 	.word	0x40010400

08006f6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b087      	sub	sp, #28
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6a1b      	ldr	r3, [r3, #32]
 8006f7a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6a1b      	ldr	r3, [r3, #32]
 8006f80:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	69db      	ldr	r3, [r3, #28]
 8006f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	021b      	lsls	r3, r3, #8
 8006faa:	68fa      	ldr	r2, [r7, #12]
 8006fac:	4313      	orrs	r3, r2
 8006fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006fb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	031b      	lsls	r3, r3, #12
 8006fbe:	693a      	ldr	r2, [r7, #16]
 8006fc0:	4313      	orrs	r3, r2
 8006fc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a12      	ldr	r2, [pc, #72]	@ (8007010 <TIM_OC4_SetConfig+0xa4>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d003      	beq.n	8006fd4 <TIM_OC4_SetConfig+0x68>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a11      	ldr	r2, [pc, #68]	@ (8007014 <TIM_OC4_SetConfig+0xa8>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d109      	bne.n	8006fe8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006fda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	695b      	ldr	r3, [r3, #20]
 8006fe0:	019b      	lsls	r3, r3, #6
 8006fe2:	697a      	ldr	r2, [r7, #20]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	697a      	ldr	r2, [r7, #20]
 8006fec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	685a      	ldr	r2, [r3, #4]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	693a      	ldr	r2, [r7, #16]
 8007000:	621a      	str	r2, [r3, #32]
}
 8007002:	bf00      	nop
 8007004:	371c      	adds	r7, #28
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	40010000 	.word	0x40010000
 8007014:	40010400 	.word	0x40010400

08007018 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007018:	b480      	push	{r7}
 800701a:	b087      	sub	sp, #28
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6a1b      	ldr	r3, [r3, #32]
 8007028:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6a1b      	ldr	r3, [r3, #32]
 800702e:	f023 0201 	bic.w	r2, r3, #1
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	699b      	ldr	r3, [r3, #24]
 800703a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007042:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	011b      	lsls	r3, r3, #4
 8007048:	693a      	ldr	r2, [r7, #16]
 800704a:	4313      	orrs	r3, r2
 800704c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	f023 030a 	bic.w	r3, r3, #10
 8007054:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007056:	697a      	ldr	r2, [r7, #20]
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	4313      	orrs	r3, r2
 800705c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	693a      	ldr	r2, [r7, #16]
 8007062:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	697a      	ldr	r2, [r7, #20]
 8007068:	621a      	str	r2, [r3, #32]
}
 800706a:	bf00      	nop
 800706c:	371c      	adds	r7, #28
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr

08007076 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007076:	b480      	push	{r7}
 8007078:	b087      	sub	sp, #28
 800707a:	af00      	add	r7, sp, #0
 800707c:	60f8      	str	r0, [r7, #12]
 800707e:	60b9      	str	r1, [r7, #8]
 8007080:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	6a1b      	ldr	r3, [r3, #32]
 8007086:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6a1b      	ldr	r3, [r3, #32]
 800708c:	f023 0210 	bic.w	r2, r3, #16
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80070a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	031b      	lsls	r3, r3, #12
 80070a6:	693a      	ldr	r2, [r7, #16]
 80070a8:	4313      	orrs	r3, r2
 80070aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80070b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	011b      	lsls	r3, r3, #4
 80070b8:	697a      	ldr	r2, [r7, #20]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	621a      	str	r2, [r3, #32]
}
 80070ca:	bf00      	nop
 80070cc:	371c      	adds	r7, #28
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr

080070d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80070d6:	b480      	push	{r7}
 80070d8:	b085      	sub	sp, #20
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
 80070de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	689b      	ldr	r3, [r3, #8]
 80070e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070ee:	683a      	ldr	r2, [r7, #0]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	4313      	orrs	r3, r2
 80070f4:	f043 0307 	orr.w	r3, r3, #7
 80070f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	68fa      	ldr	r2, [r7, #12]
 80070fe:	609a      	str	r2, [r3, #8]
}
 8007100:	bf00      	nop
 8007102:	3714      	adds	r7, #20
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr

0800710c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800710c:	b480      	push	{r7}
 800710e:	b087      	sub	sp, #28
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	607a      	str	r2, [r7, #4]
 8007118:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007126:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	021a      	lsls	r2, r3, #8
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	431a      	orrs	r2, r3
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	4313      	orrs	r3, r2
 8007134:	697a      	ldr	r2, [r7, #20]
 8007136:	4313      	orrs	r3, r2
 8007138:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	697a      	ldr	r2, [r7, #20]
 800713e:	609a      	str	r2, [r3, #8]
}
 8007140:	bf00      	nop
 8007142:	371c      	adds	r7, #28
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800714c:	b480      	push	{r7}
 800714e:	b087      	sub	sp, #28
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	60b9      	str	r1, [r7, #8]
 8007156:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	f003 031f 	and.w	r3, r3, #31
 800715e:	2201      	movs	r2, #1
 8007160:	fa02 f303 	lsl.w	r3, r2, r3
 8007164:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	6a1a      	ldr	r2, [r3, #32]
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	43db      	mvns	r3, r3
 800716e:	401a      	ands	r2, r3
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6a1a      	ldr	r2, [r3, #32]
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	f003 031f 	and.w	r3, r3, #31
 800717e:	6879      	ldr	r1, [r7, #4]
 8007180:	fa01 f303 	lsl.w	r3, r1, r3
 8007184:	431a      	orrs	r2, r3
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	621a      	str	r2, [r3, #32]
}
 800718a:	bf00      	nop
 800718c:	371c      	adds	r7, #28
 800718e:	46bd      	mov	sp, r7
 8007190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007194:	4770      	bx	lr
	...

08007198 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007198:	b480      	push	{r7}
 800719a:	b085      	sub	sp, #20
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d101      	bne.n	80071b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071ac:	2302      	movs	r3, #2
 80071ae:	e05a      	b.n	8007266 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2202      	movs	r2, #2
 80071bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	68fa      	ldr	r2, [r7, #12]
 80071de:	4313      	orrs	r3, r2
 80071e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	68fa      	ldr	r2, [r7, #12]
 80071e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a21      	ldr	r2, [pc, #132]	@ (8007274 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d022      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071fc:	d01d      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a1d      	ldr	r2, [pc, #116]	@ (8007278 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d018      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a1b      	ldr	r2, [pc, #108]	@ (800727c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d013      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a1a      	ldr	r2, [pc, #104]	@ (8007280 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d00e      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a18      	ldr	r2, [pc, #96]	@ (8007284 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d009      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a17      	ldr	r2, [pc, #92]	@ (8007288 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d004      	beq.n	800723a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a15      	ldr	r2, [pc, #84]	@ (800728c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d10c      	bne.n	8007254 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007240:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	68ba      	ldr	r2, [r7, #8]
 8007248:	4313      	orrs	r3, r2
 800724a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	68ba      	ldr	r2, [r7, #8]
 8007252:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3714      	adds	r7, #20
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	40010000 	.word	0x40010000
 8007278:	40000400 	.word	0x40000400
 800727c:	40000800 	.word	0x40000800
 8007280:	40000c00 	.word	0x40000c00
 8007284:	40010400 	.word	0x40010400
 8007288:	40014000 	.word	0x40014000
 800728c:	40001800 	.word	0x40001800

08007290 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007290:	b480      	push	{r7}
 8007292:	b083      	sub	sp, #12
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007298:	bf00      	nop
 800729a:	370c      	adds	r7, #12
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072ac:	bf00      	nop
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b082      	sub	sp, #8
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d101      	bne.n	80072ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072c6:	2301      	movs	r3, #1
 80072c8:	e042      	b.n	8007350 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072d0:	b2db      	uxtb	r3, r3
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d106      	bne.n	80072e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f7fa ff18 	bl	8002114 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2224      	movs	r2, #36	@ 0x24
 80072e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	68da      	ldr	r2, [r3, #12]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80072fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f000 ff95 	bl	800822c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	691a      	ldr	r2, [r3, #16]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007310:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	695a      	ldr	r2, [r3, #20]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007320:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	68da      	ldr	r2, [r3, #12]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007330:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2220      	movs	r2, #32
 800733c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2220      	movs	r2, #32
 8007344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800734e:	2300      	movs	r3, #0
}
 8007350:	4618      	mov	r0, r3
 8007352:	3708      	adds	r7, #8
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b08c      	sub	sp, #48	@ 0x30
 800735c:	af00      	add	r7, sp, #0
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	60b9      	str	r1, [r7, #8]
 8007362:	4613      	mov	r3, r2
 8007364:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800736c:	b2db      	uxtb	r3, r3
 800736e:	2b20      	cmp	r3, #32
 8007370:	d162      	bne.n	8007438 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d002      	beq.n	800737e <HAL_UART_Transmit_DMA+0x26>
 8007378:	88fb      	ldrh	r3, [r7, #6]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e05b      	b.n	800743a <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8007382:	68ba      	ldr	r2, [r7, #8]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	88fa      	ldrh	r2, [r7, #6]
 800738c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	88fa      	ldrh	r2, [r7, #6]
 8007392:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2200      	movs	r2, #0
 8007398:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2221      	movs	r2, #33	@ 0x21
 800739e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a6:	4a27      	ldr	r2, [pc, #156]	@ (8007444 <HAL_UART_Transmit_DMA+0xec>)
 80073a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ae:	4a26      	ldr	r2, [pc, #152]	@ (8007448 <HAL_UART_Transmit_DMA+0xf0>)
 80073b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b6:	4a25      	ldr	r2, [pc, #148]	@ (800744c <HAL_UART_Transmit_DMA+0xf4>)
 80073b8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073be:	2200      	movs	r2, #0
 80073c0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80073c2:	f107 0308 	add.w	r3, r7, #8
 80073c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80073cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073ce:	6819      	ldr	r1, [r3, #0]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	3304      	adds	r3, #4
 80073d6:	461a      	mov	r2, r3
 80073d8:	88fb      	ldrh	r3, [r7, #6]
 80073da:	f7fb f9a5 	bl	8002728 <HAL_DMA_Start_IT>
 80073de:	4603      	mov	r3, r0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d008      	beq.n	80073f6 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2210      	movs	r2, #16
 80073e8:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2220      	movs	r2, #32
 80073ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	e021      	b.n	800743a <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80073fe:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	3314      	adds	r3, #20
 8007406:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007408:	69bb      	ldr	r3, [r7, #24]
 800740a:	e853 3f00 	ldrex	r3, [r3]
 800740e:	617b      	str	r3, [r7, #20]
   return(result);
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007416:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	3314      	adds	r3, #20
 800741e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007420:	627a      	str	r2, [r7, #36]	@ 0x24
 8007422:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007424:	6a39      	ldr	r1, [r7, #32]
 8007426:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007428:	e841 2300 	strex	r3, r2, [r1]
 800742c:	61fb      	str	r3, [r7, #28]
   return(result);
 800742e:	69fb      	ldr	r3, [r7, #28]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d1e5      	bne.n	8007400 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8007434:	2300      	movs	r3, #0
 8007436:	e000      	b.n	800743a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8007438:	2302      	movs	r3, #2
  }
}
 800743a:	4618      	mov	r0, r3
 800743c:	3730      	adds	r7, #48	@ 0x30
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop
 8007444:	08007aa9 	.word	0x08007aa9
 8007448:	08007b43 	.word	0x08007b43
 800744c:	08007cc7 	.word	0x08007cc7

08007450 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b08c      	sub	sp, #48	@ 0x30
 8007454:	af00      	add	r7, sp, #0
 8007456:	60f8      	str	r0, [r7, #12]
 8007458:	60b9      	str	r1, [r7, #8]
 800745a:	4613      	mov	r3, r2
 800745c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007464:	b2db      	uxtb	r3, r3
 8007466:	2b20      	cmp	r3, #32
 8007468:	d146      	bne.n	80074f8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d002      	beq.n	8007476 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007470:	88fb      	ldrh	r3, [r7, #6]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d101      	bne.n	800747a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	e03f      	b.n	80074fa <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2201      	movs	r2, #1
 800747e:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2200      	movs	r2, #0
 8007484:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007486:	88fb      	ldrh	r3, [r7, #6]
 8007488:	461a      	mov	r2, r3
 800748a:	68b9      	ldr	r1, [r7, #8]
 800748c:	68f8      	ldr	r0, [r7, #12]
 800748e:	f000 fc65 	bl	8007d5c <UART_Start_Receive_DMA>
 8007492:	4603      	mov	r3, r0
 8007494:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800749c:	2b01      	cmp	r3, #1
 800749e:	d125      	bne.n	80074ec <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80074a0:	2300      	movs	r3, #0
 80074a2:	613b      	str	r3, [r7, #16]
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	613b      	str	r3, [r7, #16]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	613b      	str	r3, [r7, #16]
 80074b4:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	330c      	adds	r3, #12
 80074bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074be:	69bb      	ldr	r3, [r7, #24]
 80074c0:	e853 3f00 	ldrex	r3, [r3]
 80074c4:	617b      	str	r3, [r7, #20]
   return(result);
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	f043 0310 	orr.w	r3, r3, #16
 80074cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	330c      	adds	r3, #12
 80074d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80074d6:	627a      	str	r2, [r7, #36]	@ 0x24
 80074d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074da:	6a39      	ldr	r1, [r7, #32]
 80074dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074de:	e841 2300 	strex	r3, r2, [r1]
 80074e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80074e4:	69fb      	ldr	r3, [r7, #28]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d1e5      	bne.n	80074b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80074ea:	e002      	b.n	80074f2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80074ec:	2301      	movs	r3, #1
 80074ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80074f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80074f6:	e000      	b.n	80074fa <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80074f8:	2302      	movs	r3, #2
  }
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3730      	adds	r7, #48	@ 0x30
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
	...

08007504 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b0ba      	sub	sp, #232	@ 0xe8
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	695b      	ldr	r3, [r3, #20]
 8007526:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800752a:	2300      	movs	r3, #0
 800752c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007530:	2300      	movs	r3, #0
 8007532:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800753a:	f003 030f 	and.w	r3, r3, #15
 800753e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007542:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007546:	2b00      	cmp	r3, #0
 8007548:	d10f      	bne.n	800756a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800754a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800754e:	f003 0320 	and.w	r3, r3, #32
 8007552:	2b00      	cmp	r3, #0
 8007554:	d009      	beq.n	800756a <HAL_UART_IRQHandler+0x66>
 8007556:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800755a:	f003 0320 	and.w	r3, r3, #32
 800755e:	2b00      	cmp	r3, #0
 8007560:	d003      	beq.n	800756a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f000 fda4 	bl	80080b0 <UART_Receive_IT>
      return;
 8007568:	e273      	b.n	8007a52 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800756a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800756e:	2b00      	cmp	r3, #0
 8007570:	f000 80de 	beq.w	8007730 <HAL_UART_IRQHandler+0x22c>
 8007574:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007578:	f003 0301 	and.w	r3, r3, #1
 800757c:	2b00      	cmp	r3, #0
 800757e:	d106      	bne.n	800758e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007584:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007588:	2b00      	cmp	r3, #0
 800758a:	f000 80d1 	beq.w	8007730 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800758e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007592:	f003 0301 	and.w	r3, r3, #1
 8007596:	2b00      	cmp	r3, #0
 8007598:	d00b      	beq.n	80075b2 <HAL_UART_IRQHandler+0xae>
 800759a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800759e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d005      	beq.n	80075b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075aa:	f043 0201 	orr.w	r2, r3, #1
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075b6:	f003 0304 	and.w	r3, r3, #4
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00b      	beq.n	80075d6 <HAL_UART_IRQHandler+0xd2>
 80075be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075c2:	f003 0301 	and.w	r3, r3, #1
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d005      	beq.n	80075d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ce:	f043 0202 	orr.w	r2, r3, #2
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075da:	f003 0302 	and.w	r3, r3, #2
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00b      	beq.n	80075fa <HAL_UART_IRQHandler+0xf6>
 80075e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075e6:	f003 0301 	and.w	r3, r3, #1
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d005      	beq.n	80075fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075f2:	f043 0204 	orr.w	r2, r3, #4
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80075fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075fe:	f003 0308 	and.w	r3, r3, #8
 8007602:	2b00      	cmp	r3, #0
 8007604:	d011      	beq.n	800762a <HAL_UART_IRQHandler+0x126>
 8007606:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800760a:	f003 0320 	and.w	r3, r3, #32
 800760e:	2b00      	cmp	r3, #0
 8007610:	d105      	bne.n	800761e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007612:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007616:	f003 0301 	and.w	r3, r3, #1
 800761a:	2b00      	cmp	r3, #0
 800761c:	d005      	beq.n	800762a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007622:	f043 0208 	orr.w	r2, r3, #8
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800762e:	2b00      	cmp	r3, #0
 8007630:	f000 820a 	beq.w	8007a48 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007638:	f003 0320 	and.w	r3, r3, #32
 800763c:	2b00      	cmp	r3, #0
 800763e:	d008      	beq.n	8007652 <HAL_UART_IRQHandler+0x14e>
 8007640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007644:	f003 0320 	and.w	r3, r3, #32
 8007648:	2b00      	cmp	r3, #0
 800764a:	d002      	beq.n	8007652 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f000 fd2f 	bl	80080b0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	695b      	ldr	r3, [r3, #20]
 8007658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800765c:	2b40      	cmp	r3, #64	@ 0x40
 800765e:	bf0c      	ite	eq
 8007660:	2301      	moveq	r3, #1
 8007662:	2300      	movne	r3, #0
 8007664:	b2db      	uxtb	r3, r3
 8007666:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800766e:	f003 0308 	and.w	r3, r3, #8
 8007672:	2b00      	cmp	r3, #0
 8007674:	d103      	bne.n	800767e <HAL_UART_IRQHandler+0x17a>
 8007676:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800767a:	2b00      	cmp	r3, #0
 800767c:	d04f      	beq.n	800771e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 fc3a 	bl	8007ef8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	695b      	ldr	r3, [r3, #20]
 800768a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800768e:	2b40      	cmp	r3, #64	@ 0x40
 8007690:	d141      	bne.n	8007716 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	3314      	adds	r3, #20
 8007698:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80076a0:	e853 3f00 	ldrex	r3, [r3]
 80076a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80076a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80076ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	3314      	adds	r3, #20
 80076ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80076be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80076c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80076ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80076ce:	e841 2300 	strex	r3, r2, [r1]
 80076d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80076d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d1d9      	bne.n	8007692 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d013      	beq.n	800770e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076ea:	4a8a      	ldr	r2, [pc, #552]	@ (8007914 <HAL_UART_IRQHandler+0x410>)
 80076ec:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7fb f8e0 	bl	80028b8 <HAL_DMA_Abort_IT>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d016      	beq.n	800772c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007708:	4610      	mov	r0, r2
 800770a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800770c:	e00e      	b.n	800772c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 f9c0 	bl	8007a94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007714:	e00a      	b.n	800772c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f000 f9bc 	bl	8007a94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800771c:	e006      	b.n	800772c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f000 f9b8 	bl	8007a94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2200      	movs	r2, #0
 8007728:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800772a:	e18d      	b.n	8007a48 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800772c:	bf00      	nop
    return;
 800772e:	e18b      	b.n	8007a48 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007734:	2b01      	cmp	r3, #1
 8007736:	f040 8167 	bne.w	8007a08 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800773a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800773e:	f003 0310 	and.w	r3, r3, #16
 8007742:	2b00      	cmp	r3, #0
 8007744:	f000 8160 	beq.w	8007a08 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800774c:	f003 0310 	and.w	r3, r3, #16
 8007750:	2b00      	cmp	r3, #0
 8007752:	f000 8159 	beq.w	8007a08 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007756:	2300      	movs	r3, #0
 8007758:	60bb      	str	r3, [r7, #8]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	60bb      	str	r3, [r7, #8]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	60bb      	str	r3, [r7, #8]
 800776a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	695b      	ldr	r3, [r3, #20]
 8007772:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007776:	2b40      	cmp	r3, #64	@ 0x40
 8007778:	f040 80ce 	bne.w	8007918 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007788:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800778c:	2b00      	cmp	r3, #0
 800778e:	f000 80a9 	beq.w	80078e4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007796:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800779a:	429a      	cmp	r2, r3
 800779c:	f080 80a2 	bcs.w	80078e4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077ac:	69db      	ldr	r3, [r3, #28]
 80077ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077b2:	f000 8088 	beq.w	80078c6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	330c      	adds	r3, #12
 80077bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80077c4:	e853 3f00 	ldrex	r3, [r3]
 80077c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80077cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80077d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	330c      	adds	r3, #12
 80077de:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80077e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80077e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80077ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80077f2:	e841 2300 	strex	r3, r2, [r1]
 80077f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80077fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d1d9      	bne.n	80077b6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	3314      	adds	r3, #20
 8007808:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800780c:	e853 3f00 	ldrex	r3, [r3]
 8007810:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007812:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007814:	f023 0301 	bic.w	r3, r3, #1
 8007818:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	3314      	adds	r3, #20
 8007822:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007826:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800782a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800782c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800782e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007832:	e841 2300 	strex	r3, r2, [r1]
 8007836:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007838:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800783a:	2b00      	cmp	r3, #0
 800783c:	d1e1      	bne.n	8007802 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	3314      	adds	r3, #20
 8007844:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007846:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007848:	e853 3f00 	ldrex	r3, [r3]
 800784c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800784e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007850:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007854:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	3314      	adds	r3, #20
 800785e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007862:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007864:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007866:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007868:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800786a:	e841 2300 	strex	r3, r2, [r1]
 800786e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007870:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1e3      	bne.n	800783e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2220      	movs	r2, #32
 800787a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2200      	movs	r2, #0
 8007882:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	330c      	adds	r3, #12
 800788a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800788c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800788e:	e853 3f00 	ldrex	r3, [r3]
 8007892:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007894:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007896:	f023 0310 	bic.w	r3, r3, #16
 800789a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	330c      	adds	r3, #12
 80078a4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80078a8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80078aa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80078ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80078b0:	e841 2300 	strex	r3, r2, [r1]
 80078b4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80078b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d1e3      	bne.n	8007884 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078c0:	4618      	mov	r0, r3
 80078c2:	f7fa ff89 	bl	80027d8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2202      	movs	r2, #2
 80078ca:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	1ad3      	subs	r3, r2, r3
 80078d8:	b29b      	uxth	r3, r3
 80078da:	4619      	mov	r1, r3
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f7f8 ff03 	bl	80006e8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80078e2:	e0b3      	b.n	8007a4c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80078e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80078ec:	429a      	cmp	r2, r3
 80078ee:	f040 80ad 	bne.w	8007a4c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078f6:	69db      	ldr	r3, [r3, #28]
 80078f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078fc:	f040 80a6 	bne.w	8007a4c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2202      	movs	r2, #2
 8007904:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800790a:	4619      	mov	r1, r3
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f7f8 feeb 	bl	80006e8 <HAL_UARTEx_RxEventCallback>
      return;
 8007912:	e09b      	b.n	8007a4c <HAL_UART_IRQHandler+0x548>
 8007914:	08007fbf 	.word	0x08007fbf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007920:	b29b      	uxth	r3, r3
 8007922:	1ad3      	subs	r3, r2, r3
 8007924:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800792c:	b29b      	uxth	r3, r3
 800792e:	2b00      	cmp	r3, #0
 8007930:	f000 808e 	beq.w	8007a50 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007934:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007938:	2b00      	cmp	r3, #0
 800793a:	f000 8089 	beq.w	8007a50 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	330c      	adds	r3, #12
 8007944:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007948:	e853 3f00 	ldrex	r3, [r3]
 800794c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800794e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007950:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007954:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	330c      	adds	r3, #12
 800795e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007962:	647a      	str	r2, [r7, #68]	@ 0x44
 8007964:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007966:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007968:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800796a:	e841 2300 	strex	r3, r2, [r1]
 800796e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007972:	2b00      	cmp	r3, #0
 8007974:	d1e3      	bne.n	800793e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	3314      	adds	r3, #20
 800797c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800797e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007980:	e853 3f00 	ldrex	r3, [r3]
 8007984:	623b      	str	r3, [r7, #32]
   return(result);
 8007986:	6a3b      	ldr	r3, [r7, #32]
 8007988:	f023 0301 	bic.w	r3, r3, #1
 800798c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	3314      	adds	r3, #20
 8007996:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800799a:	633a      	str	r2, [r7, #48]	@ 0x30
 800799c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079a2:	e841 2300 	strex	r3, r2, [r1]
 80079a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1e3      	bne.n	8007976 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2220      	movs	r2, #32
 80079b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	330c      	adds	r3, #12
 80079c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	e853 3f00 	ldrex	r3, [r3]
 80079ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f023 0310 	bic.w	r3, r3, #16
 80079d2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	330c      	adds	r3, #12
 80079dc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80079e0:	61fa      	str	r2, [r7, #28]
 80079e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e4:	69b9      	ldr	r1, [r7, #24]
 80079e6:	69fa      	ldr	r2, [r7, #28]
 80079e8:	e841 2300 	strex	r3, r2, [r1]
 80079ec:	617b      	str	r3, [r7, #20]
   return(result);
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d1e3      	bne.n	80079bc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2202      	movs	r2, #2
 80079f8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80079fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80079fe:	4619      	mov	r1, r3
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f7f8 fe71 	bl	80006e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007a06:	e023      	b.n	8007a50 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007a08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d009      	beq.n	8007a28 <HAL_UART_IRQHandler+0x524>
 8007a14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d003      	beq.n	8007a28 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f000 fadd 	bl	8007fe0 <UART_Transmit_IT>
    return;
 8007a26:	e014      	b.n	8007a52 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d00e      	beq.n	8007a52 <HAL_UART_IRQHandler+0x54e>
 8007a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d008      	beq.n	8007a52 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f000 fb1d 	bl	8008080 <UART_EndTransmit_IT>
    return;
 8007a46:	e004      	b.n	8007a52 <HAL_UART_IRQHandler+0x54e>
    return;
 8007a48:	bf00      	nop
 8007a4a:	e002      	b.n	8007a52 <HAL_UART_IRQHandler+0x54e>
      return;
 8007a4c:	bf00      	nop
 8007a4e:	e000      	b.n	8007a52 <HAL_UART_IRQHandler+0x54e>
      return;
 8007a50:	bf00      	nop
  }
}
 8007a52:	37e8      	adds	r7, #232	@ 0xe8
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007a60:	bf00      	nop
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b083      	sub	sp, #12
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007a88:	bf00      	nop
 8007a8a:	370c      	adds	r7, #12
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr

08007a94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007a9c:	bf00      	nop
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b090      	sub	sp, #64	@ 0x40
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d137      	bne.n	8007b34 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007ac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007aca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	3314      	adds	r3, #20
 8007ad0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad4:	e853 3f00 	ldrex	r3, [r3]
 8007ad8:	623b      	str	r3, [r7, #32]
   return(result);
 8007ada:	6a3b      	ldr	r3, [r7, #32]
 8007adc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ae0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	3314      	adds	r3, #20
 8007ae8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007aea:	633a      	str	r2, [r7, #48]	@ 0x30
 8007aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007af0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007af2:	e841 2300 	strex	r3, r2, [r1]
 8007af6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1e5      	bne.n	8007aca <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	330c      	adds	r3, #12
 8007b04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	e853 3f00 	ldrex	r3, [r3]
 8007b0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b14:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	330c      	adds	r3, #12
 8007b1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b1e:	61fa      	str	r2, [r7, #28]
 8007b20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b22:	69b9      	ldr	r1, [r7, #24]
 8007b24:	69fa      	ldr	r2, [r7, #28]
 8007b26:	e841 2300 	strex	r3, r2, [r1]
 8007b2a:	617b      	str	r3, [r7, #20]
   return(result);
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d1e5      	bne.n	8007afe <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007b32:	e002      	b.n	8007b3a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007b34:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007b36:	f7f8 ff2d 	bl	8000994 <HAL_UART_TxCpltCallback>
}
 8007b3a:	bf00      	nop
 8007b3c:	3740      	adds	r7, #64	@ 0x40
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}

08007b42 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b084      	sub	sp, #16
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b4e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007b50:	68f8      	ldr	r0, [r7, #12]
 8007b52:	f7ff ff81 	bl	8007a58 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b56:	bf00      	nop
 8007b58:	3710      	adds	r7, #16
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}

08007b5e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007b5e:	b580      	push	{r7, lr}
 8007b60:	b09c      	sub	sp, #112	@ 0x70
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b6a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d172      	bne.n	8007c60 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007b7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	330c      	adds	r3, #12
 8007b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b8a:	e853 3f00 	ldrex	r3, [r3]
 8007b8e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007b90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b92:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b96:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007b98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	330c      	adds	r3, #12
 8007b9e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007ba0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007ba2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ba6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ba8:	e841 2300 	strex	r3, r2, [r1]
 8007bac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007bae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d1e5      	bne.n	8007b80 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	3314      	adds	r3, #20
 8007bba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bbe:	e853 3f00 	ldrex	r3, [r3]
 8007bc2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bc6:	f023 0301 	bic.w	r3, r3, #1
 8007bca:	667b      	str	r3, [r7, #100]	@ 0x64
 8007bcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	3314      	adds	r3, #20
 8007bd2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007bd4:	647a      	str	r2, [r7, #68]	@ 0x44
 8007bd6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bdc:	e841 2300 	strex	r3, r2, [r1]
 8007be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007be2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d1e5      	bne.n	8007bb4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007be8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	3314      	adds	r3, #20
 8007bee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf2:	e853 3f00 	ldrex	r3, [r3]
 8007bf6:	623b      	str	r3, [r7, #32]
   return(result);
 8007bf8:	6a3b      	ldr	r3, [r7, #32]
 8007bfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bfe:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	3314      	adds	r3, #20
 8007c06:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007c08:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c10:	e841 2300 	strex	r3, r2, [r1]
 8007c14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d1e5      	bne.n	8007be8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007c1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c1e:	2220      	movs	r2, #32
 8007c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d119      	bne.n	8007c60 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	330c      	adds	r3, #12
 8007c32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	e853 3f00 	ldrex	r3, [r3]
 8007c3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f023 0310 	bic.w	r3, r3, #16
 8007c42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	330c      	adds	r3, #12
 8007c4a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007c4c:	61fa      	str	r2, [r7, #28]
 8007c4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c50:	69b9      	ldr	r1, [r7, #24]
 8007c52:	69fa      	ldr	r2, [r7, #28]
 8007c54:	e841 2300 	strex	r3, r2, [r1]
 8007c58:	617b      	str	r3, [r7, #20]
   return(result);
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d1e5      	bne.n	8007c2c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c62:	2200      	movs	r2, #0
 8007c64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d106      	bne.n	8007c7c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007c72:	4619      	mov	r1, r3
 8007c74:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007c76:	f7f8 fd37 	bl	80006e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007c7a:	e002      	b.n	8007c82 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007c7c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007c7e:	f7ff fef5 	bl	8007a6c <HAL_UART_RxCpltCallback>
}
 8007c82:	bf00      	nop
 8007c84:	3770      	adds	r7, #112	@ 0x70
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b084      	sub	sp, #16
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c96:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d108      	bne.n	8007cb8 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007caa:	085b      	lsrs	r3, r3, #1
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	4619      	mov	r1, r3
 8007cb0:	68f8      	ldr	r0, [r7, #12]
 8007cb2:	f7f8 fd19 	bl	80006e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007cb6:	e002      	b.n	8007cbe <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007cb8:	68f8      	ldr	r0, [r7, #12]
 8007cba:	f7ff fee1 	bl	8007a80 <HAL_UART_RxHalfCpltCallback>
}
 8007cbe:	bf00      	nop
 8007cc0:	3710      	adds	r7, #16
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}

08007cc6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007cc6:	b580      	push	{r7, lr}
 8007cc8:	b084      	sub	sp, #16
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cd6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	695b      	ldr	r3, [r3, #20]
 8007cde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ce2:	2b80      	cmp	r3, #128	@ 0x80
 8007ce4:	bf0c      	ite	eq
 8007ce6:	2301      	moveq	r3, #1
 8007ce8:	2300      	movne	r3, #0
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007cf4:	b2db      	uxtb	r3, r3
 8007cf6:	2b21      	cmp	r3, #33	@ 0x21
 8007cf8:	d108      	bne.n	8007d0c <UART_DMAError+0x46>
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d005      	beq.n	8007d0c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	2200      	movs	r2, #0
 8007d04:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007d06:	68b8      	ldr	r0, [r7, #8]
 8007d08:	f000 f8ce 	bl	8007ea8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	695b      	ldr	r3, [r3, #20]
 8007d12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d16:	2b40      	cmp	r3, #64	@ 0x40
 8007d18:	bf0c      	ite	eq
 8007d1a:	2301      	moveq	r3, #1
 8007d1c:	2300      	movne	r3, #0
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	2b22      	cmp	r3, #34	@ 0x22
 8007d2c:	d108      	bne.n	8007d40 <UART_DMAError+0x7a>
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d005      	beq.n	8007d40 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	2200      	movs	r2, #0
 8007d38:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007d3a:	68b8      	ldr	r0, [r7, #8]
 8007d3c:	f000 f8dc 	bl	8007ef8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d44:	f043 0210 	orr.w	r2, r3, #16
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d4c:	68b8      	ldr	r0, [r7, #8]
 8007d4e:	f7ff fea1 	bl	8007a94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d52:	bf00      	nop
 8007d54:	3710      	adds	r7, #16
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
	...

08007d5c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b098      	sub	sp, #96	@ 0x60
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	60f8      	str	r0, [r7, #12]
 8007d64:	60b9      	str	r1, [r7, #8]
 8007d66:	4613      	mov	r3, r2
 8007d68:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007d6a:	68ba      	ldr	r2, [r7, #8]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	88fa      	ldrh	r2, [r7, #6]
 8007d74:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2222      	movs	r2, #34	@ 0x22
 8007d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d88:	4a44      	ldr	r2, [pc, #272]	@ (8007e9c <UART_Start_Receive_DMA+0x140>)
 8007d8a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d90:	4a43      	ldr	r2, [pc, #268]	@ (8007ea0 <UART_Start_Receive_DMA+0x144>)
 8007d92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d98:	4a42      	ldr	r2, [pc, #264]	@ (8007ea4 <UART_Start_Receive_DMA+0x148>)
 8007d9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007da0:	2200      	movs	r2, #0
 8007da2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007da4:	f107 0308 	add.w	r3, r7, #8
 8007da8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	3304      	adds	r3, #4
 8007db4:	4619      	mov	r1, r3
 8007db6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007db8:	681a      	ldr	r2, [r3, #0]
 8007dba:	88fb      	ldrh	r3, [r7, #6]
 8007dbc:	f7fa fcb4 	bl	8002728 <HAL_DMA_Start_IT>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d008      	beq.n	8007dd8 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2210      	movs	r2, #16
 8007dca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2220      	movs	r2, #32
 8007dd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	e05d      	b.n	8007e94 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007dd8:	2300      	movs	r3, #0
 8007dda:	613b      	str	r3, [r7, #16]
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	613b      	str	r3, [r7, #16]
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	613b      	str	r3, [r7, #16]
 8007dec:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d019      	beq.n	8007e2a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	330c      	adds	r3, #12
 8007dfc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e00:	e853 3f00 	ldrex	r3, [r3]
 8007e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e0c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	330c      	adds	r3, #12
 8007e14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e16:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007e18:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e1a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007e1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007e1e:	e841 2300 	strex	r3, r2, [r1]
 8007e22:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007e24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d1e5      	bne.n	8007df6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	3314      	adds	r3, #20
 8007e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e34:	e853 3f00 	ldrex	r3, [r3]
 8007e38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e3c:	f043 0301 	orr.w	r3, r3, #1
 8007e40:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	3314      	adds	r3, #20
 8007e48:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007e4a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007e4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007e50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007e52:	e841 2300 	strex	r3, r2, [r1]
 8007e56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d1e5      	bne.n	8007e2a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	3314      	adds	r3, #20
 8007e64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	e853 3f00 	ldrex	r3, [r3]
 8007e6c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e74:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	3314      	adds	r3, #20
 8007e7c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007e7e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007e80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e82:	6a39      	ldr	r1, [r7, #32]
 8007e84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e86:	e841 2300 	strex	r3, r2, [r1]
 8007e8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e8c:	69fb      	ldr	r3, [r7, #28]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d1e5      	bne.n	8007e5e <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007e92:	2300      	movs	r3, #0
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3760      	adds	r7, #96	@ 0x60
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}
 8007e9c:	08007b5f 	.word	0x08007b5f
 8007ea0:	08007c8b 	.word	0x08007c8b
 8007ea4:	08007cc7 	.word	0x08007cc7

08007ea8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b089      	sub	sp, #36	@ 0x24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	330c      	adds	r3, #12
 8007eb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	e853 3f00 	ldrex	r3, [r3]
 8007ebe:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007ec6:	61fb      	str	r3, [r7, #28]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	330c      	adds	r3, #12
 8007ece:	69fa      	ldr	r2, [r7, #28]
 8007ed0:	61ba      	str	r2, [r7, #24]
 8007ed2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed4:	6979      	ldr	r1, [r7, #20]
 8007ed6:	69ba      	ldr	r2, [r7, #24]
 8007ed8:	e841 2300 	strex	r3, r2, [r1]
 8007edc:	613b      	str	r3, [r7, #16]
   return(result);
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d1e5      	bne.n	8007eb0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2220      	movs	r2, #32
 8007ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007eec:	bf00      	nop
 8007eee:	3724      	adds	r7, #36	@ 0x24
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef6:	4770      	bx	lr

08007ef8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b095      	sub	sp, #84	@ 0x54
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	330c      	adds	r3, #12
 8007f06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f0a:	e853 3f00 	ldrex	r3, [r3]
 8007f0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	330c      	adds	r3, #12
 8007f1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007f20:	643a      	str	r2, [r7, #64]	@ 0x40
 8007f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f28:	e841 2300 	strex	r3, r2, [r1]
 8007f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1e5      	bne.n	8007f00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	3314      	adds	r3, #20
 8007f3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3c:	6a3b      	ldr	r3, [r7, #32]
 8007f3e:	e853 3f00 	ldrex	r3, [r3]
 8007f42:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f44:	69fb      	ldr	r3, [r7, #28]
 8007f46:	f023 0301 	bic.w	r3, r3, #1
 8007f4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	3314      	adds	r3, #20
 8007f52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f5c:	e841 2300 	strex	r3, r2, [r1]
 8007f60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d1e5      	bne.n	8007f34 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d119      	bne.n	8007fa4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	330c      	adds	r3, #12
 8007f76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	e853 3f00 	ldrex	r3, [r3]
 8007f7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	f023 0310 	bic.w	r3, r3, #16
 8007f86:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	330c      	adds	r3, #12
 8007f8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f90:	61ba      	str	r2, [r7, #24]
 8007f92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f94:	6979      	ldr	r1, [r7, #20]
 8007f96:	69ba      	ldr	r2, [r7, #24]
 8007f98:	e841 2300 	strex	r3, r2, [r1]
 8007f9c:	613b      	str	r3, [r7, #16]
   return(result);
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d1e5      	bne.n	8007f70 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2220      	movs	r2, #32
 8007fa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2200      	movs	r2, #0
 8007fb0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007fb2:	bf00      	nop
 8007fb4:	3754      	adds	r7, #84	@ 0x54
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr

08007fbe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	b084      	sub	sp, #16
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007fd2:	68f8      	ldr	r0, [r7, #12]
 8007fd4:	f7ff fd5e 	bl	8007a94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fd8:	bf00      	nop
 8007fda:	3710      	adds	r7, #16
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b085      	sub	sp, #20
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fee:	b2db      	uxtb	r3, r3
 8007ff0:	2b21      	cmp	r3, #33	@ 0x21
 8007ff2:	d13e      	bne.n	8008072 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ffc:	d114      	bne.n	8008028 <UART_Transmit_IT+0x48>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	691b      	ldr	r3, [r3, #16]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d110      	bne.n	8008028 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6a1b      	ldr	r3, [r3, #32]
 800800a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	881b      	ldrh	r3, [r3, #0]
 8008010:	461a      	mov	r2, r3
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800801a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6a1b      	ldr	r3, [r3, #32]
 8008020:	1c9a      	adds	r2, r3, #2
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	621a      	str	r2, [r3, #32]
 8008026:	e008      	b.n	800803a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6a1b      	ldr	r3, [r3, #32]
 800802c:	1c59      	adds	r1, r3, #1
 800802e:	687a      	ldr	r2, [r7, #4]
 8008030:	6211      	str	r1, [r2, #32]
 8008032:	781a      	ldrb	r2, [r3, #0]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800803e:	b29b      	uxth	r3, r3
 8008040:	3b01      	subs	r3, #1
 8008042:	b29b      	uxth	r3, r3
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	4619      	mov	r1, r3
 8008048:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800804a:	2b00      	cmp	r3, #0
 800804c:	d10f      	bne.n	800806e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	68da      	ldr	r2, [r3, #12]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800805c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	68da      	ldr	r2, [r3, #12]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800806c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800806e:	2300      	movs	r3, #0
 8008070:	e000      	b.n	8008074 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008072:	2302      	movs	r3, #2
  }
}
 8008074:	4618      	mov	r0, r3
 8008076:	3714      	adds	r7, #20
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr

08008080 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b082      	sub	sp, #8
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68da      	ldr	r2, [r3, #12]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008096:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2220      	movs	r2, #32
 800809c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f7f8 fc77 	bl	8000994 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80080a6:	2300      	movs	r3, #0
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3708      	adds	r7, #8
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b08c      	sub	sp, #48	@ 0x30
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80080b8:	2300      	movs	r3, #0
 80080ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80080bc:	2300      	movs	r3, #0
 80080be:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	2b22      	cmp	r3, #34	@ 0x22
 80080ca:	f040 80aa 	bne.w	8008222 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080d6:	d115      	bne.n	8008104 <UART_Receive_IT+0x54>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	691b      	ldr	r3, [r3, #16]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d111      	bne.n	8008104 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080e4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	b29b      	uxth	r3, r3
 80080ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080f2:	b29a      	uxth	r2, r3
 80080f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080f6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080fc:	1c9a      	adds	r2, r3, #2
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	629a      	str	r2, [r3, #40]	@ 0x28
 8008102:	e024      	b.n	800814e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008108:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008112:	d007      	beq.n	8008124 <UART_Receive_IT+0x74>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d10a      	bne.n	8008132 <UART_Receive_IT+0x82>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	691b      	ldr	r3, [r3, #16]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d106      	bne.n	8008132 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	b2da      	uxtb	r2, r3
 800812c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800812e:	701a      	strb	r2, [r3, #0]
 8008130:	e008      	b.n	8008144 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	b2db      	uxtb	r3, r3
 800813a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800813e:	b2da      	uxtb	r2, r3
 8008140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008142:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008148:	1c5a      	adds	r2, r3, #1
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008152:	b29b      	uxth	r3, r3
 8008154:	3b01      	subs	r3, #1
 8008156:	b29b      	uxth	r3, r3
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	4619      	mov	r1, r3
 800815c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800815e:	2b00      	cmp	r3, #0
 8008160:	d15d      	bne.n	800821e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	68da      	ldr	r2, [r3, #12]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f022 0220 	bic.w	r2, r2, #32
 8008170:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	68da      	ldr	r2, [r3, #12]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008180:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	695a      	ldr	r2, [r3, #20]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f022 0201 	bic.w	r2, r2, #1
 8008190:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2220      	movs	r2, #32
 8008196:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2200      	movs	r2, #0
 800819e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d135      	bne.n	8008214 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	330c      	adds	r3, #12
 80081b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	e853 3f00 	ldrex	r3, [r3]
 80081bc:	613b      	str	r3, [r7, #16]
   return(result);
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	f023 0310 	bic.w	r3, r3, #16
 80081c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	330c      	adds	r3, #12
 80081cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081ce:	623a      	str	r2, [r7, #32]
 80081d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d2:	69f9      	ldr	r1, [r7, #28]
 80081d4:	6a3a      	ldr	r2, [r7, #32]
 80081d6:	e841 2300 	strex	r3, r2, [r1]
 80081da:	61bb      	str	r3, [r7, #24]
   return(result);
 80081dc:	69bb      	ldr	r3, [r7, #24]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d1e5      	bne.n	80081ae <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f003 0310 	and.w	r3, r3, #16
 80081ec:	2b10      	cmp	r3, #16
 80081ee:	d10a      	bne.n	8008206 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80081f0:	2300      	movs	r3, #0
 80081f2:	60fb      	str	r3, [r7, #12]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	60fb      	str	r3, [r7, #12]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	60fb      	str	r3, [r7, #12]
 8008204:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800820a:	4619      	mov	r1, r3
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f7f8 fa6b 	bl	80006e8 <HAL_UARTEx_RxEventCallback>
 8008212:	e002      	b.n	800821a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f7ff fc29 	bl	8007a6c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800821a:	2300      	movs	r3, #0
 800821c:	e002      	b.n	8008224 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800821e:	2300      	movs	r3, #0
 8008220:	e000      	b.n	8008224 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008222:	2302      	movs	r3, #2
  }
}
 8008224:	4618      	mov	r0, r3
 8008226:	3730      	adds	r7, #48	@ 0x30
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800822c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008230:	b0c0      	sub	sp, #256	@ 0x100
 8008232:	af00      	add	r7, sp, #0
 8008234:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	691b      	ldr	r3, [r3, #16]
 8008240:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008248:	68d9      	ldr	r1, [r3, #12]
 800824a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800824e:	681a      	ldr	r2, [r3, #0]
 8008250:	ea40 0301 	orr.w	r3, r0, r1
 8008254:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800825a:	689a      	ldr	r2, [r3, #8]
 800825c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008260:	691b      	ldr	r3, [r3, #16]
 8008262:	431a      	orrs	r2, r3
 8008264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008268:	695b      	ldr	r3, [r3, #20]
 800826a:	431a      	orrs	r2, r3
 800826c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008270:	69db      	ldr	r3, [r3, #28]
 8008272:	4313      	orrs	r3, r2
 8008274:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	68db      	ldr	r3, [r3, #12]
 8008280:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008284:	f021 010c 	bic.w	r1, r1, #12
 8008288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008292:	430b      	orrs	r3, r1
 8008294:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	695b      	ldr	r3, [r3, #20]
 800829e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80082a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082a6:	6999      	ldr	r1, [r3, #24]
 80082a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082ac:	681a      	ldr	r2, [r3, #0]
 80082ae:	ea40 0301 	orr.w	r3, r0, r1
 80082b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80082b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	4b8f      	ldr	r3, [pc, #572]	@ (80084f8 <UART_SetConfig+0x2cc>)
 80082bc:	429a      	cmp	r2, r3
 80082be:	d005      	beq.n	80082cc <UART_SetConfig+0xa0>
 80082c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082c4:	681a      	ldr	r2, [r3, #0]
 80082c6:	4b8d      	ldr	r3, [pc, #564]	@ (80084fc <UART_SetConfig+0x2d0>)
 80082c8:	429a      	cmp	r2, r3
 80082ca:	d104      	bne.n	80082d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80082cc:	f7fd fe5a 	bl	8005f84 <HAL_RCC_GetPCLK2Freq>
 80082d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80082d4:	e003      	b.n	80082de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80082d6:	f7fd fe41 	bl	8005f5c <HAL_RCC_GetPCLK1Freq>
 80082da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082e2:	69db      	ldr	r3, [r3, #28]
 80082e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082e8:	f040 810c 	bne.w	8008504 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80082ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082f0:	2200      	movs	r2, #0
 80082f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80082f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80082fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80082fe:	4622      	mov	r2, r4
 8008300:	462b      	mov	r3, r5
 8008302:	1891      	adds	r1, r2, r2
 8008304:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008306:	415b      	adcs	r3, r3
 8008308:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800830a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800830e:	4621      	mov	r1, r4
 8008310:	eb12 0801 	adds.w	r8, r2, r1
 8008314:	4629      	mov	r1, r5
 8008316:	eb43 0901 	adc.w	r9, r3, r1
 800831a:	f04f 0200 	mov.w	r2, #0
 800831e:	f04f 0300 	mov.w	r3, #0
 8008322:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008326:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800832a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800832e:	4690      	mov	r8, r2
 8008330:	4699      	mov	r9, r3
 8008332:	4623      	mov	r3, r4
 8008334:	eb18 0303 	adds.w	r3, r8, r3
 8008338:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800833c:	462b      	mov	r3, r5
 800833e:	eb49 0303 	adc.w	r3, r9, r3
 8008342:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	2200      	movs	r2, #0
 800834e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008352:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008356:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800835a:	460b      	mov	r3, r1
 800835c:	18db      	adds	r3, r3, r3
 800835e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008360:	4613      	mov	r3, r2
 8008362:	eb42 0303 	adc.w	r3, r2, r3
 8008366:	657b      	str	r3, [r7, #84]	@ 0x54
 8008368:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800836c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008370:	f7f7 ff2e 	bl	80001d0 <__aeabi_uldivmod>
 8008374:	4602      	mov	r2, r0
 8008376:	460b      	mov	r3, r1
 8008378:	4b61      	ldr	r3, [pc, #388]	@ (8008500 <UART_SetConfig+0x2d4>)
 800837a:	fba3 2302 	umull	r2, r3, r3, r2
 800837e:	095b      	lsrs	r3, r3, #5
 8008380:	011c      	lsls	r4, r3, #4
 8008382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008386:	2200      	movs	r2, #0
 8008388:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800838c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008390:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008394:	4642      	mov	r2, r8
 8008396:	464b      	mov	r3, r9
 8008398:	1891      	adds	r1, r2, r2
 800839a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800839c:	415b      	adcs	r3, r3
 800839e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80083a4:	4641      	mov	r1, r8
 80083a6:	eb12 0a01 	adds.w	sl, r2, r1
 80083aa:	4649      	mov	r1, r9
 80083ac:	eb43 0b01 	adc.w	fp, r3, r1
 80083b0:	f04f 0200 	mov.w	r2, #0
 80083b4:	f04f 0300 	mov.w	r3, #0
 80083b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80083bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80083c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80083c4:	4692      	mov	sl, r2
 80083c6:	469b      	mov	fp, r3
 80083c8:	4643      	mov	r3, r8
 80083ca:	eb1a 0303 	adds.w	r3, sl, r3
 80083ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80083d2:	464b      	mov	r3, r9
 80083d4:	eb4b 0303 	adc.w	r3, fp, r3
 80083d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80083dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80083e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80083ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80083f0:	460b      	mov	r3, r1
 80083f2:	18db      	adds	r3, r3, r3
 80083f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80083f6:	4613      	mov	r3, r2
 80083f8:	eb42 0303 	adc.w	r3, r2, r3
 80083fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80083fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008402:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008406:	f7f7 fee3 	bl	80001d0 <__aeabi_uldivmod>
 800840a:	4602      	mov	r2, r0
 800840c:	460b      	mov	r3, r1
 800840e:	4611      	mov	r1, r2
 8008410:	4b3b      	ldr	r3, [pc, #236]	@ (8008500 <UART_SetConfig+0x2d4>)
 8008412:	fba3 2301 	umull	r2, r3, r3, r1
 8008416:	095b      	lsrs	r3, r3, #5
 8008418:	2264      	movs	r2, #100	@ 0x64
 800841a:	fb02 f303 	mul.w	r3, r2, r3
 800841e:	1acb      	subs	r3, r1, r3
 8008420:	00db      	lsls	r3, r3, #3
 8008422:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008426:	4b36      	ldr	r3, [pc, #216]	@ (8008500 <UART_SetConfig+0x2d4>)
 8008428:	fba3 2302 	umull	r2, r3, r3, r2
 800842c:	095b      	lsrs	r3, r3, #5
 800842e:	005b      	lsls	r3, r3, #1
 8008430:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008434:	441c      	add	r4, r3
 8008436:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800843a:	2200      	movs	r2, #0
 800843c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008440:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008444:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008448:	4642      	mov	r2, r8
 800844a:	464b      	mov	r3, r9
 800844c:	1891      	adds	r1, r2, r2
 800844e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008450:	415b      	adcs	r3, r3
 8008452:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008454:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008458:	4641      	mov	r1, r8
 800845a:	1851      	adds	r1, r2, r1
 800845c:	6339      	str	r1, [r7, #48]	@ 0x30
 800845e:	4649      	mov	r1, r9
 8008460:	414b      	adcs	r3, r1
 8008462:	637b      	str	r3, [r7, #52]	@ 0x34
 8008464:	f04f 0200 	mov.w	r2, #0
 8008468:	f04f 0300 	mov.w	r3, #0
 800846c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008470:	4659      	mov	r1, fp
 8008472:	00cb      	lsls	r3, r1, #3
 8008474:	4651      	mov	r1, sl
 8008476:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800847a:	4651      	mov	r1, sl
 800847c:	00ca      	lsls	r2, r1, #3
 800847e:	4610      	mov	r0, r2
 8008480:	4619      	mov	r1, r3
 8008482:	4603      	mov	r3, r0
 8008484:	4642      	mov	r2, r8
 8008486:	189b      	adds	r3, r3, r2
 8008488:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800848c:	464b      	mov	r3, r9
 800848e:	460a      	mov	r2, r1
 8008490:	eb42 0303 	adc.w	r3, r2, r3
 8008494:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80084a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80084a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80084ac:	460b      	mov	r3, r1
 80084ae:	18db      	adds	r3, r3, r3
 80084b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80084b2:	4613      	mov	r3, r2
 80084b4:	eb42 0303 	adc.w	r3, r2, r3
 80084b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80084be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80084c2:	f7f7 fe85 	bl	80001d0 <__aeabi_uldivmod>
 80084c6:	4602      	mov	r2, r0
 80084c8:	460b      	mov	r3, r1
 80084ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008500 <UART_SetConfig+0x2d4>)
 80084cc:	fba3 1302 	umull	r1, r3, r3, r2
 80084d0:	095b      	lsrs	r3, r3, #5
 80084d2:	2164      	movs	r1, #100	@ 0x64
 80084d4:	fb01 f303 	mul.w	r3, r1, r3
 80084d8:	1ad3      	subs	r3, r2, r3
 80084da:	00db      	lsls	r3, r3, #3
 80084dc:	3332      	adds	r3, #50	@ 0x32
 80084de:	4a08      	ldr	r2, [pc, #32]	@ (8008500 <UART_SetConfig+0x2d4>)
 80084e0:	fba2 2303 	umull	r2, r3, r2, r3
 80084e4:	095b      	lsrs	r3, r3, #5
 80084e6:	f003 0207 	and.w	r2, r3, #7
 80084ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4422      	add	r2, r4
 80084f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80084f4:	e106      	b.n	8008704 <UART_SetConfig+0x4d8>
 80084f6:	bf00      	nop
 80084f8:	40011000 	.word	0x40011000
 80084fc:	40011400 	.word	0x40011400
 8008500:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008504:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008508:	2200      	movs	r2, #0
 800850a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800850e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008512:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008516:	4642      	mov	r2, r8
 8008518:	464b      	mov	r3, r9
 800851a:	1891      	adds	r1, r2, r2
 800851c:	6239      	str	r1, [r7, #32]
 800851e:	415b      	adcs	r3, r3
 8008520:	627b      	str	r3, [r7, #36]	@ 0x24
 8008522:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008526:	4641      	mov	r1, r8
 8008528:	1854      	adds	r4, r2, r1
 800852a:	4649      	mov	r1, r9
 800852c:	eb43 0501 	adc.w	r5, r3, r1
 8008530:	f04f 0200 	mov.w	r2, #0
 8008534:	f04f 0300 	mov.w	r3, #0
 8008538:	00eb      	lsls	r3, r5, #3
 800853a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800853e:	00e2      	lsls	r2, r4, #3
 8008540:	4614      	mov	r4, r2
 8008542:	461d      	mov	r5, r3
 8008544:	4643      	mov	r3, r8
 8008546:	18e3      	adds	r3, r4, r3
 8008548:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800854c:	464b      	mov	r3, r9
 800854e:	eb45 0303 	adc.w	r3, r5, r3
 8008552:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	2200      	movs	r2, #0
 800855e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008562:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008566:	f04f 0200 	mov.w	r2, #0
 800856a:	f04f 0300 	mov.w	r3, #0
 800856e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008572:	4629      	mov	r1, r5
 8008574:	008b      	lsls	r3, r1, #2
 8008576:	4621      	mov	r1, r4
 8008578:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800857c:	4621      	mov	r1, r4
 800857e:	008a      	lsls	r2, r1, #2
 8008580:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008584:	f7f7 fe24 	bl	80001d0 <__aeabi_uldivmod>
 8008588:	4602      	mov	r2, r0
 800858a:	460b      	mov	r3, r1
 800858c:	4b60      	ldr	r3, [pc, #384]	@ (8008710 <UART_SetConfig+0x4e4>)
 800858e:	fba3 2302 	umull	r2, r3, r3, r2
 8008592:	095b      	lsrs	r3, r3, #5
 8008594:	011c      	lsls	r4, r3, #4
 8008596:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800859a:	2200      	movs	r2, #0
 800859c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80085a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80085a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80085a8:	4642      	mov	r2, r8
 80085aa:	464b      	mov	r3, r9
 80085ac:	1891      	adds	r1, r2, r2
 80085ae:	61b9      	str	r1, [r7, #24]
 80085b0:	415b      	adcs	r3, r3
 80085b2:	61fb      	str	r3, [r7, #28]
 80085b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80085b8:	4641      	mov	r1, r8
 80085ba:	1851      	adds	r1, r2, r1
 80085bc:	6139      	str	r1, [r7, #16]
 80085be:	4649      	mov	r1, r9
 80085c0:	414b      	adcs	r3, r1
 80085c2:	617b      	str	r3, [r7, #20]
 80085c4:	f04f 0200 	mov.w	r2, #0
 80085c8:	f04f 0300 	mov.w	r3, #0
 80085cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80085d0:	4659      	mov	r1, fp
 80085d2:	00cb      	lsls	r3, r1, #3
 80085d4:	4651      	mov	r1, sl
 80085d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085da:	4651      	mov	r1, sl
 80085dc:	00ca      	lsls	r2, r1, #3
 80085de:	4610      	mov	r0, r2
 80085e0:	4619      	mov	r1, r3
 80085e2:	4603      	mov	r3, r0
 80085e4:	4642      	mov	r2, r8
 80085e6:	189b      	adds	r3, r3, r2
 80085e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80085ec:	464b      	mov	r3, r9
 80085ee:	460a      	mov	r2, r1
 80085f0:	eb42 0303 	adc.w	r3, r2, r3
 80085f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80085f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	2200      	movs	r2, #0
 8008600:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008602:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008604:	f04f 0200 	mov.w	r2, #0
 8008608:	f04f 0300 	mov.w	r3, #0
 800860c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008610:	4649      	mov	r1, r9
 8008612:	008b      	lsls	r3, r1, #2
 8008614:	4641      	mov	r1, r8
 8008616:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800861a:	4641      	mov	r1, r8
 800861c:	008a      	lsls	r2, r1, #2
 800861e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008622:	f7f7 fdd5 	bl	80001d0 <__aeabi_uldivmod>
 8008626:	4602      	mov	r2, r0
 8008628:	460b      	mov	r3, r1
 800862a:	4611      	mov	r1, r2
 800862c:	4b38      	ldr	r3, [pc, #224]	@ (8008710 <UART_SetConfig+0x4e4>)
 800862e:	fba3 2301 	umull	r2, r3, r3, r1
 8008632:	095b      	lsrs	r3, r3, #5
 8008634:	2264      	movs	r2, #100	@ 0x64
 8008636:	fb02 f303 	mul.w	r3, r2, r3
 800863a:	1acb      	subs	r3, r1, r3
 800863c:	011b      	lsls	r3, r3, #4
 800863e:	3332      	adds	r3, #50	@ 0x32
 8008640:	4a33      	ldr	r2, [pc, #204]	@ (8008710 <UART_SetConfig+0x4e4>)
 8008642:	fba2 2303 	umull	r2, r3, r2, r3
 8008646:	095b      	lsrs	r3, r3, #5
 8008648:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800864c:	441c      	add	r4, r3
 800864e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008652:	2200      	movs	r2, #0
 8008654:	673b      	str	r3, [r7, #112]	@ 0x70
 8008656:	677a      	str	r2, [r7, #116]	@ 0x74
 8008658:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800865c:	4642      	mov	r2, r8
 800865e:	464b      	mov	r3, r9
 8008660:	1891      	adds	r1, r2, r2
 8008662:	60b9      	str	r1, [r7, #8]
 8008664:	415b      	adcs	r3, r3
 8008666:	60fb      	str	r3, [r7, #12]
 8008668:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800866c:	4641      	mov	r1, r8
 800866e:	1851      	adds	r1, r2, r1
 8008670:	6039      	str	r1, [r7, #0]
 8008672:	4649      	mov	r1, r9
 8008674:	414b      	adcs	r3, r1
 8008676:	607b      	str	r3, [r7, #4]
 8008678:	f04f 0200 	mov.w	r2, #0
 800867c:	f04f 0300 	mov.w	r3, #0
 8008680:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008684:	4659      	mov	r1, fp
 8008686:	00cb      	lsls	r3, r1, #3
 8008688:	4651      	mov	r1, sl
 800868a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800868e:	4651      	mov	r1, sl
 8008690:	00ca      	lsls	r2, r1, #3
 8008692:	4610      	mov	r0, r2
 8008694:	4619      	mov	r1, r3
 8008696:	4603      	mov	r3, r0
 8008698:	4642      	mov	r2, r8
 800869a:	189b      	adds	r3, r3, r2
 800869c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800869e:	464b      	mov	r3, r9
 80086a0:	460a      	mov	r2, r1
 80086a2:	eb42 0303 	adc.w	r3, r2, r3
 80086a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80086a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80086b2:	667a      	str	r2, [r7, #100]	@ 0x64
 80086b4:	f04f 0200 	mov.w	r2, #0
 80086b8:	f04f 0300 	mov.w	r3, #0
 80086bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80086c0:	4649      	mov	r1, r9
 80086c2:	008b      	lsls	r3, r1, #2
 80086c4:	4641      	mov	r1, r8
 80086c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80086ca:	4641      	mov	r1, r8
 80086cc:	008a      	lsls	r2, r1, #2
 80086ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80086d2:	f7f7 fd7d 	bl	80001d0 <__aeabi_uldivmod>
 80086d6:	4602      	mov	r2, r0
 80086d8:	460b      	mov	r3, r1
 80086da:	4b0d      	ldr	r3, [pc, #52]	@ (8008710 <UART_SetConfig+0x4e4>)
 80086dc:	fba3 1302 	umull	r1, r3, r3, r2
 80086e0:	095b      	lsrs	r3, r3, #5
 80086e2:	2164      	movs	r1, #100	@ 0x64
 80086e4:	fb01 f303 	mul.w	r3, r1, r3
 80086e8:	1ad3      	subs	r3, r2, r3
 80086ea:	011b      	lsls	r3, r3, #4
 80086ec:	3332      	adds	r3, #50	@ 0x32
 80086ee:	4a08      	ldr	r2, [pc, #32]	@ (8008710 <UART_SetConfig+0x4e4>)
 80086f0:	fba2 2303 	umull	r2, r3, r2, r3
 80086f4:	095b      	lsrs	r3, r3, #5
 80086f6:	f003 020f 	and.w	r2, r3, #15
 80086fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4422      	add	r2, r4
 8008702:	609a      	str	r2, [r3, #8]
}
 8008704:	bf00      	nop
 8008706:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800870a:	46bd      	mov	sp, r7
 800870c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008710:	51eb851f 	.word	0x51eb851f

08008714 <_ZN8DwinDgusC1EP20__UART_HandleTypeDefP19__DMA_HandleTypeDef>:
#define CMD_HEAD1           0x5A
#define CMD_HEAD2           0xA5
#define CMD_WRITE           0x82
#define CMD_READ            0x83

DwinDgus::DwinDgus(UART_HandleTypeDef *huartx,DMA_HandleTypeDef *hdma_usartx_rx)
 8008714:	b580      	push	{r7, lr}
 8008716:	b084      	sub	sp, #16
 8008718:	af00      	add	r7, sp, #0
 800871a:	60f8      	str	r0, [r7, #12]
 800871c:	60b9      	str	r1, [r7, #8]
 800871e:	607a      	str	r2, [r7, #4]
    : _huart(huartx), _hdma_rx(hdma_usartx_rx)
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	68ba      	ldr	r2, [r7, #8]
 8008724:	601a      	str	r2, [r3, #0]
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	687a      	ldr	r2, [r7, #4]
 800872a:	605a      	str	r2, [r3, #4]
 800872c:	68f9      	ldr	r1, [r7, #12]
 800872e:	f04f 0200 	mov.w	r2, #0
 8008732:	f04f 0300 	mov.w	r3, #0
 8008736:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2200      	movs	r2, #0
 800873e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	2200      	movs	r2, #0
 8008746:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2200      	movs	r2, #0
 800874e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
{
	HAL_UARTEx_ReceiveToIdle_DMA(this->_huart,this->RxData, 32);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	6818      	ldr	r0, [r3, #0]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	3308      	adds	r3, #8
 800875a:	2220      	movs	r2, #32
 800875c:	4619      	mov	r1, r3
 800875e:	f7fe fe77 	bl	8007450 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(this->_hdma_rx,DMA_IT_HT);
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f022 0208 	bic.w	r2, r2, #8
 8008774:	601a      	str	r2, [r3, #0]

}
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	4618      	mov	r0, r3
 800877a:	3710      	adds	r7, #16
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <_ZN8DwinDgus18set_pos_from_valueEtt>:

#define BASE_VALUE 0x1000


void DwinDgus::set_pos_from_value(uint16_t add,uint16_t data)
{
 8008780:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008784:	b088      	sub	sp, #32
 8008786:	af00      	add	r7, sp, #0
 8008788:	6178      	str	r0, [r7, #20]
 800878a:	460b      	mov	r3, r1
 800878c:	827b      	strh	r3, [r7, #18]
 800878e:	4613      	mov	r3, r2
 8008790:	823b      	strh	r3, [r7, #16]
	uint16_t index = (add - 0x1000) >> 2;
 8008792:	8a7b      	ldrh	r3, [r7, #18]
 8008794:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8008798:	109b      	asrs	r3, r3, #2
 800879a:	83fb      	strh	r3, [r7, #30]
	if (index > Count_Point ) return;
 800879c:	8bfb      	ldrh	r3, [r7, #30]
 800879e:	2b25      	cmp	r3, #37	@ 0x25
 80087a0:	d84c      	bhi.n	800883c <_ZN8DwinDgus18set_pos_from_valueEtt+0xbc>
	if (data){
 80087a2:	8a3b      	ldrh	r3, [r7, #16]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d023      	beq.n	80087f0 <_ZN8DwinDgus18set_pos_from_valueEtt+0x70>
		this->pos_state |= (1ULL << index);
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80087ae:	8bf9      	ldrh	r1, [r7, #30]
 80087b0:	f04f 0201 	mov.w	r2, #1
 80087b4:	f04f 0300 	mov.w	r3, #0
 80087b8:	f1a1 0620 	sub.w	r6, r1, #32
 80087bc:	f1c1 0020 	rsb	r0, r1, #32
 80087c0:	fa03 f901 	lsl.w	r9, r3, r1
 80087c4:	fa02 f606 	lsl.w	r6, r2, r6
 80087c8:	ea49 0906 	orr.w	r9, r9, r6
 80087cc:	fa22 f000 	lsr.w	r0, r2, r0
 80087d0:	ea49 0900 	orr.w	r9, r9, r0
 80087d4:	fa02 f801 	lsl.w	r8, r2, r1
 80087d8:	ea44 0308 	orr.w	r3, r4, r8
 80087dc:	60bb      	str	r3, [r7, #8]
 80087de:	ea45 0309 	orr.w	r3, r5, r9
 80087e2:	60fb      	str	r3, [r7, #12]
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80087ea:	e9c3 120c 	strd	r1, r2, [r3, #48]	@ 0x30
 80087ee:	e026      	b.n	800883e <_ZN8DwinDgus18set_pos_from_valueEtt+0xbe>
	}
	else {
		this->pos_state &= ~(1ULL << index);
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	@ 0x30
 80087f6:	8bf9      	ldrh	r1, [r7, #30]
 80087f8:	f04f 0201 	mov.w	r2, #1
 80087fc:	f04f 0300 	mov.w	r3, #0
 8008800:	f1a1 0620 	sub.w	r6, r1, #32
 8008804:	f1c1 0020 	rsb	r0, r1, #32
 8008808:	fa03 f501 	lsl.w	r5, r3, r1
 800880c:	fa02 f606 	lsl.w	r6, r2, r6
 8008810:	4335      	orrs	r5, r6
 8008812:	fa22 f000 	lsr.w	r0, r2, r0
 8008816:	4305      	orrs	r5, r0
 8008818:	fa02 f401 	lsl.w	r4, r2, r1
 800881c:	ea6f 0a04 	mvn.w	sl, r4
 8008820:	ea6f 0b05 	mvn.w	fp, r5
 8008824:	ea08 030a 	and.w	r3, r8, sl
 8008828:	603b      	str	r3, [r7, #0]
 800882a:	ea09 030b 	and.w	r3, r9, fp
 800882e:	607b      	str	r3, [r7, #4]
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008836:	e9c3 120c 	strd	r1, r2, [r3, #48]	@ 0x30
 800883a:	e000      	b.n	800883e <_ZN8DwinDgus18set_pos_from_valueEtt+0xbe>
	if (index > Count_Point ) return;
 800883c:	bf00      	nop
	}

}
 800883e:	3720      	adds	r7, #32
 8008840:	46bd      	mov	sp, r7
 8008842:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008846:	4770      	bx	lr

08008848 <_ZN8DwinDgus13CMD_READ_FuncEv>:

void DwinDgus::CMD_READ_Func(){
 8008848:	b580      	push	{r7, lr}
 800884a:	b084      	sub	sp, #16
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
	if(this->RxData[2]==0x06){
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	7a9b      	ldrb	r3, [r3, #10]
 8008854:	2b06      	cmp	r3, #6
 8008856:	d147      	bne.n	80088e8 <_ZN8DwinDgus13CMD_READ_FuncEv+0xa0>
		uint16_t Add=this->RxData[4]<<8|this->RxData[5];
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	7b1b      	ldrb	r3, [r3, #12]
 800885c:	021b      	lsls	r3, r3, #8
 800885e:	b21a      	sxth	r2, r3
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	7b5b      	ldrb	r3, [r3, #13]
 8008864:	b21b      	sxth	r3, r3
 8008866:	4313      	orrs	r3, r2
 8008868:	b21b      	sxth	r3, r3
 800886a:	81fb      	strh	r3, [r7, #14]
		uint16_t Data=this->RxData[8];
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	7c1b      	ldrb	r3, [r3, #16]
 8008870:	81bb      	strh	r3, [r7, #12]
		if ((Add >=BASE_VALUE)&&(Add != Add_Send)){
 8008872:	89fb      	ldrh	r3, [r7, #14]
 8008874:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008878:	d326      	bcc.n	80088c8 <_ZN8DwinDgus13CMD_READ_FuncEv+0x80>
 800887a:	89fb      	ldrh	r3, [r7, #14]
 800887c:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 8008880:	d022      	beq.n	80088c8 <_ZN8DwinDgus13CMD_READ_FuncEv+0x80>
			if (Data) this->point_count_new++;
 8008882:	89bb      	ldrh	r3, [r7, #12]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d008      	beq.n	800889a <_ZN8DwinDgus13CMD_READ_FuncEv+0x52>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800888e:	3301      	adds	r3, #1
 8008890:	b2da      	uxtb	r2, r3
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8008898:	e00f      	b.n	80088ba <_ZN8DwinDgus13CMD_READ_FuncEv+0x72>
			else {
				this->point_count_old-=2;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80088a0:	3b02      	subs	r3, #2
 80088a2:	b2da      	uxtb	r2, r3
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
				this->point_count_new--;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80088b0:	3b01      	subs	r3, #1
 80088b2:	b2da      	uxtb	r2, r3
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
			}
			set_pos_from_value(Add,Data);
 80088ba:	89ba      	ldrh	r2, [r7, #12]
 80088bc:	89fb      	ldrh	r3, [r7, #14]
 80088be:	4619      	mov	r1, r3
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f7ff ff5d 	bl	8008780 <_ZN8DwinDgus18set_pos_from_valueEtt>
		else if (Add==Add_Send){
			this->point_count_new++;
			this->Flag_send=true;
		}
	}
}
 80088c6:	e00f      	b.n	80088e8 <_ZN8DwinDgus13CMD_READ_FuncEv+0xa0>
		else if (Add==Add_Send){
 80088c8:	89fb      	ldrh	r3, [r7, #14]
 80088ca:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 80088ce:	d10b      	bne.n	80088e8 <_ZN8DwinDgus13CMD_READ_FuncEv+0xa0>
			this->point_count_new++;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80088d6:	3301      	adds	r3, #1
 80088d8:	b2da      	uxtb	r2, r3
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
			this->Flag_send=true;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
}
 80088e8:	bf00      	nop
 80088ea:	3710      	adds	r7, #16
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}

080088f0 <_ZN8DwinDgus22handled_data_interruptEv>:


void DwinDgus::handled_data_interrupt(){
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b082      	sub	sp, #8
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
	this->point_count_old++;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80088fe:	3301      	adds	r3, #1
 8008900:	b2da      	uxtb	r2, r3
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
	if ((this->RxData[0]==CMD_HEAD1)&&(this->RxData[1]==CMD_HEAD2)){
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	7a1b      	ldrb	r3, [r3, #8]
 800890c:	2b5a      	cmp	r3, #90	@ 0x5a
 800890e:	d10f      	bne.n	8008930 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	7a5b      	ldrb	r3, [r3, #9]
 8008914:	2ba5      	cmp	r3, #165	@ 0xa5
 8008916:	d10b      	bne.n	8008930 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
		switch(this->RxData[3]){
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	7adb      	ldrb	r3, [r3, #11]
 800891c:	2b82      	cmp	r3, #130	@ 0x82
 800891e:	d006      	beq.n	800892e <_ZN8DwinDgus22handled_data_interruptEv+0x3e>
 8008920:	2b83      	cmp	r3, #131	@ 0x83
 8008922:	d000      	beq.n	8008926 <_ZN8DwinDgus22handled_data_interruptEv+0x36>
		case CMD_READ:
			CMD_READ_Func();
			break;
		}
	}
}
 8008924:	e004      	b.n	8008930 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
			CMD_READ_Func();
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f7ff ff8e 	bl	8008848 <_ZN8DwinDgus13CMD_READ_FuncEv>
			break;
 800892c:	e000      	b.n	8008930 <_ZN8DwinDgus22handled_data_interruptEv+0x40>
			break;
 800892e:	bf00      	nop
}
 8008930:	bf00      	nop
 8008932:	3708      	adds	r7, #8
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}

08008938 <_ZN8DwinDgus7beepHMIEv>:

void DwinDgus::beepHMI() {
 8008938:	b580      	push	{r7, lr}
 800893a:	b082      	sub	sp, #8
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
    _sendBuffer[0] = 0x5A;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	225a      	movs	r2, #90	@ 0x5a
 8008944:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    _sendBuffer[1] = 0xA5;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	22a5      	movs	r2, #165	@ 0xa5
 800894c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    _sendBuffer[2] = 0x05;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2205      	movs	r2, #5
 8008954:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    _sendBuffer[3] = 0x82;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2282      	movs	r2, #130	@ 0x82
 800895c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    _sendBuffer[4] = 0x00;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2200      	movs	r2, #0
 8008964:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    _sendBuffer[5] = 0xA0;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	22a0      	movs	r2, #160	@ 0xa0
 800896c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    _sendBuffer[6] = 0x00;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    _sendBuffer[7] = 0x7D;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	227d      	movs	r2, #125	@ 0x7d
 800897c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    HAL_UART_Transmit_DMA(this->_huart, _sendBuffer, 8);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6818      	ldr	r0, [r3, #0]
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	3328      	adds	r3, #40	@ 0x28
 8008988:	2208      	movs	r2, #8
 800898a:	4619      	mov	r1, r3
 800898c:	f7fe fce4 	bl	8007358 <HAL_UART_Transmit_DMA>

}
 8008990:	bf00      	nop
 8008992:	3708      	adds	r7, #8
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <_ZN8DwinDgus5setVPEtt>:

void DwinDgus::setVP(uint16_t address, uint16_t data) {
 8008998:	b580      	push	{r7, lr}
 800899a:	b082      	sub	sp, #8
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	460b      	mov	r3, r1
 80089a2:	807b      	strh	r3, [r7, #2]
 80089a4:	4613      	mov	r3, r2
 80089a6:	803b      	strh	r3, [r7, #0]
    _sendBuffer[0] = CMD_HEAD1;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	225a      	movs	r2, #90	@ 0x5a
 80089ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    _sendBuffer[1] = CMD_HEAD2;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	22a5      	movs	r2, #165	@ 0xa5
 80089b4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    _sendBuffer[2] = 0x05;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2205      	movs	r2, #5
 80089bc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    _sendBuffer[3] = CMD_WRITE;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2282      	movs	r2, #130	@ 0x82
 80089c4:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    _sendBuffer[4] = (address >> 8) & 0xFF;
 80089c8:	887b      	ldrh	r3, [r7, #2]
 80089ca:	0a1b      	lsrs	r3, r3, #8
 80089cc:	b29b      	uxth	r3, r3
 80089ce:	b2da      	uxtb	r2, r3
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    _sendBuffer[5] = address & 0xFF;
 80089d6:	887b      	ldrh	r3, [r7, #2]
 80089d8:	b2da      	uxtb	r2, r3
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    _sendBuffer[6] = (data >> 8) & 0xFF;
 80089e0:	883b      	ldrh	r3, [r7, #0]
 80089e2:	0a1b      	lsrs	r3, r3, #8
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	b2da      	uxtb	r2, r3
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    _sendBuffer[7] = data & 0xFF;
 80089ee:	883b      	ldrh	r3, [r7, #0]
 80089f0:	b2da      	uxtb	r2, r3
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    HAL_UART_Transmit_DMA(this->_huart, _sendBuffer, 8);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6818      	ldr	r0, [r3, #0]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	3328      	adds	r3, #40	@ 0x28
 8008a00:	2208      	movs	r2, #8
 8008a02:	4619      	mov	r1, r3
 8008a04:	f7fe fca8 	bl	8007358 <HAL_UART_Transmit_DMA>

}
 8008a08:	bf00      	nop
 8008a0a:	3708      	adds	r7, #8
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <_ZL4iabsl>:

#include "STEP.h"


static inline int32_t iabs(int32_t x)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b083      	sub	sp, #12
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
    return (x < 0) ? -x : x;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	bfb8      	it	lt
 8008a1e:	425b      	neglt	r3, r3
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr

08008a2c <_ZN4STEP10update_ISREv>:



void STEP::update_ISR(){
 8008a2c:	b480      	push	{r7}
 8008a2e:	b083      	sub	sp, #12
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
	if(!is_enable_step) return;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008a3a:	b2db      	uxtb	r3, r3
 8008a3c:	f083 0301 	eor.w	r3, r3, #1
 8008a40:	b2db      	uxtb	r3, r3
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	f040 8086 	bne.w	8008b54 <_ZN4STEP10update_ISREv+0x128>

    if(this->STEPx.Chieuquayhientai==STEP_CLOSED){
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008a4e:	2b03      	cmp	r3, #3
 8008a50:	d10c      	bne.n	8008a6c <_ZN4STEP10update_ISREv+0x40>
    	if(this->remain==0) return;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d07d      	beq.n	8008b58 <_ZN4STEP10update_ISREv+0x12c>
    	this->remain--;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8008a62:	3b01      	subs	r3, #1
 8008a64:	b2da      	uxtb	r2, r3
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    }

    if(step_period_us == 0) return;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d073      	beq.n	8008b5c <_ZN4STEP10update_ISREv+0x130>
    step_timer++;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a78:	1c5a      	adds	r2, r3, #1
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	655a      	str	r2, [r3, #84]	@ 0x54
    if(step_timer >= step_period_us) {
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a86:	429a      	cmp	r2, r3
 8008a88:	bf2c      	ite	cs
 8008a8a:	2301      	movcs	r3, #1
 8008a8c:	2300      	movcc	r3, #0
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d066      	beq.n	8008b62 <_ZN4STEP10update_ISREv+0x136>
        step_timer = 0;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2200      	movs	r2, #0
 8008a98:	655a      	str	r2, [r3, #84]	@ 0x54
        step_state ^= 1;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	f083 0301 	eor.w	r3, r3, #1
 8008aa6:	b2db      	uxtb	r3, r3
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	bf14      	ite	ne
 8008aac:	2301      	movne	r3, #1
 8008aae:	2300      	moveq	r3, #0
 8008ab0:	b2da      	uxtb	r2, r3
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
        this->_step_port->BSRR = step_state ? (1U << this->_step_pin) : (1U << (this->_step_pin+16));
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008abe:	b2db      	uxtb	r3, r3
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d005      	beq.n	8008ad0 <_ZN4STEP10update_ISREv+0xa4>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	8a9b      	ldrh	r3, [r3, #20]
 8008ac8:	461a      	mov	r2, r3
 8008aca:	2301      	movs	r3, #1
 8008acc:	4093      	lsls	r3, r2
 8008ace:	e005      	b.n	8008adc <_ZN4STEP10update_ISREv+0xb0>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	8a9b      	ldrh	r3, [r3, #20]
 8008ad4:	3310      	adds	r3, #16
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8008adc:	687a      	ldr	r2, [r7, #4]
 8008ade:	6912      	ldr	r2, [r2, #16]
 8008ae0:	6193      	str	r3, [r2, #24]

        if(this->STEPx.Chieuquayhientai==STEP_SETHOME) return;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d039      	beq.n	8008b60 <_ZN4STEP10update_ISREv+0x134>




        if (this->STEPx.Chieuquayhientai==STEP_DUONG){
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d10b      	bne.n	8008b0e <_ZN4STEP10update_ISREv+0xe2>
        	if(step_state) this->STEPx.current_step++;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008afc:	b2db      	uxtb	r3, r3
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d015      	beq.n	8008b2e <_ZN4STEP10update_ISREv+0x102>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b06:	1c5a      	adds	r2, r3, #1
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	649a      	str	r2, [r3, #72]	@ 0x48
 8008b0c:	e00f      	b.n	8008b2e <_ZN4STEP10update_ISREv+0x102>
        }
        else if (this->STEPx.Chieuquayhientai==STEP_AM){
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008b14:	2b02      	cmp	r3, #2
 8008b16:	d10a      	bne.n	8008b2e <_ZN4STEP10update_ISREv+0x102>
        	if(step_state) this->STEPx.current_step--;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d004      	beq.n	8008b2e <_ZN4STEP10update_ISREv+0x102>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b28:	1e5a      	subs	r2, r3, #1
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	649a      	str	r2, [r3, #72]	@ 0x48
        }
        if (this->STEPx.current_step==this->STEPx.target_step) {this->is_enable_step=false;this->Status_Step=STEP_RUNNING_2; this->STEPx.Chieuquayhientai=STEP_CLOSED;}
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d113      	bne.n	8008b62 <_ZN4STEP10update_ISREv+0x136>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2201      	movs	r2, #1
 8008b46:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2203      	movs	r2, #3
 8008b4e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8008b52:	e006      	b.n	8008b62 <_ZN4STEP10update_ISREv+0x136>
	if(!is_enable_step) return;
 8008b54:	bf00      	nop
 8008b56:	e004      	b.n	8008b62 <_ZN4STEP10update_ISREv+0x136>
    	if(this->remain==0) return;
 8008b58:	bf00      	nop
 8008b5a:	e002      	b.n	8008b62 <_ZN4STEP10update_ISREv+0x136>
    if(step_period_us == 0) return;
 8008b5c:	bf00      	nop
 8008b5e:	e000      	b.n	8008b62 <_ZN4STEP10update_ISREv+0x136>
        if(this->STEPx.Chieuquayhientai==STEP_SETHOME) return;
 8008b60:	bf00      	nop

    }
}
 8008b62:	370c      	adds	r7, #12
 8008b64:	46bd      	mov	sp, r7
 8008b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6a:	4770      	bx	lr

08008b6c <_ZN4STEP8dir_stepEh>:





void STEP::dir_step(uint8_t dir){this->_dir_port->BSRR = dir ? (1U << this->_dir_pin ) : (1U << (this->_dir_pin + 16));}
 8008b6c:	b480      	push	{r7}
 8008b6e:	b083      	sub	sp, #12
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	460b      	mov	r3, r1
 8008b76:	70fb      	strb	r3, [r7, #3]
 8008b78:	78fb      	ldrb	r3, [r7, #3]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d005      	beq.n	8008b8a <_ZN4STEP8dir_stepEh+0x1e>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	8b9b      	ldrh	r3, [r3, #28]
 8008b82:	461a      	mov	r2, r3
 8008b84:	2301      	movs	r3, #1
 8008b86:	4093      	lsls	r3, r2
 8008b88:	e005      	b.n	8008b96 <_ZN4STEP8dir_stepEh+0x2a>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	8b9b      	ldrh	r3, [r3, #28]
 8008b8e:	3310      	adds	r3, #16
 8008b90:	2201      	movs	r2, #1
 8008b92:	fa02 f303 	lsl.w	r3, r2, r3
 8008b96:	687a      	ldr	r2, [r7, #4]
 8008b98:	6992      	ldr	r2, [r2, #24]
 8008b9a:	6193      	str	r3, [r2, #24]
 8008b9c:	bf00      	nop
 8008b9e:	370c      	adds	r7, #12
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr

08008ba8 <_ZN4STEP13setStepPeriodEm>:



void STEP::setStepPeriod(uint32_t period) {
 8008ba8:	b480      	push	{r7}
 8008baa:	b085      	sub	sp, #20
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]

    const uint32_t MIN_PERIOD_US = 50; // giới hạn min
 8008bb2:	2332      	movs	r3, #50	@ 0x32
 8008bb4:	60fb      	str	r3, [r7, #12]
    if(period < MIN_PERIOD_US) period = MIN_PERIOD_US;
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	2b31      	cmp	r3, #49	@ 0x31
 8008bba:	d801      	bhi.n	8008bc0 <_ZN4STEP13setStepPeriodEm+0x18>
 8008bbc:	2332      	movs	r3, #50	@ 0x32
 8008bbe:	603b      	str	r3, [r7, #0]
    step_period_us = period/50;
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	4a06      	ldr	r2, [pc, #24]	@ (8008bdc <_ZN4STEP13setStepPeriodEm+0x34>)
 8008bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8008bc8:	091a      	lsrs	r2, r3, #4
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	661a      	str	r2, [r3, #96]	@ 0x60
}
 8008bce:	bf00      	nop
 8008bd0:	3714      	adds	r7, #20
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr
 8008bda:	bf00      	nop
 8008bdc:	51eb851f 	.word	0x51eb851f

08008be0 <_ZN4STEP17update_As5600_curEl>:

#define AS5600_RESOLUTION 4096
#define AS5600_HALF       2048

void STEP::update_As5600_cur(int32_t value)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b085      	sub	sp, #20
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]

	if (!(this->Flags.flag_angle_init)){
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	7f9b      	ldrb	r3, [r3, #30]
 8008bee:	f083 0301 	eor.w	r3, r3, #1
 8008bf2:	b2db      	uxtb	r3, r3
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d009      	beq.n	8008c0c <_ZN4STEP17update_As5600_curEl+0x2c>
		this->Flags.flag_angle_init=true;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2201      	movs	r2, #1
 8008bfc:	779a      	strb	r2, [r3, #30]
		this->STEPx.angle_as56_init=value;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	683a      	ldr	r2, [r7, #0]
 8008c02:	625a      	str	r2, [r3, #36]	@ 0x24
		this->STEPx.angle_as56_last=value;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	683a      	ldr	r2, [r7, #0]
 8008c08:	62da      	str	r2, [r3, #44]	@ 0x2c
		return;
 8008c0a:	e01e      	b.n	8008c4a <_ZN4STEP17update_As5600_curEl+0x6a>
	}



    int32_t delta = (int32_t)value - (int32_t)this->STEPx.angle_as56_last;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c10:	683a      	ldr	r2, [r7, #0]
 8008c12:	1ad3      	subs	r3, r2, r3
 8008c14:	60fb      	str	r3, [r7, #12]

    // xử lý wrap
    if (delta > AS5600_HALF)
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c1c:	dd04      	ble.n	8008c28 <_ZN4STEP17update_As5600_curEl+0x48>
        delta -= AS5600_RESOLUTION;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8008c24:	60fb      	str	r3, [r7, #12]
 8008c26:	e007      	b.n	8008c38 <_ZN4STEP17update_As5600_curEl+0x58>
    else if (delta < -AS5600_HALF)
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 8008c2e:	da03      	bge.n	8008c38 <_ZN4STEP17update_As5600_curEl+0x58>
        delta += AS5600_RESOLUTION;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008c36:	60fb      	str	r3, [r7, #12]

    this->STEPx.angle_as56_cur += delta;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	441a      	add	r2, r3
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	631a      	str	r2, [r3, #48]	@ 0x30
    this->STEPx.angle_as56_last = value;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	683a      	ldr	r2, [r7, #0]
 8008c48:	62da      	str	r2, [r3, #44]	@ 0x2c

}
 8008c4a:	3714      	adds	r7, #20
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <_ZN4STEP12STEP_set_calEtbb>:
#define MAX_CORRECT_STEP 2       // step bù mỗi lần



void STEP::STEP_set_cal(uint16_t a,bool dir,bool dir_As)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b083      	sub	sp, #12
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	4608      	mov	r0, r1
 8008c5e:	4611      	mov	r1, r2
 8008c60:	461a      	mov	r2, r3
 8008c62:	4603      	mov	r3, r0
 8008c64:	807b      	strh	r3, [r7, #2]
 8008c66:	460b      	mov	r3, r1
 8008c68:	707b      	strb	r3, [r7, #1]
 8008c6a:	4613      	mov	r3, r2
 8008c6c:	703b      	strb	r3, [r7, #0]
	this->STEPx.angle_as56_cal=a;
 8008c6e:	887a      	ldrh	r2, [r7, #2]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	629a      	str	r2, [r3, #40]	@ 0x28
	this->dir_Stepx=dir;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	787a      	ldrb	r2, [r7, #1]
 8008c78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	this->dir_AS=dir_As;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	783a      	ldrb	r2, [r7, #0]
 8008c80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 8008c84:	bf00      	nop
 8008c86:	370c      	adds	r7, #12
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr

08008c90 <_ZN4STEP15STEP_set_TargetEh>:



void STEP::STEP_set_Target(uint8_t a){ //a la goc
 8008c90:	b590      	push	{r4, r7, lr}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
 8008c98:	460b      	mov	r3, r1
 8008c9a:	70fb      	strb	r3, [r7, #3]


	this->STEPx.angle_kc_candat=this->STEPx.angle_as56_cal-this->STEPx.angle_as56_init; //TH NGUY HIEM KHI 2 DIEM NAY NAM TAI BIEN
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ca4:	1ad2      	subs	r2, r2, r3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	639a      	str	r2, [r3, #56]	@ 0x38

	this->Flags.flag_set_dir=false; //set chieu ban dau truoc khi dieu khien
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2200      	movs	r2, #0
 8008cae:	f883 2020 	strb.w	r2, [r3, #32]

	if (this->dir_AS){
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d011      	beq.n	8008ce0 <_ZN4STEP15STEP_set_TargetEh+0x50>
		this->STEPx.angle_as56_tar=(int32_t)a*6*4096/360 +this->STEPx.angle_kc_candat; //chieu cam bien duong
 8008cbc:	78fa      	ldrb	r2, [r7, #3]
 8008cbe:	4613      	mov	r3, r2
 8008cc0:	005b      	lsls	r3, r3, #1
 8008cc2:	4413      	add	r3, r2
 8008cc4:	035b      	lsls	r3, r3, #13
 8008cc6:	4a37      	ldr	r2, [pc, #220]	@ (8008da4 <_ZN4STEP15STEP_set_TargetEh+0x114>)
 8008cc8:	fb82 1203 	smull	r1, r2, r2, r3
 8008ccc:	441a      	add	r2, r3
 8008cce:	1212      	asrs	r2, r2, #8
 8008cd0:	17db      	asrs	r3, r3, #31
 8008cd2:	1ad2      	subs	r2, r2, r3
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cd8:	441a      	add	r2, r3
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	635a      	str	r2, [r3, #52]	@ 0x34
 8008cde:	e010      	b.n	8008d02 <_ZN4STEP15STEP_set_TargetEh+0x72>
	}
	else {
		this->STEPx.angle_as56_tar=(-1)*(int32_t)a*6*4096/360 + this->STEPx.angle_kc_candat;
 8008ce0:	78fa      	ldrb	r2, [r7, #3]
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	0092      	lsls	r2, r2, #2
 8008ce6:	1a9b      	subs	r3, r3, r2
 8008ce8:	035b      	lsls	r3, r3, #13
 8008cea:	4a2e      	ldr	r2, [pc, #184]	@ (8008da4 <_ZN4STEP15STEP_set_TargetEh+0x114>)
 8008cec:	fb82 1203 	smull	r1, r2, r2, r3
 8008cf0:	441a      	add	r2, r3
 8008cf2:	1212      	asrs	r2, r2, #8
 8008cf4:	17db      	asrs	r3, r3, #31
 8008cf6:	1ad2      	subs	r2, r2, r3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cfc:	441a      	add	r2, r3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	635a      	str	r2, [r3, #52]	@ 0x34
	}


	if(!(this->Flags.flag_trang_thaidau_vehome)){
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	7fdb      	ldrb	r3, [r3, #31]
 8008d06:	f083 0301 	eor.w	r3, r3, #1
 8008d0a:	b2db      	uxtb	r3, r3
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d025      	beq.n	8008d5c <_ZN4STEP15STEP_set_TargetEh+0xcc>
		//NGHIA LA HIEN DANG SET HOME CAN + THEM 1 LUONG DE VE 0
		this->STEPx.angle_cur=0;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2200      	movs	r2, #0
 8008d14:	63da      	str	r2, [r3, #60]	@ 0x3c

		this->STEPx.target_step=(int32_t)a*STEP_PER_REV/360+iabs(this->STEPx.angle_kc_candat)*STEP_PER_REV/ENC_PER_REV/6;
 8008d16:	78fb      	ldrb	r3, [r7, #3]
 8008d18:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8008d1c:	fb02 f303 	mul.w	r3, r2, r3
 8008d20:	4a20      	ldr	r2, [pc, #128]	@ (8008da4 <_ZN4STEP15STEP_set_TargetEh+0x114>)
 8008d22:	fb82 1203 	smull	r1, r2, r2, r3
 8008d26:	441a      	add	r2, r3
 8008d28:	1212      	asrs	r2, r2, #8
 8008d2a:	17db      	asrs	r3, r3, #31
 8008d2c:	1ad4      	subs	r4, r2, r3
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d32:	4618      	mov	r0, r3
 8008d34:	f7ff fe6c 	bl	8008a10 <_ZL4iabsl>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8008d3e:	fb02 f303 	mul.w	r3, r2, r3
 8008d42:	4a19      	ldr	r2, [pc, #100]	@ (8008da8 <_ZN4STEP15STEP_set_TargetEh+0x118>)
 8008d44:	fb82 1203 	smull	r1, r2, r2, r3
 8008d48:	1312      	asrs	r2, r2, #12
 8008d4a:	17db      	asrs	r3, r3, #31
 8008d4c:	1ad3      	subs	r3, r2, r3
 8008d4e:	18e2      	adds	r2, r4, r3
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	645a      	str	r2, [r3, #68]	@ 0x44

		this->Flags.flag_trang_thaidau_vehome=true;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2201      	movs	r2, #1
 8008d58:	77da      	strb	r2, [r3, #31]
 8008d5a:	e01a      	b.n	8008d92 <_ZN4STEP15STEP_set_TargetEh+0x102>

	}
	else {
		//TARGET AM HOAC DUONG
		this->STEPx.target_step=(int32_t)a*STEP_PER_REV/360 - this->STEPx.angle_cur*STEP_PER_REV/ENC_PER_REV;
 8008d5c:	78fb      	ldrb	r3, [r7, #3]
 8008d5e:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8008d62:	fb02 f303 	mul.w	r3, r2, r3
 8008d66:	4a0f      	ldr	r2, [pc, #60]	@ (8008da4 <_ZN4STEP15STEP_set_TargetEh+0x114>)
 8008d68:	fb82 1203 	smull	r1, r2, r2, r3
 8008d6c:	441a      	add	r2, r3
 8008d6e:	1212      	asrs	r2, r2, #8
 8008d70:	17db      	asrs	r3, r3, #31
 8008d72:	1ad2      	subs	r2, r2, r3
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d78:	f44f 4196 	mov.w	r1, #19200	@ 0x4b00
 8008d7c:	fb01 f303 	mul.w	r3, r1, r3
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	da01      	bge.n	8008d88 <_ZN4STEP15STEP_set_TargetEh+0xf8>
 8008d84:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8008d88:	131b      	asrs	r3, r3, #12
 8008d8a:	425b      	negs	r3, r3
 8008d8c:	441a      	add	r2, r3
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	645a      	str	r2, [r3, #68]	@ 0x44

	}
	this->Status_Step=STEP_RUNNING_1;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2200      	movs	r2, #0
 8008d96:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53

}
 8008d9a:	bf00      	nop
 8008d9c:	370c      	adds	r7, #12
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd90      	pop	{r4, r7, pc}
 8008da2:	bf00      	nop
 8008da4:	b60b60b7 	.word	0xb60b60b7
 8008da8:	2aaaaaab 	.word	0x2aaaaaab

08008dac <_ZN4STEP21STEP_set_home_triggerEv>:


void STEP::STEP_set_home_trigger(void){
 8008dac:	b480      	push	{r7}
 8008dae:	b083      	sub	sp, #12
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
	this->Flags.flag_trang_thaidau_vehome=false;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2200      	movs	r2, #0
 8008db8:	77da      	strb	r2, [r3, #31]
	this->Flags.flag_angle_init=false;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	779a      	strb	r2, [r3, #30]
	this->is_enable_step=false;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
}
 8008dc8:	bf00      	nop
 8008dca:	370c      	adds	r7, #12
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr

08008dd4 <_ZN4STEP12STEP_ProcessEv>:





void STEP::STEP_Process(){
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b084      	sub	sp, #16
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
	if(this->Status_Step==STEP_DONE) return;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8008de2:	2b02      	cmp	r3, #2
 8008de4:	f000 80d1 	beq.w	8008f8a <_ZN4STEP12STEP_ProcessEv+0x1b6>

	//OPEN LOOP
	if(this->Status_Step==STEP_RUNNING_1){
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d154      	bne.n	8008e9c <_ZN4STEP12STEP_ProcessEv+0xc8>
		//QUAY THEO CHIEU DUONG THIEU GOC
		if (this->STEPx.current_step < this->STEPx.target_step){
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	da23      	bge.n	8008e46 <_ZN4STEP12STEP_ProcessEv+0x72>
			if(!(this->Flags.flag_set_dir)){
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008e04:	f083 0301 	eor.w	r3, r3, #1
 8008e08:	b2db      	uxtb	r3, r3
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	f000 80be 	beq.w	8008f8c <_ZN4STEP12STEP_ProcessEv+0x1b8>
				//THIEU GOC THI QUAY THEO CHIEU DUONG
				if(this->dir_Stepx) dir_step(true);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d004      	beq.n	8008e24 <_ZN4STEP12STEP_ProcessEv+0x50>
 8008e1a:	2101      	movs	r1, #1
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f7ff fea5 	bl	8008b6c <_ZN4STEP8dir_stepEh>
 8008e22:	e003      	b.n	8008e2c <_ZN4STEP12STEP_ProcessEv+0x58>
				else dir_step(false);
 8008e24:	2100      	movs	r1, #0
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f7ff fea0 	bl	8008b6c <_ZN4STEP8dir_stepEh>
				this->Flags.flag_set_dir=true;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2201      	movs	r2, #1
 8008e30:	f883 2020 	strb.w	r2, [r3, #32]
				this->STEPx.Chieuquayhientai=STEP_DUONG;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
				this->is_enable_step=true;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 8008e44:	e0a2      	b.n	8008f8c <_ZN4STEP12STEP_ProcessEv+0x1b8>
			}

		}
		else if (this->STEPx.current_step > this->STEPx.target_step){
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	f340 809c 	ble.w	8008f8c <_ZN4STEP12STEP_ProcessEv+0x1b8>
			if(!(this->Flags.flag_set_dir)){
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008e5a:	f083 0301 	eor.w	r3, r3, #1
 8008e5e:	b2db      	uxtb	r3, r3
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	f000 8093 	beq.w	8008f8c <_ZN4STEP12STEP_ProcessEv+0x1b8>
				//DU GOC GOC THI QUAY THEO CHIEU AM
				if(this->dir_Stepx) dir_step(false);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d004      	beq.n	8008e7a <_ZN4STEP12STEP_ProcessEv+0xa6>
 8008e70:	2100      	movs	r1, #0
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f7ff fe7a 	bl	8008b6c <_ZN4STEP8dir_stepEh>
 8008e78:	e003      	b.n	8008e82 <_ZN4STEP12STEP_ProcessEv+0xae>
				else dir_step(true);
 8008e7a:	2101      	movs	r1, #1
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f7ff fe75 	bl	8008b6c <_ZN4STEP8dir_stepEh>
				this->Flags.flag_set_dir=true;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2201      	movs	r2, #1
 8008e86:	f883 2020 	strb.w	r2, [r3, #32]
				this->STEPx.Chieuquayhientai=STEP_AM;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2202      	movs	r2, #2
 8008e8e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
				this->is_enable_step=true;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2201      	movs	r2, #1
 8008e96:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 8008e9a:	e077      	b.n	8008f8c <_ZN4STEP12STEP_ProcessEv+0x1b8>
			}
		}
	}
	//DA SET CO STATUS_STEP TRONG ISR
	else if (this->Status_Step==STEP_RUNNING_2){
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	d172      	bne.n	8008f8c <_ZN4STEP12STEP_ProcessEv+0x1b8>
		this->STEPx.angle_cur=this->STEPx.angle_as56_cur;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	63da      	str	r2, [r3, #60]	@ 0x3c
		int32_t tmp=this->STEPx.angle_as56_tar-this->STEPx.angle_cur;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008eb6:	1ad3      	subs	r3, r2, r3
 8008eb8:	60fb      	str	r3, [r7, #12]
		if (iabs(tmp) <7) {
 8008eba:	68f8      	ldr	r0, [r7, #12]
 8008ebc:	f7ff fda8 	bl	8008a10 <_ZL4iabsl>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	2b06      	cmp	r3, #6
 8008ec4:	bfd4      	ite	le
 8008ec6:	2301      	movle	r3, #1
 8008ec8:	2300      	movgt	r3, #0
 8008eca:	b2db      	uxtb	r3, r3
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d007      	beq.n	8008ee0 <_ZN4STEP12STEP_ProcessEv+0x10c>
			this->Status_Step=STEP_DONE;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2202      	movs	r2, #2
 8008ed4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
			i=3;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2203      	movs	r2, #3
 8008edc:	65da      	str	r2, [r3, #92]	@ 0x5c
			return;
 8008ede:	e055      	b.n	8008f8c <_ZN4STEP12STEP_ProcessEv+0x1b8>
		}
		//DIR AS LA CHIEU DUONG NEU TMP DUONG NGHIA LA QUAY THIEU
		if (this->dir_AS){
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d023      	beq.n	8008f32 <_ZN4STEP12STEP_ProcessEv+0x15e>
			if(tmp > 0){
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	dd0e      	ble.n	8008f0e <_ZN4STEP12STEP_ProcessEv+0x13a>
				if(this->dir_Stepx) dir_step(true);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d004      	beq.n	8008f04 <_ZN4STEP12STEP_ProcessEv+0x130>
 8008efa:	2101      	movs	r1, #1
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f7ff fe35 	bl	8008b6c <_ZN4STEP8dir_stepEh>
 8008f02:	e012      	b.n	8008f2a <_ZN4STEP12STEP_ProcessEv+0x156>
				else dir_step(false);
 8008f04:	2100      	movs	r1, #0
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f7ff fe30 	bl	8008b6c <_ZN4STEP8dir_stepEh>
 8008f0c:	e00d      	b.n	8008f2a <_ZN4STEP12STEP_ProcessEv+0x156>

			}
			else {
				if(this->dir_Stepx) dir_step(false);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d004      	beq.n	8008f22 <_ZN4STEP12STEP_ProcessEv+0x14e>
 8008f18:	2100      	movs	r1, #0
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f7ff fe26 	bl	8008b6c <_ZN4STEP8dir_stepEh>
 8008f20:	e003      	b.n	8008f2a <_ZN4STEP12STEP_ProcessEv+0x156>
				else dir_step(true);
 8008f22:	2101      	movs	r1, #1
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f7ff fe21 	bl	8008b6c <_ZN4STEP8dir_stepEh>
			}

			i=2;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2202      	movs	r2, #2
 8008f2e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008f30:	e022      	b.n	8008f78 <_ZN4STEP12STEP_ProcessEv+0x1a4>
		}
		else{
		//DIR AS LA CHIEU AM NEN NEU TMP DUONG  LA QUAY DU
			if(tmp > 0){
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	dd0e      	ble.n	8008f56 <_ZN4STEP12STEP_ProcessEv+0x182>
				if(this->dir_Stepx) dir_step(false);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d004      	beq.n	8008f4c <_ZN4STEP12STEP_ProcessEv+0x178>
 8008f42:	2100      	movs	r1, #0
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f7ff fe11 	bl	8008b6c <_ZN4STEP8dir_stepEh>
 8008f4a:	e012      	b.n	8008f72 <_ZN4STEP12STEP_ProcessEv+0x19e>
				else dir_step(true);
 8008f4c:	2101      	movs	r1, #1
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f7ff fe0c 	bl	8008b6c <_ZN4STEP8dir_stepEh>
 8008f54:	e00d      	b.n	8008f72 <_ZN4STEP12STEP_ProcessEv+0x19e>
			}
			else {
				if(this->dir_Stepx) dir_step(true);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d004      	beq.n	8008f6a <_ZN4STEP12STEP_ProcessEv+0x196>
 8008f60:	2101      	movs	r1, #1
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f7ff fe02 	bl	8008b6c <_ZN4STEP8dir_stepEh>
 8008f68:	e003      	b.n	8008f72 <_ZN4STEP12STEP_ProcessEv+0x19e>
				else dir_step(false);
 8008f6a:	2100      	movs	r1, #0
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f7ff fdfd 	bl	8008b6c <_ZN4STEP8dir_stepEh>
			}


			i=1;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2201      	movs	r2, #1
 8008f76:	65da      	str	r2, [r3, #92]	@ 0x5c
		}
		this->is_enable_step=true;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
		this->remain=2;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2202      	movs	r2, #2
 8008f84:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
 8008f88:	e000      	b.n	8008f8c <_ZN4STEP12STEP_ProcessEv+0x1b8>
	if(this->Status_Step==STEP_DONE) return;
 8008f8a:	bf00      	nop


	}
}
 8008f8c:	3710      	adds	r7, #16
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}
	...

08008f94 <Home_Update_All>:
    { GPIOE, GPIOE, 0, 1},   // STEP 3
    { GPIOB, GPIOB, 9, 8}    // DC MOTOR
};

void Home_Update_All(void)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
    for (int i = 0; i < SET_HOME_COUNT; i++)
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	607b      	str	r3, [r7, #4]
 8008f9e:	e089      	b.n	80090b4 <Home_Update_All+0x120>
    {
    	 uint8_t status =(SetHomeArr[i].port_input->IDR >> SetHomeArr[i].pin_input) & 0x01;
 8008fa0:	494a      	ldr	r1, [pc, #296]	@ (80090cc <Home_Update_All+0x138>)
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	4613      	mov	r3, r2
 8008fa6:	005b      	lsls	r3, r3, #1
 8008fa8:	4413      	add	r3, r2
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	440b      	add	r3, r1
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	6919      	ldr	r1, [r3, #16]
 8008fb2:	4846      	ldr	r0, [pc, #280]	@ (80090cc <Home_Update_All+0x138>)
 8008fb4:	687a      	ldr	r2, [r7, #4]
 8008fb6:	4613      	mov	r3, r2
 8008fb8:	005b      	lsls	r3, r3, #1
 8008fba:	4413      	add	r3, r2
 8008fbc:	009b      	lsls	r3, r3, #2
 8008fbe:	4403      	add	r3, r0
 8008fc0:	3308      	adds	r3, #8
 8008fc2:	781b      	ldrb	r3, [r3, #0]
 8008fc4:	fa21 f303 	lsr.w	r3, r1, r3
 8008fc8:	b2db      	uxtb	r3, r3
 8008fca:	f003 0301 	and.w	r3, r3, #1
 8008fce:	70fb      	strb	r3, [r7, #3]
        status=(status==0)?1:0;
 8008fd0:	78fb      	ldrb	r3, [r7, #3]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	bf0c      	ite	eq
 8008fd6:	2301      	moveq	r3, #1
 8008fd8:	2300      	movne	r3, #0
 8008fda:	b2db      	uxtb	r3, r3
 8008fdc:	70fb      	strb	r3, [r7, #3]
        // Update bit-field
        switch(i)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2b03      	cmp	r3, #3
 8008fe2:	d833      	bhi.n	800904c <Home_Update_All+0xb8>
 8008fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8008fec <Home_Update_All+0x58>)
 8008fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fea:	bf00      	nop
 8008fec:	08008ffd 	.word	0x08008ffd
 8008ff0:	08009011 	.word	0x08009011
 8008ff4:	08009025 	.word	0x08009025
 8008ff8:	08009039 	.word	0x08009039
        {
            case 0: _Flag.flag1 = status; break;
 8008ffc:	78fb      	ldrb	r3, [r7, #3]
 8008ffe:	f003 0301 	and.w	r3, r3, #1
 8009002:	b2d9      	uxtb	r1, r3
 8009004:	4a32      	ldr	r2, [pc, #200]	@ (80090d0 <Home_Update_All+0x13c>)
 8009006:	7813      	ldrb	r3, [r2, #0]
 8009008:	f361 0300 	bfi	r3, r1, #0, #1
 800900c:	7013      	strb	r3, [r2, #0]
 800900e:	e01d      	b.n	800904c <Home_Update_All+0xb8>
            case 1: _Flag.flag2 = status; break;
 8009010:	78fb      	ldrb	r3, [r7, #3]
 8009012:	f003 0301 	and.w	r3, r3, #1
 8009016:	b2d9      	uxtb	r1, r3
 8009018:	4a2d      	ldr	r2, [pc, #180]	@ (80090d0 <Home_Update_All+0x13c>)
 800901a:	7813      	ldrb	r3, [r2, #0]
 800901c:	f361 0341 	bfi	r3, r1, #1, #1
 8009020:	7013      	strb	r3, [r2, #0]
 8009022:	e013      	b.n	800904c <Home_Update_All+0xb8>
            case 2: _Flag.flag3 = status; break;
 8009024:	78fb      	ldrb	r3, [r7, #3]
 8009026:	f003 0301 	and.w	r3, r3, #1
 800902a:	b2d9      	uxtb	r1, r3
 800902c:	4a28      	ldr	r2, [pc, #160]	@ (80090d0 <Home_Update_All+0x13c>)
 800902e:	7813      	ldrb	r3, [r2, #0]
 8009030:	f361 0382 	bfi	r3, r1, #2, #1
 8009034:	7013      	strb	r3, [r2, #0]
 8009036:	e009      	b.n	800904c <Home_Update_All+0xb8>
            case 3: _Flag.flag4 = status; break;
 8009038:	78fb      	ldrb	r3, [r7, #3]
 800903a:	f003 0301 	and.w	r3, r3, #1
 800903e:	b2d9      	uxtb	r1, r3
 8009040:	4a23      	ldr	r2, [pc, #140]	@ (80090d0 <Home_Update_All+0x13c>)
 8009042:	7813      	ldrb	r3, [r2, #0]
 8009044:	f361 03c3 	bfi	r3, r1, #3, #1
 8009048:	7013      	strb	r3, [r2, #0]
 800904a:	bf00      	nop
        }

        if (status) {
 800904c:	78fb      	ldrb	r3, [r7, #3]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d017      	beq.n	8009082 <Home_Update_All+0xee>
            // RESET pin (LOW)
            SetHomeArr[i].port_output->BSRR =
                (1U << (SetHomeArr[i].pin_output + 16));
 8009052:	491e      	ldr	r1, [pc, #120]	@ (80090cc <Home_Update_All+0x138>)
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	4613      	mov	r3, r2
 8009058:	005b      	lsls	r3, r3, #1
 800905a:	4413      	add	r3, r2
 800905c:	009b      	lsls	r3, r3, #2
 800905e:	440b      	add	r3, r1
 8009060:	3309      	adds	r3, #9
 8009062:	781b      	ldrb	r3, [r3, #0]
 8009064:	f103 0110 	add.w	r1, r3, #16
            SetHomeArr[i].port_output->BSRR =
 8009068:	4818      	ldr	r0, [pc, #96]	@ (80090cc <Home_Update_All+0x138>)
 800906a:	687a      	ldr	r2, [r7, #4]
 800906c:	4613      	mov	r3, r2
 800906e:	005b      	lsls	r3, r3, #1
 8009070:	4413      	add	r3, r2
 8009072:	009b      	lsls	r3, r3, #2
 8009074:	4403      	add	r3, r0
 8009076:	3304      	adds	r3, #4
 8009078:	681b      	ldr	r3, [r3, #0]
                (1U << (SetHomeArr[i].pin_output + 16));
 800907a:	2201      	movs	r2, #1
 800907c:	408a      	lsls	r2, r1
            SetHomeArr[i].port_output->BSRR =
 800907e:	619a      	str	r2, [r3, #24]
 8009080:	e015      	b.n	80090ae <Home_Update_All+0x11a>
        } else {
            // SET pin (HIGH)
            SetHomeArr[i].port_output->BSRR =
                (1U << SetHomeArr[i].pin_output);
 8009082:	4912      	ldr	r1, [pc, #72]	@ (80090cc <Home_Update_All+0x138>)
 8009084:	687a      	ldr	r2, [r7, #4]
 8009086:	4613      	mov	r3, r2
 8009088:	005b      	lsls	r3, r3, #1
 800908a:	4413      	add	r3, r2
 800908c:	009b      	lsls	r3, r3, #2
 800908e:	440b      	add	r3, r1
 8009090:	3309      	adds	r3, #9
 8009092:	781b      	ldrb	r3, [r3, #0]
 8009094:	4618      	mov	r0, r3
            SetHomeArr[i].port_output->BSRR =
 8009096:	490d      	ldr	r1, [pc, #52]	@ (80090cc <Home_Update_All+0x138>)
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	4613      	mov	r3, r2
 800909c:	005b      	lsls	r3, r3, #1
 800909e:	4413      	add	r3, r2
 80090a0:	009b      	lsls	r3, r3, #2
 80090a2:	440b      	add	r3, r1
 80090a4:	3304      	adds	r3, #4
 80090a6:	681b      	ldr	r3, [r3, #0]
                (1U << SetHomeArr[i].pin_output);
 80090a8:	2201      	movs	r2, #1
 80090aa:	4082      	lsls	r2, r0
            SetHomeArr[i].port_output->BSRR =
 80090ac:	619a      	str	r2, [r3, #24]
    for (int i = 0; i < SET_HOME_COUNT; i++)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	3301      	adds	r3, #1
 80090b2:	607b      	str	r3, [r7, #4]
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2b03      	cmp	r3, #3
 80090b8:	f77f af72 	ble.w	8008fa0 <Home_Update_All+0xc>
        }
    }
}
 80090bc:	bf00      	nop
 80090be:	bf00      	nop
 80090c0:	370c      	adds	r7, #12
 80090c2:	46bd      	mov	sp, r7
 80090c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c8:	4770      	bx	lr
 80090ca:	bf00      	nop
 80090cc:	2000000c 	.word	0x2000000c
 80090d0:	2000068c 	.word	0x2000068c

080090d4 <Sethome_link4>:


void Sethome_link4(TIM_HandleTypeDef *htim,TIM_HandleTypeDef *tim_pwm){
 80090d4:	b480      	push	{r7}
 80090d6:	b085      	sub	sp, #20
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	6039      	str	r1, [r7, #0]


	//BD QUAY 45 DO: 4*11*270/8 (11 TỈ SỐ DÂY ĐAI ROBOT)
	if (!_Flag.flag4_bd){
 80090de:	4b23      	ldr	r3, [pc, #140]	@ (800916c <Sethome_link4+0x98>)
 80090e0:	781b      	ldrb	r3, [r3, #0]
 80090e2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80090e6:	b2db      	uxtb	r3, r3
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d11c      	bne.n	8009126 <Sethome_link4+0x52>
		uint32_t encoder=32768-__HAL_TIM_GET_COUNTER(htim);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090f2:	f5c3 4300 	rsb	r3, r3, #32768	@ 0x8000
 80090f6:	60fb      	str	r3, [r7, #12]
		if(encoder < 1485){
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 80090fe:	4293      	cmp	r3, r2
 8009100:	d808      	bhi.n	8009114 <Sethome_link4+0x40>
			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_3, 50);
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	2232      	movs	r2, #50	@ 0x32
 8009108:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_4, 0);
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	2200      	movs	r2, #0
 8009110:	641a      	str	r2, [r3, #64]	@ 0x40
  			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_3, 0);
  			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_4, 0);
  			__HAL_TIM_SET_COUNTER(htim, 32768);  //SET LAI DIEM GIUA
		}
	}
}
 8009112:	e025      	b.n	8009160 <Sethome_link4+0x8c>
  			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_3, 0);
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	2200      	movs	r2, #0
 800911a:	63da      	str	r2, [r3, #60]	@ 0x3c
  			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_4, 0);
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	2200      	movs	r2, #0
 8009122:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8009124:	e01c      	b.n	8009160 <Sethome_link4+0x8c>
		if(!_Flag.flag4){
 8009126:	4b11      	ldr	r3, [pc, #68]	@ (800916c <Sethome_link4+0x98>)
 8009128:	781b      	ldrb	r3, [r3, #0]
 800912a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800912e:	b2db      	uxtb	r3, r3
 8009130:	2b00      	cmp	r3, #0
 8009132:	d108      	bne.n	8009146 <Sethome_link4+0x72>
			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_3, 0);
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	2200      	movs	r2, #0
 800913a:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_4, 50);
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	2232      	movs	r2, #50	@ 0x32
 8009142:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8009144:	e00c      	b.n	8009160 <Sethome_link4+0x8c>
  			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_3, 0);
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	2200      	movs	r2, #0
 800914c:	63da      	str	r2, [r3, #60]	@ 0x3c
  			__HAL_TIM_SET_COMPARE(tim_pwm, TIM_CHANNEL_4, 0);
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	2200      	movs	r2, #0
 8009154:	641a      	str	r2, [r3, #64]	@ 0x40
  			__HAL_TIM_SET_COUNTER(htim, 32768);  //SET LAI DIEM GIUA
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800915e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8009160:	bf00      	nop
 8009162:	3714      	adds	r7, #20
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr
 800916c:	2000068c 	.word	0x2000068c

08009170 <__NVIC_SetPriority>:
{
 8009170:	b480      	push	{r7}
 8009172:	b083      	sub	sp, #12
 8009174:	af00      	add	r7, sp, #0
 8009176:	4603      	mov	r3, r0
 8009178:	6039      	str	r1, [r7, #0]
 800917a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800917c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009180:	2b00      	cmp	r3, #0
 8009182:	db0a      	blt.n	800919a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	b2da      	uxtb	r2, r3
 8009188:	490c      	ldr	r1, [pc, #48]	@ (80091bc <__NVIC_SetPriority+0x4c>)
 800918a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800918e:	0112      	lsls	r2, r2, #4
 8009190:	b2d2      	uxtb	r2, r2
 8009192:	440b      	add	r3, r1
 8009194:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009198:	e00a      	b.n	80091b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	b2da      	uxtb	r2, r3
 800919e:	4908      	ldr	r1, [pc, #32]	@ (80091c0 <__NVIC_SetPriority+0x50>)
 80091a0:	79fb      	ldrb	r3, [r7, #7]
 80091a2:	f003 030f 	and.w	r3, r3, #15
 80091a6:	3b04      	subs	r3, #4
 80091a8:	0112      	lsls	r2, r2, #4
 80091aa:	b2d2      	uxtb	r2, r2
 80091ac:	440b      	add	r3, r1
 80091ae:	761a      	strb	r2, [r3, #24]
}
 80091b0:	bf00      	nop
 80091b2:	370c      	adds	r7, #12
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr
 80091bc:	e000e100 	.word	0xe000e100
 80091c0:	e000ed00 	.word	0xe000ed00

080091c4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80091c4:	b580      	push	{r7, lr}
 80091c6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80091c8:	4b05      	ldr	r3, [pc, #20]	@ (80091e0 <SysTick_Handler+0x1c>)
 80091ca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80091cc:	f002 fa9a 	bl	800b704 <xTaskGetSchedulerState>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	d001      	beq.n	80091da <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80091d6:	f003 f98f 	bl	800c4f8 <xPortSysTickHandler>
  }
}
 80091da:	bf00      	nop
 80091dc:	bd80      	pop	{r7, pc}
 80091de:	bf00      	nop
 80091e0:	e000e010 	.word	0xe000e010

080091e4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80091e4:	b580      	push	{r7, lr}
 80091e6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80091e8:	2100      	movs	r1, #0
 80091ea:	f06f 0004 	mvn.w	r0, #4
 80091ee:	f7ff ffbf 	bl	8009170 <__NVIC_SetPriority>
#endif
}
 80091f2:	bf00      	nop
 80091f4:	bd80      	pop	{r7, pc}
	...

080091f8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80091f8:	b480      	push	{r7}
 80091fa:	b083      	sub	sp, #12
 80091fc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091fe:	f3ef 8305 	mrs	r3, IPSR
 8009202:	603b      	str	r3, [r7, #0]
  return(result);
 8009204:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009206:	2b00      	cmp	r3, #0
 8009208:	d003      	beq.n	8009212 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800920a:	f06f 0305 	mvn.w	r3, #5
 800920e:	607b      	str	r3, [r7, #4]
 8009210:	e00c      	b.n	800922c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009212:	4b0a      	ldr	r3, [pc, #40]	@ (800923c <osKernelInitialize+0x44>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d105      	bne.n	8009226 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800921a:	4b08      	ldr	r3, [pc, #32]	@ (800923c <osKernelInitialize+0x44>)
 800921c:	2201      	movs	r2, #1
 800921e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009220:	2300      	movs	r3, #0
 8009222:	607b      	str	r3, [r7, #4]
 8009224:	e002      	b.n	800922c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009226:	f04f 33ff 	mov.w	r3, #4294967295
 800922a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800922c:	687b      	ldr	r3, [r7, #4]
}
 800922e:	4618      	mov	r0, r3
 8009230:	370c      	adds	r7, #12
 8009232:	46bd      	mov	sp, r7
 8009234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009238:	4770      	bx	lr
 800923a:	bf00      	nop
 800923c:	20000690 	.word	0x20000690

08009240 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009240:	b580      	push	{r7, lr}
 8009242:	b082      	sub	sp, #8
 8009244:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009246:	f3ef 8305 	mrs	r3, IPSR
 800924a:	603b      	str	r3, [r7, #0]
  return(result);
 800924c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800924e:	2b00      	cmp	r3, #0
 8009250:	d003      	beq.n	800925a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009252:	f06f 0305 	mvn.w	r3, #5
 8009256:	607b      	str	r3, [r7, #4]
 8009258:	e010      	b.n	800927c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800925a:	4b0b      	ldr	r3, [pc, #44]	@ (8009288 <osKernelStart+0x48>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	2b01      	cmp	r3, #1
 8009260:	d109      	bne.n	8009276 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009262:	f7ff ffbf 	bl	80091e4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009266:	4b08      	ldr	r3, [pc, #32]	@ (8009288 <osKernelStart+0x48>)
 8009268:	2202      	movs	r2, #2
 800926a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800926c:	f001 fdfc 	bl	800ae68 <vTaskStartScheduler>
      stat = osOK;
 8009270:	2300      	movs	r3, #0
 8009272:	607b      	str	r3, [r7, #4]
 8009274:	e002      	b.n	800927c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009276:	f04f 33ff 	mov.w	r3, #4294967295
 800927a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800927c:	687b      	ldr	r3, [r7, #4]
}
 800927e:	4618      	mov	r0, r3
 8009280:	3708      	adds	r7, #8
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	20000690 	.word	0x20000690

0800928c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800928c:	b580      	push	{r7, lr}
 800928e:	b08e      	sub	sp, #56	@ 0x38
 8009290:	af04      	add	r7, sp, #16
 8009292:	60f8      	str	r0, [r7, #12]
 8009294:	60b9      	str	r1, [r7, #8]
 8009296:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009298:	2300      	movs	r3, #0
 800929a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800929c:	f3ef 8305 	mrs	r3, IPSR
 80092a0:	617b      	str	r3, [r7, #20]
  return(result);
 80092a2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d17e      	bne.n	80093a6 <osThreadNew+0x11a>
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d07b      	beq.n	80093a6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80092ae:	2380      	movs	r3, #128	@ 0x80
 80092b0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80092b2:	2318      	movs	r3, #24
 80092b4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80092b6:	2300      	movs	r3, #0
 80092b8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80092ba:	f04f 33ff 	mov.w	r3, #4294967295
 80092be:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d045      	beq.n	8009352 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d002      	beq.n	80092d4 <osThreadNew+0x48>
        name = attr->name;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	699b      	ldr	r3, [r3, #24]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d002      	beq.n	80092e2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	699b      	ldr	r3, [r3, #24]
 80092e0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80092e2:	69fb      	ldr	r3, [r7, #28]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d008      	beq.n	80092fa <osThreadNew+0x6e>
 80092e8:	69fb      	ldr	r3, [r7, #28]
 80092ea:	2b38      	cmp	r3, #56	@ 0x38
 80092ec:	d805      	bhi.n	80092fa <osThreadNew+0x6e>
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	685b      	ldr	r3, [r3, #4]
 80092f2:	f003 0301 	and.w	r3, r3, #1
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d001      	beq.n	80092fe <osThreadNew+0x72>
        return (NULL);
 80092fa:	2300      	movs	r3, #0
 80092fc:	e054      	b.n	80093a8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	695b      	ldr	r3, [r3, #20]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d003      	beq.n	800930e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	695b      	ldr	r3, [r3, #20]
 800930a:	089b      	lsrs	r3, r3, #2
 800930c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	689b      	ldr	r3, [r3, #8]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d00e      	beq.n	8009334 <osThreadNew+0xa8>
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	68db      	ldr	r3, [r3, #12]
 800931a:	2b5b      	cmp	r3, #91	@ 0x5b
 800931c:	d90a      	bls.n	8009334 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009322:	2b00      	cmp	r3, #0
 8009324:	d006      	beq.n	8009334 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	695b      	ldr	r3, [r3, #20]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d002      	beq.n	8009334 <osThreadNew+0xa8>
        mem = 1;
 800932e:	2301      	movs	r3, #1
 8009330:	61bb      	str	r3, [r7, #24]
 8009332:	e010      	b.n	8009356 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	689b      	ldr	r3, [r3, #8]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d10c      	bne.n	8009356 <osThreadNew+0xca>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	68db      	ldr	r3, [r3, #12]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d108      	bne.n	8009356 <osThreadNew+0xca>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	691b      	ldr	r3, [r3, #16]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d104      	bne.n	8009356 <osThreadNew+0xca>
          mem = 0;
 800934c:	2300      	movs	r3, #0
 800934e:	61bb      	str	r3, [r7, #24]
 8009350:	e001      	b.n	8009356 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009352:	2300      	movs	r3, #0
 8009354:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009356:	69bb      	ldr	r3, [r7, #24]
 8009358:	2b01      	cmp	r3, #1
 800935a:	d110      	bne.n	800937e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009360:	687a      	ldr	r2, [r7, #4]
 8009362:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009364:	9202      	str	r2, [sp, #8]
 8009366:	9301      	str	r3, [sp, #4]
 8009368:	69fb      	ldr	r3, [r7, #28]
 800936a:	9300      	str	r3, [sp, #0]
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	6a3a      	ldr	r2, [r7, #32]
 8009370:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009372:	68f8      	ldr	r0, [r7, #12]
 8009374:	f001 fb9c 	bl	800aab0 <xTaskCreateStatic>
 8009378:	4603      	mov	r3, r0
 800937a:	613b      	str	r3, [r7, #16]
 800937c:	e013      	b.n	80093a6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800937e:	69bb      	ldr	r3, [r7, #24]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d110      	bne.n	80093a6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009384:	6a3b      	ldr	r3, [r7, #32]
 8009386:	b29a      	uxth	r2, r3
 8009388:	f107 0310 	add.w	r3, r7, #16
 800938c:	9301      	str	r3, [sp, #4]
 800938e:	69fb      	ldr	r3, [r7, #28]
 8009390:	9300      	str	r3, [sp, #0]
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009396:	68f8      	ldr	r0, [r7, #12]
 8009398:	f001 fbea 	bl	800ab70 <xTaskCreate>
 800939c:	4603      	mov	r3, r0
 800939e:	2b01      	cmp	r3, #1
 80093a0:	d001      	beq.n	80093a6 <osThreadNew+0x11a>
            hTask = NULL;
 80093a2:	2300      	movs	r3, #0
 80093a4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80093a6:	693b      	ldr	r3, [r7, #16]
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	3728      	adds	r7, #40	@ 0x28
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}

080093b0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b084      	sub	sp, #16
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093b8:	f3ef 8305 	mrs	r3, IPSR
 80093bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80093be:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d003      	beq.n	80093cc <osDelay+0x1c>
    stat = osErrorISR;
 80093c4:	f06f 0305 	mvn.w	r3, #5
 80093c8:	60fb      	str	r3, [r7, #12]
 80093ca:	e007      	b.n	80093dc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80093cc:	2300      	movs	r3, #0
 80093ce:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d002      	beq.n	80093dc <osDelay+0x2c>
      vTaskDelay(ticks);
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f001 fd10 	bl	800adfc <vTaskDelay>
    }
  }

  return (stat);
 80093dc:	68fb      	ldr	r3, [r7, #12]
}
 80093de:	4618      	mov	r0, r3
 80093e0:	3710      	adds	r7, #16
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}

080093e6 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80093e6:	b580      	push	{r7, lr}
 80093e8:	b08a      	sub	sp, #40	@ 0x28
 80093ea:	af02      	add	r7, sp, #8
 80093ec:	60f8      	str	r0, [r7, #12]
 80093ee:	60b9      	str	r1, [r7, #8]
 80093f0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80093f2:	2300      	movs	r3, #0
 80093f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093f6:	f3ef 8305 	mrs	r3, IPSR
 80093fa:	613b      	str	r3, [r7, #16]
  return(result);
 80093fc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d175      	bne.n	80094ee <osSemaphoreNew+0x108>
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d072      	beq.n	80094ee <osSemaphoreNew+0x108>
 8009408:	68ba      	ldr	r2, [r7, #8]
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	429a      	cmp	r2, r3
 800940e:	d86e      	bhi.n	80094ee <osSemaphoreNew+0x108>
    mem = -1;
 8009410:	f04f 33ff 	mov.w	r3, #4294967295
 8009414:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d015      	beq.n	8009448 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	689b      	ldr	r3, [r3, #8]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d006      	beq.n	8009432 <osSemaphoreNew+0x4c>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	68db      	ldr	r3, [r3, #12]
 8009428:	2b4f      	cmp	r3, #79	@ 0x4f
 800942a:	d902      	bls.n	8009432 <osSemaphoreNew+0x4c>
        mem = 1;
 800942c:	2301      	movs	r3, #1
 800942e:	61bb      	str	r3, [r7, #24]
 8009430:	e00c      	b.n	800944c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d108      	bne.n	800944c <osSemaphoreNew+0x66>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	68db      	ldr	r3, [r3, #12]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d104      	bne.n	800944c <osSemaphoreNew+0x66>
          mem = 0;
 8009442:	2300      	movs	r3, #0
 8009444:	61bb      	str	r3, [r7, #24]
 8009446:	e001      	b.n	800944c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8009448:	2300      	movs	r3, #0
 800944a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800944c:	69bb      	ldr	r3, [r7, #24]
 800944e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009452:	d04c      	beq.n	80094ee <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	2b01      	cmp	r3, #1
 8009458:	d128      	bne.n	80094ac <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800945a:	69bb      	ldr	r3, [r7, #24]
 800945c:	2b01      	cmp	r3, #1
 800945e:	d10a      	bne.n	8009476 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	689b      	ldr	r3, [r3, #8]
 8009464:	2203      	movs	r2, #3
 8009466:	9200      	str	r2, [sp, #0]
 8009468:	2200      	movs	r2, #0
 800946a:	2100      	movs	r1, #0
 800946c:	2001      	movs	r0, #1
 800946e:	f000 fb5d 	bl	8009b2c <xQueueGenericCreateStatic>
 8009472:	61f8      	str	r0, [r7, #28]
 8009474:	e005      	b.n	8009482 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8009476:	2203      	movs	r2, #3
 8009478:	2100      	movs	r1, #0
 800947a:	2001      	movs	r0, #1
 800947c:	f000 fbd3 	bl	8009c26 <xQueueGenericCreate>
 8009480:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8009482:	69fb      	ldr	r3, [r7, #28]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d022      	beq.n	80094ce <osSemaphoreNew+0xe8>
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d01f      	beq.n	80094ce <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800948e:	2300      	movs	r3, #0
 8009490:	2200      	movs	r2, #0
 8009492:	2100      	movs	r1, #0
 8009494:	69f8      	ldr	r0, [r7, #28]
 8009496:	f000 fc93 	bl	8009dc0 <xQueueGenericSend>
 800949a:	4603      	mov	r3, r0
 800949c:	2b01      	cmp	r3, #1
 800949e:	d016      	beq.n	80094ce <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80094a0:	69f8      	ldr	r0, [r7, #28]
 80094a2:	f001 f931 	bl	800a708 <vQueueDelete>
            hSemaphore = NULL;
 80094a6:	2300      	movs	r3, #0
 80094a8:	61fb      	str	r3, [r7, #28]
 80094aa:	e010      	b.n	80094ce <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d108      	bne.n	80094c4 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	689b      	ldr	r3, [r3, #8]
 80094b6:	461a      	mov	r2, r3
 80094b8:	68b9      	ldr	r1, [r7, #8]
 80094ba:	68f8      	ldr	r0, [r7, #12]
 80094bc:	f000 fc11 	bl	8009ce2 <xQueueCreateCountingSemaphoreStatic>
 80094c0:	61f8      	str	r0, [r7, #28]
 80094c2:	e004      	b.n	80094ce <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80094c4:	68b9      	ldr	r1, [r7, #8]
 80094c6:	68f8      	ldr	r0, [r7, #12]
 80094c8:	f000 fc44 	bl	8009d54 <xQueueCreateCountingSemaphore>
 80094cc:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80094ce:	69fb      	ldr	r3, [r7, #28]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d00c      	beq.n	80094ee <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d003      	beq.n	80094e2 <osSemaphoreNew+0xfc>
          name = attr->name;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	617b      	str	r3, [r7, #20]
 80094e0:	e001      	b.n	80094e6 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80094e2:	2300      	movs	r3, #0
 80094e4:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80094e6:	6979      	ldr	r1, [r7, #20]
 80094e8:	69f8      	ldr	r0, [r7, #28]
 80094ea:	f001 fa59 	bl	800a9a0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80094ee:	69fb      	ldr	r3, [r7, #28]
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3720      	adds	r7, #32
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}

080094f8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b086      	sub	sp, #24
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009506:	2300      	movs	r3, #0
 8009508:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d103      	bne.n	8009518 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8009510:	f06f 0303 	mvn.w	r3, #3
 8009514:	617b      	str	r3, [r7, #20]
 8009516:	e039      	b.n	800958c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009518:	f3ef 8305 	mrs	r3, IPSR
 800951c:	60fb      	str	r3, [r7, #12]
  return(result);
 800951e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009520:	2b00      	cmp	r3, #0
 8009522:	d022      	beq.n	800956a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d003      	beq.n	8009532 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800952a:	f06f 0303 	mvn.w	r3, #3
 800952e:	617b      	str	r3, [r7, #20]
 8009530:	e02c      	b.n	800958c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8009532:	2300      	movs	r3, #0
 8009534:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8009536:	f107 0308 	add.w	r3, r7, #8
 800953a:	461a      	mov	r2, r3
 800953c:	2100      	movs	r1, #0
 800953e:	6938      	ldr	r0, [r7, #16]
 8009540:	f001 f860 	bl	800a604 <xQueueReceiveFromISR>
 8009544:	4603      	mov	r3, r0
 8009546:	2b01      	cmp	r3, #1
 8009548:	d003      	beq.n	8009552 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800954a:	f06f 0302 	mvn.w	r3, #2
 800954e:	617b      	str	r3, [r7, #20]
 8009550:	e01c      	b.n	800958c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d019      	beq.n	800958c <osSemaphoreAcquire+0x94>
 8009558:	4b0f      	ldr	r3, [pc, #60]	@ (8009598 <osSemaphoreAcquire+0xa0>)
 800955a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800955e:	601a      	str	r2, [r3, #0]
 8009560:	f3bf 8f4f 	dsb	sy
 8009564:	f3bf 8f6f 	isb	sy
 8009568:	e010      	b.n	800958c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800956a:	6839      	ldr	r1, [r7, #0]
 800956c:	6938      	ldr	r0, [r7, #16]
 800956e:	f000 ff39 	bl	800a3e4 <xQueueSemaphoreTake>
 8009572:	4603      	mov	r3, r0
 8009574:	2b01      	cmp	r3, #1
 8009576:	d009      	beq.n	800958c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d003      	beq.n	8009586 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800957e:	f06f 0301 	mvn.w	r3, #1
 8009582:	617b      	str	r3, [r7, #20]
 8009584:	e002      	b.n	800958c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8009586:	f06f 0302 	mvn.w	r3, #2
 800958a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800958c:	697b      	ldr	r3, [r7, #20]
}
 800958e:	4618      	mov	r0, r3
 8009590:	3718      	adds	r7, #24
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}
 8009596:	bf00      	nop
 8009598:	e000ed04 	.word	0xe000ed04

0800959c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800959c:	b580      	push	{r7, lr}
 800959e:	b086      	sub	sp, #24
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80095a8:	2300      	movs	r3, #0
 80095aa:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80095ac:	693b      	ldr	r3, [r7, #16]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d103      	bne.n	80095ba <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80095b2:	f06f 0303 	mvn.w	r3, #3
 80095b6:	617b      	str	r3, [r7, #20]
 80095b8:	e02c      	b.n	8009614 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095ba:	f3ef 8305 	mrs	r3, IPSR
 80095be:	60fb      	str	r3, [r7, #12]
  return(result);
 80095c0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d01a      	beq.n	80095fc <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80095c6:	2300      	movs	r3, #0
 80095c8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80095ca:	f107 0308 	add.w	r3, r7, #8
 80095ce:	4619      	mov	r1, r3
 80095d0:	6938      	ldr	r0, [r7, #16]
 80095d2:	f000 fd95 	bl	800a100 <xQueueGiveFromISR>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b01      	cmp	r3, #1
 80095da:	d003      	beq.n	80095e4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80095dc:	f06f 0302 	mvn.w	r3, #2
 80095e0:	617b      	str	r3, [r7, #20]
 80095e2:	e017      	b.n	8009614 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d014      	beq.n	8009614 <osSemaphoreRelease+0x78>
 80095ea:	4b0d      	ldr	r3, [pc, #52]	@ (8009620 <osSemaphoreRelease+0x84>)
 80095ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095f0:	601a      	str	r2, [r3, #0]
 80095f2:	f3bf 8f4f 	dsb	sy
 80095f6:	f3bf 8f6f 	isb	sy
 80095fa:	e00b      	b.n	8009614 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80095fc:	2300      	movs	r3, #0
 80095fe:	2200      	movs	r2, #0
 8009600:	2100      	movs	r1, #0
 8009602:	6938      	ldr	r0, [r7, #16]
 8009604:	f000 fbdc 	bl	8009dc0 <xQueueGenericSend>
 8009608:	4603      	mov	r3, r0
 800960a:	2b01      	cmp	r3, #1
 800960c:	d002      	beq.n	8009614 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800960e:	f06f 0302 	mvn.w	r3, #2
 8009612:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009614:	697b      	ldr	r3, [r7, #20]
}
 8009616:	4618      	mov	r0, r3
 8009618:	3718      	adds	r7, #24
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}
 800961e:	bf00      	nop
 8009620:	e000ed04 	.word	0xe000ed04

08009624 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009624:	b580      	push	{r7, lr}
 8009626:	b08a      	sub	sp, #40	@ 0x28
 8009628:	af02      	add	r7, sp, #8
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009630:	2300      	movs	r3, #0
 8009632:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009634:	f3ef 8305 	mrs	r3, IPSR
 8009638:	613b      	str	r3, [r7, #16]
  return(result);
 800963a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800963c:	2b00      	cmp	r3, #0
 800963e:	d15f      	bne.n	8009700 <osMessageQueueNew+0xdc>
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d05c      	beq.n	8009700 <osMessageQueueNew+0xdc>
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d059      	beq.n	8009700 <osMessageQueueNew+0xdc>
    mem = -1;
 800964c:	f04f 33ff 	mov.w	r3, #4294967295
 8009650:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d029      	beq.n	80096ac <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d012      	beq.n	8009686 <osMessageQueueNew+0x62>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	68db      	ldr	r3, [r3, #12]
 8009664:	2b4f      	cmp	r3, #79	@ 0x4f
 8009666:	d90e      	bls.n	8009686 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800966c:	2b00      	cmp	r3, #0
 800966e:	d00a      	beq.n	8009686 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	695a      	ldr	r2, [r3, #20]
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	68b9      	ldr	r1, [r7, #8]
 8009678:	fb01 f303 	mul.w	r3, r1, r3
 800967c:	429a      	cmp	r2, r3
 800967e:	d302      	bcc.n	8009686 <osMessageQueueNew+0x62>
        mem = 1;
 8009680:	2301      	movs	r3, #1
 8009682:	61bb      	str	r3, [r7, #24]
 8009684:	e014      	b.n	80096b0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	689b      	ldr	r3, [r3, #8]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d110      	bne.n	80096b0 <osMessageQueueNew+0x8c>
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	68db      	ldr	r3, [r3, #12]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d10c      	bne.n	80096b0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800969a:	2b00      	cmp	r3, #0
 800969c:	d108      	bne.n	80096b0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	695b      	ldr	r3, [r3, #20]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d104      	bne.n	80096b0 <osMessageQueueNew+0x8c>
          mem = 0;
 80096a6:	2300      	movs	r3, #0
 80096a8:	61bb      	str	r3, [r7, #24]
 80096aa:	e001      	b.n	80096b0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80096ac:	2300      	movs	r3, #0
 80096ae:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80096b0:	69bb      	ldr	r3, [r7, #24]
 80096b2:	2b01      	cmp	r3, #1
 80096b4:	d10b      	bne.n	80096ce <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	691a      	ldr	r2, [r3, #16]
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	689b      	ldr	r3, [r3, #8]
 80096be:	2100      	movs	r1, #0
 80096c0:	9100      	str	r1, [sp, #0]
 80096c2:	68b9      	ldr	r1, [r7, #8]
 80096c4:	68f8      	ldr	r0, [r7, #12]
 80096c6:	f000 fa31 	bl	8009b2c <xQueueGenericCreateStatic>
 80096ca:	61f8      	str	r0, [r7, #28]
 80096cc:	e008      	b.n	80096e0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80096ce:	69bb      	ldr	r3, [r7, #24]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d105      	bne.n	80096e0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80096d4:	2200      	movs	r2, #0
 80096d6:	68b9      	ldr	r1, [r7, #8]
 80096d8:	68f8      	ldr	r0, [r7, #12]
 80096da:	f000 faa4 	bl	8009c26 <xQueueGenericCreate>
 80096de:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80096e0:	69fb      	ldr	r3, [r7, #28]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d00c      	beq.n	8009700 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d003      	beq.n	80096f4 <osMessageQueueNew+0xd0>
        name = attr->name;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	617b      	str	r3, [r7, #20]
 80096f2:	e001      	b.n	80096f8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80096f4:	2300      	movs	r3, #0
 80096f6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80096f8:	6979      	ldr	r1, [r7, #20]
 80096fa:	69f8      	ldr	r0, [r7, #28]
 80096fc:	f001 f950 	bl	800a9a0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009700:	69fb      	ldr	r3, [r7, #28]
}
 8009702:	4618      	mov	r0, r3
 8009704:	3720      	adds	r7, #32
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
	...

0800970c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800970c:	b580      	push	{r7, lr}
 800970e:	b088      	sub	sp, #32
 8009710:	af00      	add	r7, sp, #0
 8009712:	60f8      	str	r0, [r7, #12]
 8009714:	60b9      	str	r1, [r7, #8]
 8009716:	603b      	str	r3, [r7, #0]
 8009718:	4613      	mov	r3, r2
 800971a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009720:	2300      	movs	r3, #0
 8009722:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009724:	f3ef 8305 	mrs	r3, IPSR
 8009728:	617b      	str	r3, [r7, #20]
  return(result);
 800972a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800972c:	2b00      	cmp	r3, #0
 800972e:	d028      	beq.n	8009782 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009730:	69bb      	ldr	r3, [r7, #24]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d005      	beq.n	8009742 <osMessageQueuePut+0x36>
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d002      	beq.n	8009742 <osMessageQueuePut+0x36>
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d003      	beq.n	800974a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8009742:	f06f 0303 	mvn.w	r3, #3
 8009746:	61fb      	str	r3, [r7, #28]
 8009748:	e038      	b.n	80097bc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800974a:	2300      	movs	r3, #0
 800974c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800974e:	f107 0210 	add.w	r2, r7, #16
 8009752:	2300      	movs	r3, #0
 8009754:	68b9      	ldr	r1, [r7, #8]
 8009756:	69b8      	ldr	r0, [r7, #24]
 8009758:	f000 fc34 	bl	8009fc4 <xQueueGenericSendFromISR>
 800975c:	4603      	mov	r3, r0
 800975e:	2b01      	cmp	r3, #1
 8009760:	d003      	beq.n	800976a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8009762:	f06f 0302 	mvn.w	r3, #2
 8009766:	61fb      	str	r3, [r7, #28]
 8009768:	e028      	b.n	80097bc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800976a:	693b      	ldr	r3, [r7, #16]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d025      	beq.n	80097bc <osMessageQueuePut+0xb0>
 8009770:	4b15      	ldr	r3, [pc, #84]	@ (80097c8 <osMessageQueuePut+0xbc>)
 8009772:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009776:	601a      	str	r2, [r3, #0]
 8009778:	f3bf 8f4f 	dsb	sy
 800977c:	f3bf 8f6f 	isb	sy
 8009780:	e01c      	b.n	80097bc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009782:	69bb      	ldr	r3, [r7, #24]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d002      	beq.n	800978e <osMessageQueuePut+0x82>
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d103      	bne.n	8009796 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800978e:	f06f 0303 	mvn.w	r3, #3
 8009792:	61fb      	str	r3, [r7, #28]
 8009794:	e012      	b.n	80097bc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009796:	2300      	movs	r3, #0
 8009798:	683a      	ldr	r2, [r7, #0]
 800979a:	68b9      	ldr	r1, [r7, #8]
 800979c:	69b8      	ldr	r0, [r7, #24]
 800979e:	f000 fb0f 	bl	8009dc0 <xQueueGenericSend>
 80097a2:	4603      	mov	r3, r0
 80097a4:	2b01      	cmp	r3, #1
 80097a6:	d009      	beq.n	80097bc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d003      	beq.n	80097b6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80097ae:	f06f 0301 	mvn.w	r3, #1
 80097b2:	61fb      	str	r3, [r7, #28]
 80097b4:	e002      	b.n	80097bc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80097b6:	f06f 0302 	mvn.w	r3, #2
 80097ba:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80097bc:	69fb      	ldr	r3, [r7, #28]
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3720      	adds	r7, #32
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	bf00      	nop
 80097c8:	e000ed04 	.word	0xe000ed04

080097cc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b088      	sub	sp, #32
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	60f8      	str	r0, [r7, #12]
 80097d4:	60b9      	str	r1, [r7, #8]
 80097d6:	607a      	str	r2, [r7, #4]
 80097d8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80097de:	2300      	movs	r3, #0
 80097e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097e2:	f3ef 8305 	mrs	r3, IPSR
 80097e6:	617b      	str	r3, [r7, #20]
  return(result);
 80097e8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d028      	beq.n	8009840 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80097ee:	69bb      	ldr	r3, [r7, #24]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d005      	beq.n	8009800 <osMessageQueueGet+0x34>
 80097f4:	68bb      	ldr	r3, [r7, #8]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d002      	beq.n	8009800 <osMessageQueueGet+0x34>
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d003      	beq.n	8009808 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8009800:	f06f 0303 	mvn.w	r3, #3
 8009804:	61fb      	str	r3, [r7, #28]
 8009806:	e037      	b.n	8009878 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8009808:	2300      	movs	r3, #0
 800980a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800980c:	f107 0310 	add.w	r3, r7, #16
 8009810:	461a      	mov	r2, r3
 8009812:	68b9      	ldr	r1, [r7, #8]
 8009814:	69b8      	ldr	r0, [r7, #24]
 8009816:	f000 fef5 	bl	800a604 <xQueueReceiveFromISR>
 800981a:	4603      	mov	r3, r0
 800981c:	2b01      	cmp	r3, #1
 800981e:	d003      	beq.n	8009828 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8009820:	f06f 0302 	mvn.w	r3, #2
 8009824:	61fb      	str	r3, [r7, #28]
 8009826:	e027      	b.n	8009878 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d024      	beq.n	8009878 <osMessageQueueGet+0xac>
 800982e:	4b15      	ldr	r3, [pc, #84]	@ (8009884 <osMessageQueueGet+0xb8>)
 8009830:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009834:	601a      	str	r2, [r3, #0]
 8009836:	f3bf 8f4f 	dsb	sy
 800983a:	f3bf 8f6f 	isb	sy
 800983e:	e01b      	b.n	8009878 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009840:	69bb      	ldr	r3, [r7, #24]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d002      	beq.n	800984c <osMessageQueueGet+0x80>
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d103      	bne.n	8009854 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800984c:	f06f 0303 	mvn.w	r3, #3
 8009850:	61fb      	str	r3, [r7, #28]
 8009852:	e011      	b.n	8009878 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009854:	683a      	ldr	r2, [r7, #0]
 8009856:	68b9      	ldr	r1, [r7, #8]
 8009858:	69b8      	ldr	r0, [r7, #24]
 800985a:	f000 fce1 	bl	800a220 <xQueueReceive>
 800985e:	4603      	mov	r3, r0
 8009860:	2b01      	cmp	r3, #1
 8009862:	d009      	beq.n	8009878 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d003      	beq.n	8009872 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800986a:	f06f 0301 	mvn.w	r3, #1
 800986e:	61fb      	str	r3, [r7, #28]
 8009870:	e002      	b.n	8009878 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8009872:	f06f 0302 	mvn.w	r3, #2
 8009876:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009878:	69fb      	ldr	r3, [r7, #28]
}
 800987a:	4618      	mov	r0, r3
 800987c:	3720      	adds	r7, #32
 800987e:	46bd      	mov	sp, r7
 8009880:	bd80      	pop	{r7, pc}
 8009882:	bf00      	nop
 8009884:	e000ed04 	.word	0xe000ed04

08009888 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009888:	b480      	push	{r7}
 800988a:	b085      	sub	sp, #20
 800988c:	af00      	add	r7, sp, #0
 800988e:	60f8      	str	r0, [r7, #12]
 8009890:	60b9      	str	r1, [r7, #8]
 8009892:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	4a07      	ldr	r2, [pc, #28]	@ (80098b4 <vApplicationGetIdleTaskMemory+0x2c>)
 8009898:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	4a06      	ldr	r2, [pc, #24]	@ (80098b8 <vApplicationGetIdleTaskMemory+0x30>)
 800989e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2280      	movs	r2, #128	@ 0x80
 80098a4:	601a      	str	r2, [r3, #0]
}
 80098a6:	bf00      	nop
 80098a8:	3714      	adds	r7, #20
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr
 80098b2:	bf00      	nop
 80098b4:	20000694 	.word	0x20000694
 80098b8:	200006f0 	.word	0x200006f0

080098bc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80098bc:	b480      	push	{r7}
 80098be:	b085      	sub	sp, #20
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	60f8      	str	r0, [r7, #12]
 80098c4:	60b9      	str	r1, [r7, #8]
 80098c6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	4a07      	ldr	r2, [pc, #28]	@ (80098e8 <vApplicationGetTimerTaskMemory+0x2c>)
 80098cc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	4a06      	ldr	r2, [pc, #24]	@ (80098ec <vApplicationGetTimerTaskMemory+0x30>)
 80098d2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80098da:	601a      	str	r2, [r3, #0]
}
 80098dc:	bf00      	nop
 80098de:	3714      	adds	r7, #20
 80098e0:	46bd      	mov	sp, r7
 80098e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e6:	4770      	bx	lr
 80098e8:	200008f0 	.word	0x200008f0
 80098ec:	2000094c 	.word	0x2000094c

080098f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80098f0:	b480      	push	{r7}
 80098f2:	b083      	sub	sp, #12
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f103 0208 	add.w	r2, r3, #8
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f04f 32ff 	mov.w	r2, #4294967295
 8009908:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f103 0208 	add.w	r2, r3, #8
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f103 0208 	add.w	r2, r3, #8
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2200      	movs	r2, #0
 8009922:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009924:	bf00      	nop
 8009926:	370c      	adds	r7, #12
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr

08009930 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2200      	movs	r2, #0
 800993c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800993e:	bf00      	nop
 8009940:	370c      	adds	r7, #12
 8009942:	46bd      	mov	sp, r7
 8009944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009948:	4770      	bx	lr

0800994a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800994a:	b480      	push	{r7}
 800994c:	b085      	sub	sp, #20
 800994e:	af00      	add	r7, sp, #0
 8009950:	6078      	str	r0, [r7, #4]
 8009952:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	685b      	ldr	r3, [r3, #4]
 8009958:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	68fa      	ldr	r2, [r7, #12]
 800995e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	689a      	ldr	r2, [r3, #8]
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	683a      	ldr	r2, [r7, #0]
 800996e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	683a      	ldr	r2, [r7, #0]
 8009974:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	687a      	ldr	r2, [r7, #4]
 800997a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	1c5a      	adds	r2, r3, #1
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	601a      	str	r2, [r3, #0]
}
 8009986:	bf00      	nop
 8009988:	3714      	adds	r7, #20
 800998a:	46bd      	mov	sp, r7
 800998c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009990:	4770      	bx	lr

08009992 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009992:	b480      	push	{r7}
 8009994:	b085      	sub	sp, #20
 8009996:	af00      	add	r7, sp, #0
 8009998:	6078      	str	r0, [r7, #4]
 800999a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099a8:	d103      	bne.n	80099b2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	691b      	ldr	r3, [r3, #16]
 80099ae:	60fb      	str	r3, [r7, #12]
 80099b0:	e00c      	b.n	80099cc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	3308      	adds	r3, #8
 80099b6:	60fb      	str	r3, [r7, #12]
 80099b8:	e002      	b.n	80099c0 <vListInsert+0x2e>
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	685b      	ldr	r3, [r3, #4]
 80099be:	60fb      	str	r3, [r7, #12]
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	68ba      	ldr	r2, [r7, #8]
 80099c8:	429a      	cmp	r2, r3
 80099ca:	d2f6      	bcs.n	80099ba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	685a      	ldr	r2, [r3, #4]
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	683a      	ldr	r2, [r7, #0]
 80099da:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	68fa      	ldr	r2, [r7, #12]
 80099e0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	683a      	ldr	r2, [r7, #0]
 80099e6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	1c5a      	adds	r2, r3, #1
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	601a      	str	r2, [r3, #0]
}
 80099f8:	bf00      	nop
 80099fa:	3714      	adds	r7, #20
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr

08009a04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009a04:	b480      	push	{r7}
 8009a06:	b085      	sub	sp, #20
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	691b      	ldr	r3, [r3, #16]
 8009a10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	687a      	ldr	r2, [r7, #4]
 8009a18:	6892      	ldr	r2, [r2, #8]
 8009a1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	687a      	ldr	r2, [r7, #4]
 8009a22:	6852      	ldr	r2, [r2, #4]
 8009a24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	687a      	ldr	r2, [r7, #4]
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d103      	bne.n	8009a38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	689a      	ldr	r2, [r3, #8]
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	1e5a      	subs	r2, r3, #1
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3714      	adds	r7, #20
 8009a50:	46bd      	mov	sp, r7
 8009a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a56:	4770      	bx	lr

08009a58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d10b      	bne.n	8009a84 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a70:	f383 8811 	msr	BASEPRI, r3
 8009a74:	f3bf 8f6f 	isb	sy
 8009a78:	f3bf 8f4f 	dsb	sy
 8009a7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009a7e:	bf00      	nop
 8009a80:	bf00      	nop
 8009a82:	e7fd      	b.n	8009a80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009a84:	f002 fca8 	bl	800c3d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	681a      	ldr	r2, [r3, #0]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a90:	68f9      	ldr	r1, [r7, #12]
 8009a92:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009a94:	fb01 f303 	mul.w	r3, r1, r3
 8009a98:	441a      	add	r2, r3
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681a      	ldr	r2, [r3, #0]
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681a      	ldr	r2, [r3, #0]
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ab4:	3b01      	subs	r3, #1
 8009ab6:	68f9      	ldr	r1, [r7, #12]
 8009ab8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009aba:	fb01 f303 	mul.w	r3, r1, r3
 8009abe:	441a      	add	r2, r3
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	22ff      	movs	r2, #255	@ 0xff
 8009ac8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	22ff      	movs	r2, #255	@ 0xff
 8009ad0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d114      	bne.n	8009b04 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	691b      	ldr	r3, [r3, #16]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d01a      	beq.n	8009b18 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	3310      	adds	r3, #16
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f001 fc4c 	bl	800b384 <xTaskRemoveFromEventList>
 8009aec:	4603      	mov	r3, r0
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d012      	beq.n	8009b18 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009af2:	4b0d      	ldr	r3, [pc, #52]	@ (8009b28 <xQueueGenericReset+0xd0>)
 8009af4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009af8:	601a      	str	r2, [r3, #0]
 8009afa:	f3bf 8f4f 	dsb	sy
 8009afe:	f3bf 8f6f 	isb	sy
 8009b02:	e009      	b.n	8009b18 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	3310      	adds	r3, #16
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f7ff fef1 	bl	80098f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	3324      	adds	r3, #36	@ 0x24
 8009b12:	4618      	mov	r0, r3
 8009b14:	f7ff feec 	bl	80098f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009b18:	f002 fc90 	bl	800c43c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009b1c:	2301      	movs	r3, #1
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3710      	adds	r7, #16
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}
 8009b26:	bf00      	nop
 8009b28:	e000ed04 	.word	0xe000ed04

08009b2c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b08e      	sub	sp, #56	@ 0x38
 8009b30:	af02      	add	r7, sp, #8
 8009b32:	60f8      	str	r0, [r7, #12]
 8009b34:	60b9      	str	r1, [r7, #8]
 8009b36:	607a      	str	r2, [r7, #4]
 8009b38:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d10b      	bne.n	8009b58 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b44:	f383 8811 	msr	BASEPRI, r3
 8009b48:	f3bf 8f6f 	isb	sy
 8009b4c:	f3bf 8f4f 	dsb	sy
 8009b50:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009b52:	bf00      	nop
 8009b54:	bf00      	nop
 8009b56:	e7fd      	b.n	8009b54 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d10b      	bne.n	8009b76 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b62:	f383 8811 	msr	BASEPRI, r3
 8009b66:	f3bf 8f6f 	isb	sy
 8009b6a:	f3bf 8f4f 	dsb	sy
 8009b6e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009b70:	bf00      	nop
 8009b72:	bf00      	nop
 8009b74:	e7fd      	b.n	8009b72 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d002      	beq.n	8009b82 <xQueueGenericCreateStatic+0x56>
 8009b7c:	68bb      	ldr	r3, [r7, #8]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d001      	beq.n	8009b86 <xQueueGenericCreateStatic+0x5a>
 8009b82:	2301      	movs	r3, #1
 8009b84:	e000      	b.n	8009b88 <xQueueGenericCreateStatic+0x5c>
 8009b86:	2300      	movs	r3, #0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d10b      	bne.n	8009ba4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b90:	f383 8811 	msr	BASEPRI, r3
 8009b94:	f3bf 8f6f 	isb	sy
 8009b98:	f3bf 8f4f 	dsb	sy
 8009b9c:	623b      	str	r3, [r7, #32]
}
 8009b9e:	bf00      	nop
 8009ba0:	bf00      	nop
 8009ba2:	e7fd      	b.n	8009ba0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d102      	bne.n	8009bb0 <xQueueGenericCreateStatic+0x84>
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d101      	bne.n	8009bb4 <xQueueGenericCreateStatic+0x88>
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	e000      	b.n	8009bb6 <xQueueGenericCreateStatic+0x8a>
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d10b      	bne.n	8009bd2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bbe:	f383 8811 	msr	BASEPRI, r3
 8009bc2:	f3bf 8f6f 	isb	sy
 8009bc6:	f3bf 8f4f 	dsb	sy
 8009bca:	61fb      	str	r3, [r7, #28]
}
 8009bcc:	bf00      	nop
 8009bce:	bf00      	nop
 8009bd0:	e7fd      	b.n	8009bce <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009bd2:	2350      	movs	r3, #80	@ 0x50
 8009bd4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	2b50      	cmp	r3, #80	@ 0x50
 8009bda:	d00b      	beq.n	8009bf4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009be0:	f383 8811 	msr	BASEPRI, r3
 8009be4:	f3bf 8f6f 	isb	sy
 8009be8:	f3bf 8f4f 	dsb	sy
 8009bec:	61bb      	str	r3, [r7, #24]
}
 8009bee:	bf00      	nop
 8009bf0:	bf00      	nop
 8009bf2:	e7fd      	b.n	8009bf0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009bf4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d00d      	beq.n	8009c1c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c02:	2201      	movs	r2, #1
 8009c04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009c08:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c0e:	9300      	str	r3, [sp, #0]
 8009c10:	4613      	mov	r3, r2
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	68b9      	ldr	r1, [r7, #8]
 8009c16:	68f8      	ldr	r0, [r7, #12]
 8009c18:	f000 f840 	bl	8009c9c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3730      	adds	r7, #48	@ 0x30
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}

08009c26 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009c26:	b580      	push	{r7, lr}
 8009c28:	b08a      	sub	sp, #40	@ 0x28
 8009c2a:	af02      	add	r7, sp, #8
 8009c2c:	60f8      	str	r0, [r7, #12]
 8009c2e:	60b9      	str	r1, [r7, #8]
 8009c30:	4613      	mov	r3, r2
 8009c32:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d10b      	bne.n	8009c52 <xQueueGenericCreate+0x2c>
	__asm volatile
 8009c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c3e:	f383 8811 	msr	BASEPRI, r3
 8009c42:	f3bf 8f6f 	isb	sy
 8009c46:	f3bf 8f4f 	dsb	sy
 8009c4a:	613b      	str	r3, [r7, #16]
}
 8009c4c:	bf00      	nop
 8009c4e:	bf00      	nop
 8009c50:	e7fd      	b.n	8009c4e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	68ba      	ldr	r2, [r7, #8]
 8009c56:	fb02 f303 	mul.w	r3, r2, r3
 8009c5a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009c5c:	69fb      	ldr	r3, [r7, #28]
 8009c5e:	3350      	adds	r3, #80	@ 0x50
 8009c60:	4618      	mov	r0, r3
 8009c62:	f002 fcdb 	bl	800c61c <pvPortMalloc>
 8009c66:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009c68:	69bb      	ldr	r3, [r7, #24]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d011      	beq.n	8009c92 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009c6e:	69bb      	ldr	r3, [r7, #24]
 8009c70:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	3350      	adds	r3, #80	@ 0x50
 8009c76:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009c78:	69bb      	ldr	r3, [r7, #24]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009c80:	79fa      	ldrb	r2, [r7, #7]
 8009c82:	69bb      	ldr	r3, [r7, #24]
 8009c84:	9300      	str	r3, [sp, #0]
 8009c86:	4613      	mov	r3, r2
 8009c88:	697a      	ldr	r2, [r7, #20]
 8009c8a:	68b9      	ldr	r1, [r7, #8]
 8009c8c:	68f8      	ldr	r0, [r7, #12]
 8009c8e:	f000 f805 	bl	8009c9c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009c92:	69bb      	ldr	r3, [r7, #24]
	}
 8009c94:	4618      	mov	r0, r3
 8009c96:	3720      	adds	r7, #32
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd80      	pop	{r7, pc}

08009c9c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b084      	sub	sp, #16
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	607a      	str	r2, [r7, #4]
 8009ca8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d103      	bne.n	8009cb8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009cb0:	69bb      	ldr	r3, [r7, #24]
 8009cb2:	69ba      	ldr	r2, [r7, #24]
 8009cb4:	601a      	str	r2, [r3, #0]
 8009cb6:	e002      	b.n	8009cbe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009cb8:	69bb      	ldr	r3, [r7, #24]
 8009cba:	687a      	ldr	r2, [r7, #4]
 8009cbc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009cbe:	69bb      	ldr	r3, [r7, #24]
 8009cc0:	68fa      	ldr	r2, [r7, #12]
 8009cc2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009cc4:	69bb      	ldr	r3, [r7, #24]
 8009cc6:	68ba      	ldr	r2, [r7, #8]
 8009cc8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009cca:	2101      	movs	r1, #1
 8009ccc:	69b8      	ldr	r0, [r7, #24]
 8009cce:	f7ff fec3 	bl	8009a58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009cd2:	69bb      	ldr	r3, [r7, #24]
 8009cd4:	78fa      	ldrb	r2, [r7, #3]
 8009cd6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009cda:	bf00      	nop
 8009cdc:	3710      	adds	r7, #16
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bd80      	pop	{r7, pc}

08009ce2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009ce2:	b580      	push	{r7, lr}
 8009ce4:	b08a      	sub	sp, #40	@ 0x28
 8009ce6:	af02      	add	r7, sp, #8
 8009ce8:	60f8      	str	r0, [r7, #12]
 8009cea:	60b9      	str	r1, [r7, #8]
 8009cec:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d10b      	bne.n	8009d0c <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8009cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cf8:	f383 8811 	msr	BASEPRI, r3
 8009cfc:	f3bf 8f6f 	isb	sy
 8009d00:	f3bf 8f4f 	dsb	sy
 8009d04:	61bb      	str	r3, [r7, #24]
}
 8009d06:	bf00      	nop
 8009d08:	bf00      	nop
 8009d0a:	e7fd      	b.n	8009d08 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009d0c:	68ba      	ldr	r2, [r7, #8]
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	429a      	cmp	r2, r3
 8009d12:	d90b      	bls.n	8009d2c <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8009d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d18:	f383 8811 	msr	BASEPRI, r3
 8009d1c:	f3bf 8f6f 	isb	sy
 8009d20:	f3bf 8f4f 	dsb	sy
 8009d24:	617b      	str	r3, [r7, #20]
}
 8009d26:	bf00      	nop
 8009d28:	bf00      	nop
 8009d2a:	e7fd      	b.n	8009d28 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009d2c:	2302      	movs	r3, #2
 8009d2e:	9300      	str	r3, [sp, #0]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2200      	movs	r2, #0
 8009d34:	2100      	movs	r1, #0
 8009d36:	68f8      	ldr	r0, [r7, #12]
 8009d38:	f7ff fef8 	bl	8009b2c <xQueueGenericCreateStatic>
 8009d3c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009d3e:	69fb      	ldr	r3, [r7, #28]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d002      	beq.n	8009d4a <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009d44:	69fb      	ldr	r3, [r7, #28]
 8009d46:	68ba      	ldr	r2, [r7, #8]
 8009d48:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009d4a:	69fb      	ldr	r3, [r7, #28]
	}
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	3720      	adds	r7, #32
 8009d50:	46bd      	mov	sp, r7
 8009d52:	bd80      	pop	{r7, pc}

08009d54 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b086      	sub	sp, #24
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
 8009d5c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d10b      	bne.n	8009d7c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8009d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d68:	f383 8811 	msr	BASEPRI, r3
 8009d6c:	f3bf 8f6f 	isb	sy
 8009d70:	f3bf 8f4f 	dsb	sy
 8009d74:	613b      	str	r3, [r7, #16]
}
 8009d76:	bf00      	nop
 8009d78:	bf00      	nop
 8009d7a:	e7fd      	b.n	8009d78 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009d7c:	683a      	ldr	r2, [r7, #0]
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	429a      	cmp	r2, r3
 8009d82:	d90b      	bls.n	8009d9c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8009d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d88:	f383 8811 	msr	BASEPRI, r3
 8009d8c:	f3bf 8f6f 	isb	sy
 8009d90:	f3bf 8f4f 	dsb	sy
 8009d94:	60fb      	str	r3, [r7, #12]
}
 8009d96:	bf00      	nop
 8009d98:	bf00      	nop
 8009d9a:	e7fd      	b.n	8009d98 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009d9c:	2202      	movs	r2, #2
 8009d9e:	2100      	movs	r1, #0
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	f7ff ff40 	bl	8009c26 <xQueueGenericCreate>
 8009da6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d002      	beq.n	8009db4 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	683a      	ldr	r2, [r7, #0]
 8009db2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009db4:	697b      	ldr	r3, [r7, #20]
	}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3718      	adds	r7, #24
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}
	...

08009dc0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b08e      	sub	sp, #56	@ 0x38
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	60f8      	str	r0, [r7, #12]
 8009dc8:	60b9      	str	r1, [r7, #8]
 8009dca:	607a      	str	r2, [r7, #4]
 8009dcc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d10b      	bne.n	8009df4 <xQueueGenericSend+0x34>
	__asm volatile
 8009ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009de0:	f383 8811 	msr	BASEPRI, r3
 8009de4:	f3bf 8f6f 	isb	sy
 8009de8:	f3bf 8f4f 	dsb	sy
 8009dec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009dee:	bf00      	nop
 8009df0:	bf00      	nop
 8009df2:	e7fd      	b.n	8009df0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d103      	bne.n	8009e02 <xQueueGenericSend+0x42>
 8009dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d101      	bne.n	8009e06 <xQueueGenericSend+0x46>
 8009e02:	2301      	movs	r3, #1
 8009e04:	e000      	b.n	8009e08 <xQueueGenericSend+0x48>
 8009e06:	2300      	movs	r3, #0
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d10b      	bne.n	8009e24 <xQueueGenericSend+0x64>
	__asm volatile
 8009e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e10:	f383 8811 	msr	BASEPRI, r3
 8009e14:	f3bf 8f6f 	isb	sy
 8009e18:	f3bf 8f4f 	dsb	sy
 8009e1c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009e1e:	bf00      	nop
 8009e20:	bf00      	nop
 8009e22:	e7fd      	b.n	8009e20 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	2b02      	cmp	r3, #2
 8009e28:	d103      	bne.n	8009e32 <xQueueGenericSend+0x72>
 8009e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	d101      	bne.n	8009e36 <xQueueGenericSend+0x76>
 8009e32:	2301      	movs	r3, #1
 8009e34:	e000      	b.n	8009e38 <xQueueGenericSend+0x78>
 8009e36:	2300      	movs	r3, #0
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d10b      	bne.n	8009e54 <xQueueGenericSend+0x94>
	__asm volatile
 8009e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e40:	f383 8811 	msr	BASEPRI, r3
 8009e44:	f3bf 8f6f 	isb	sy
 8009e48:	f3bf 8f4f 	dsb	sy
 8009e4c:	623b      	str	r3, [r7, #32]
}
 8009e4e:	bf00      	nop
 8009e50:	bf00      	nop
 8009e52:	e7fd      	b.n	8009e50 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e54:	f001 fc56 	bl	800b704 <xTaskGetSchedulerState>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d102      	bne.n	8009e64 <xQueueGenericSend+0xa4>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d101      	bne.n	8009e68 <xQueueGenericSend+0xa8>
 8009e64:	2301      	movs	r3, #1
 8009e66:	e000      	b.n	8009e6a <xQueueGenericSend+0xaa>
 8009e68:	2300      	movs	r3, #0
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d10b      	bne.n	8009e86 <xQueueGenericSend+0xc6>
	__asm volatile
 8009e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e72:	f383 8811 	msr	BASEPRI, r3
 8009e76:	f3bf 8f6f 	isb	sy
 8009e7a:	f3bf 8f4f 	dsb	sy
 8009e7e:	61fb      	str	r3, [r7, #28]
}
 8009e80:	bf00      	nop
 8009e82:	bf00      	nop
 8009e84:	e7fd      	b.n	8009e82 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e86:	f002 faa7 	bl	800c3d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e92:	429a      	cmp	r2, r3
 8009e94:	d302      	bcc.n	8009e9c <xQueueGenericSend+0xdc>
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	2b02      	cmp	r3, #2
 8009e9a:	d129      	bne.n	8009ef0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009e9c:	683a      	ldr	r2, [r7, #0]
 8009e9e:	68b9      	ldr	r1, [r7, #8]
 8009ea0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ea2:	f000 fc6d 	bl	800a780 <prvCopyDataToQueue>
 8009ea6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d010      	beq.n	8009ed2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb2:	3324      	adds	r3, #36	@ 0x24
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f001 fa65 	bl	800b384 <xTaskRemoveFromEventList>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d013      	beq.n	8009ee8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009ec0:	4b3f      	ldr	r3, [pc, #252]	@ (8009fc0 <xQueueGenericSend+0x200>)
 8009ec2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ec6:	601a      	str	r2, [r3, #0]
 8009ec8:	f3bf 8f4f 	dsb	sy
 8009ecc:	f3bf 8f6f 	isb	sy
 8009ed0:	e00a      	b.n	8009ee8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d007      	beq.n	8009ee8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009ed8:	4b39      	ldr	r3, [pc, #228]	@ (8009fc0 <xQueueGenericSend+0x200>)
 8009eda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ede:	601a      	str	r2, [r3, #0]
 8009ee0:	f3bf 8f4f 	dsb	sy
 8009ee4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009ee8:	f002 faa8 	bl	800c43c <vPortExitCritical>
				return pdPASS;
 8009eec:	2301      	movs	r3, #1
 8009eee:	e063      	b.n	8009fb8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d103      	bne.n	8009efe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ef6:	f002 faa1 	bl	800c43c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009efa:	2300      	movs	r3, #0
 8009efc:	e05c      	b.n	8009fb8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009efe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d106      	bne.n	8009f12 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009f04:	f107 0314 	add.w	r3, r7, #20
 8009f08:	4618      	mov	r0, r3
 8009f0a:	f001 fa9f 	bl	800b44c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009f12:	f002 fa93 	bl	800c43c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009f16:	f001 f80f 	bl	800af38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009f1a:	f002 fa5d 	bl	800c3d8 <vPortEnterCritical>
 8009f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009f24:	b25b      	sxtb	r3, r3
 8009f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f2a:	d103      	bne.n	8009f34 <xQueueGenericSend+0x174>
 8009f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f36:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f3a:	b25b      	sxtb	r3, r3
 8009f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f40:	d103      	bne.n	8009f4a <xQueueGenericSend+0x18a>
 8009f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f44:	2200      	movs	r2, #0
 8009f46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f4a:	f002 fa77 	bl	800c43c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009f4e:	1d3a      	adds	r2, r7, #4
 8009f50:	f107 0314 	add.w	r3, r7, #20
 8009f54:	4611      	mov	r1, r2
 8009f56:	4618      	mov	r0, r3
 8009f58:	f001 fa8e 	bl	800b478 <xTaskCheckForTimeOut>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d124      	bne.n	8009fac <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009f62:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009f64:	f000 fd04 	bl	800a970 <prvIsQueueFull>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d018      	beq.n	8009fa0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f70:	3310      	adds	r3, #16
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	4611      	mov	r1, r2
 8009f76:	4618      	mov	r0, r3
 8009f78:	f001 f9b2 	bl	800b2e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009f7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009f7e:	f000 fc8f 	bl	800a8a0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009f82:	f000 ffe7 	bl	800af54 <xTaskResumeAll>
 8009f86:	4603      	mov	r3, r0
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	f47f af7c 	bne.w	8009e86 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8009fc0 <xQueueGenericSend+0x200>)
 8009f90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f94:	601a      	str	r2, [r3, #0]
 8009f96:	f3bf 8f4f 	dsb	sy
 8009f9a:	f3bf 8f6f 	isb	sy
 8009f9e:	e772      	b.n	8009e86 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009fa0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009fa2:	f000 fc7d 	bl	800a8a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009fa6:	f000 ffd5 	bl	800af54 <xTaskResumeAll>
 8009faa:	e76c      	b.n	8009e86 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009fac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009fae:	f000 fc77 	bl	800a8a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009fb2:	f000 ffcf 	bl	800af54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009fb6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3738      	adds	r7, #56	@ 0x38
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}
 8009fc0:	e000ed04 	.word	0xe000ed04

08009fc4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b090      	sub	sp, #64	@ 0x40
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	60f8      	str	r0, [r7, #12]
 8009fcc:	60b9      	str	r1, [r7, #8]
 8009fce:	607a      	str	r2, [r7, #4]
 8009fd0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d10b      	bne.n	8009ff4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe0:	f383 8811 	msr	BASEPRI, r3
 8009fe4:	f3bf 8f6f 	isb	sy
 8009fe8:	f3bf 8f4f 	dsb	sy
 8009fec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009fee:	bf00      	nop
 8009ff0:	bf00      	nop
 8009ff2:	e7fd      	b.n	8009ff0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d103      	bne.n	800a002 <xQueueGenericSendFromISR+0x3e>
 8009ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d101      	bne.n	800a006 <xQueueGenericSendFromISR+0x42>
 800a002:	2301      	movs	r3, #1
 800a004:	e000      	b.n	800a008 <xQueueGenericSendFromISR+0x44>
 800a006:	2300      	movs	r3, #0
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d10b      	bne.n	800a024 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a00c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a010:	f383 8811 	msr	BASEPRI, r3
 800a014:	f3bf 8f6f 	isb	sy
 800a018:	f3bf 8f4f 	dsb	sy
 800a01c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a01e:	bf00      	nop
 800a020:	bf00      	nop
 800a022:	e7fd      	b.n	800a020 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	2b02      	cmp	r3, #2
 800a028:	d103      	bne.n	800a032 <xQueueGenericSendFromISR+0x6e>
 800a02a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a02c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a02e:	2b01      	cmp	r3, #1
 800a030:	d101      	bne.n	800a036 <xQueueGenericSendFromISR+0x72>
 800a032:	2301      	movs	r3, #1
 800a034:	e000      	b.n	800a038 <xQueueGenericSendFromISR+0x74>
 800a036:	2300      	movs	r3, #0
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d10b      	bne.n	800a054 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a03c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a040:	f383 8811 	msr	BASEPRI, r3
 800a044:	f3bf 8f6f 	isb	sy
 800a048:	f3bf 8f4f 	dsb	sy
 800a04c:	623b      	str	r3, [r7, #32]
}
 800a04e:	bf00      	nop
 800a050:	bf00      	nop
 800a052:	e7fd      	b.n	800a050 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a054:	f002 faa0 	bl	800c598 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a058:	f3ef 8211 	mrs	r2, BASEPRI
 800a05c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a060:	f383 8811 	msr	BASEPRI, r3
 800a064:	f3bf 8f6f 	isb	sy
 800a068:	f3bf 8f4f 	dsb	sy
 800a06c:	61fa      	str	r2, [r7, #28]
 800a06e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a070:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a072:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a076:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a07a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a07c:	429a      	cmp	r2, r3
 800a07e:	d302      	bcc.n	800a086 <xQueueGenericSendFromISR+0xc2>
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	2b02      	cmp	r3, #2
 800a084:	d12f      	bne.n	800a0e6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a088:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a08c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a094:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a096:	683a      	ldr	r2, [r7, #0]
 800a098:	68b9      	ldr	r1, [r7, #8]
 800a09a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a09c:	f000 fb70 	bl	800a780 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a0a0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a0a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0a8:	d112      	bne.n	800a0d0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a0aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d016      	beq.n	800a0e0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a0b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0b4:	3324      	adds	r3, #36	@ 0x24
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	f001 f964 	bl	800b384 <xTaskRemoveFromEventList>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d00e      	beq.n	800a0e0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d00b      	beq.n	800a0e0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2201      	movs	r2, #1
 800a0cc:	601a      	str	r2, [r3, #0]
 800a0ce:	e007      	b.n	800a0e0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a0d0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	b2db      	uxtb	r3, r3
 800a0d8:	b25a      	sxtb	r2, r3
 800a0da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a0e4:	e001      	b.n	800a0ea <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a0ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0ec:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a0ee:	697b      	ldr	r3, [r7, #20]
 800a0f0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a0f4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a0f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	3740      	adds	r7, #64	@ 0x40
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}

0800a100 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b08e      	sub	sp, #56	@ 0x38
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
 800a108:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a10e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a110:	2b00      	cmp	r3, #0
 800a112:	d10b      	bne.n	800a12c <xQueueGiveFromISR+0x2c>
	__asm volatile
 800a114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a118:	f383 8811 	msr	BASEPRI, r3
 800a11c:	f3bf 8f6f 	isb	sy
 800a120:	f3bf 8f4f 	dsb	sy
 800a124:	623b      	str	r3, [r7, #32]
}
 800a126:	bf00      	nop
 800a128:	bf00      	nop
 800a12a:	e7fd      	b.n	800a128 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a12c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a12e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a130:	2b00      	cmp	r3, #0
 800a132:	d00b      	beq.n	800a14c <xQueueGiveFromISR+0x4c>
	__asm volatile
 800a134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a138:	f383 8811 	msr	BASEPRI, r3
 800a13c:	f3bf 8f6f 	isb	sy
 800a140:	f3bf 8f4f 	dsb	sy
 800a144:	61fb      	str	r3, [r7, #28]
}
 800a146:	bf00      	nop
 800a148:	bf00      	nop
 800a14a:	e7fd      	b.n	800a148 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a14c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d103      	bne.n	800a15c <xQueueGiveFromISR+0x5c>
 800a154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d101      	bne.n	800a160 <xQueueGiveFromISR+0x60>
 800a15c:	2301      	movs	r3, #1
 800a15e:	e000      	b.n	800a162 <xQueueGiveFromISR+0x62>
 800a160:	2300      	movs	r3, #0
 800a162:	2b00      	cmp	r3, #0
 800a164:	d10b      	bne.n	800a17e <xQueueGiveFromISR+0x7e>
	__asm volatile
 800a166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a16a:	f383 8811 	msr	BASEPRI, r3
 800a16e:	f3bf 8f6f 	isb	sy
 800a172:	f3bf 8f4f 	dsb	sy
 800a176:	61bb      	str	r3, [r7, #24]
}
 800a178:	bf00      	nop
 800a17a:	bf00      	nop
 800a17c:	e7fd      	b.n	800a17a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a17e:	f002 fa0b 	bl	800c598 <vPortValidateInterruptPriority>
	__asm volatile
 800a182:	f3ef 8211 	mrs	r2, BASEPRI
 800a186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a18a:	f383 8811 	msr	BASEPRI, r3
 800a18e:	f3bf 8f6f 	isb	sy
 800a192:	f3bf 8f4f 	dsb	sy
 800a196:	617a      	str	r2, [r7, #20]
 800a198:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a19a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a19c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a19e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1a2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a1a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d22b      	bcs.n	800a206 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a1ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a1b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a1b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ba:	1c5a      	adds	r2, r3, #1
 800a1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1be:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a1c0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a1c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1c8:	d112      	bne.n	800a1f0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a1ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d016      	beq.n	800a200 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d4:	3324      	adds	r3, #36	@ 0x24
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	f001 f8d4 	bl	800b384 <xTaskRemoveFromEventList>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d00e      	beq.n	800a200 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d00b      	beq.n	800a200 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	2201      	movs	r2, #1
 800a1ec:	601a      	str	r2, [r3, #0]
 800a1ee:	e007      	b.n	800a200 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a1f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	b2db      	uxtb	r3, r3
 800a1f8:	b25a      	sxtb	r2, r3
 800a1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a200:	2301      	movs	r3, #1
 800a202:	637b      	str	r3, [r7, #52]	@ 0x34
 800a204:	e001      	b.n	800a20a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a206:	2300      	movs	r3, #0
 800a208:	637b      	str	r3, [r7, #52]	@ 0x34
 800a20a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a20c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	f383 8811 	msr	BASEPRI, r3
}
 800a214:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3738      	adds	r7, #56	@ 0x38
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b08c      	sub	sp, #48	@ 0x30
 800a224:	af00      	add	r7, sp, #0
 800a226:	60f8      	str	r0, [r7, #12]
 800a228:	60b9      	str	r1, [r7, #8]
 800a22a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a22c:	2300      	movs	r3, #0
 800a22e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a236:	2b00      	cmp	r3, #0
 800a238:	d10b      	bne.n	800a252 <xQueueReceive+0x32>
	__asm volatile
 800a23a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a23e:	f383 8811 	msr	BASEPRI, r3
 800a242:	f3bf 8f6f 	isb	sy
 800a246:	f3bf 8f4f 	dsb	sy
 800a24a:	623b      	str	r3, [r7, #32]
}
 800a24c:	bf00      	nop
 800a24e:	bf00      	nop
 800a250:	e7fd      	b.n	800a24e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d103      	bne.n	800a260 <xQueueReceive+0x40>
 800a258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a25a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d101      	bne.n	800a264 <xQueueReceive+0x44>
 800a260:	2301      	movs	r3, #1
 800a262:	e000      	b.n	800a266 <xQueueReceive+0x46>
 800a264:	2300      	movs	r3, #0
 800a266:	2b00      	cmp	r3, #0
 800a268:	d10b      	bne.n	800a282 <xQueueReceive+0x62>
	__asm volatile
 800a26a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a26e:	f383 8811 	msr	BASEPRI, r3
 800a272:	f3bf 8f6f 	isb	sy
 800a276:	f3bf 8f4f 	dsb	sy
 800a27a:	61fb      	str	r3, [r7, #28]
}
 800a27c:	bf00      	nop
 800a27e:	bf00      	nop
 800a280:	e7fd      	b.n	800a27e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a282:	f001 fa3f 	bl	800b704 <xTaskGetSchedulerState>
 800a286:	4603      	mov	r3, r0
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d102      	bne.n	800a292 <xQueueReceive+0x72>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d101      	bne.n	800a296 <xQueueReceive+0x76>
 800a292:	2301      	movs	r3, #1
 800a294:	e000      	b.n	800a298 <xQueueReceive+0x78>
 800a296:	2300      	movs	r3, #0
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d10b      	bne.n	800a2b4 <xQueueReceive+0x94>
	__asm volatile
 800a29c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2a0:	f383 8811 	msr	BASEPRI, r3
 800a2a4:	f3bf 8f6f 	isb	sy
 800a2a8:	f3bf 8f4f 	dsb	sy
 800a2ac:	61bb      	str	r3, [r7, #24]
}
 800a2ae:	bf00      	nop
 800a2b0:	bf00      	nop
 800a2b2:	e7fd      	b.n	800a2b0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a2b4:	f002 f890 	bl	800c3d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a2b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2bc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d01f      	beq.n	800a304 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a2c4:	68b9      	ldr	r1, [r7, #8]
 800a2c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2c8:	f000 fac4 	bl	800a854 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a2cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ce:	1e5a      	subs	r2, r3, #1
 800a2d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2d2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2d6:	691b      	ldr	r3, [r3, #16]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d00f      	beq.n	800a2fc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2de:	3310      	adds	r3, #16
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	f001 f84f 	bl	800b384 <xTaskRemoveFromEventList>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d007      	beq.n	800a2fc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a2ec:	4b3c      	ldr	r3, [pc, #240]	@ (800a3e0 <xQueueReceive+0x1c0>)
 800a2ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2f2:	601a      	str	r2, [r3, #0]
 800a2f4:	f3bf 8f4f 	dsb	sy
 800a2f8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a2fc:	f002 f89e 	bl	800c43c <vPortExitCritical>
				return pdPASS;
 800a300:	2301      	movs	r3, #1
 800a302:	e069      	b.n	800a3d8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d103      	bne.n	800a312 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a30a:	f002 f897 	bl	800c43c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a30e:	2300      	movs	r3, #0
 800a310:	e062      	b.n	800a3d8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a314:	2b00      	cmp	r3, #0
 800a316:	d106      	bne.n	800a326 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a318:	f107 0310 	add.w	r3, r7, #16
 800a31c:	4618      	mov	r0, r3
 800a31e:	f001 f895 	bl	800b44c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a322:	2301      	movs	r3, #1
 800a324:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a326:	f002 f889 	bl	800c43c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a32a:	f000 fe05 	bl	800af38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a32e:	f002 f853 	bl	800c3d8 <vPortEnterCritical>
 800a332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a334:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a338:	b25b      	sxtb	r3, r3
 800a33a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a33e:	d103      	bne.n	800a348 <xQueueReceive+0x128>
 800a340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a342:	2200      	movs	r2, #0
 800a344:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a34a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a34e:	b25b      	sxtb	r3, r3
 800a350:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a354:	d103      	bne.n	800a35e <xQueueReceive+0x13e>
 800a356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a358:	2200      	movs	r2, #0
 800a35a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a35e:	f002 f86d 	bl	800c43c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a362:	1d3a      	adds	r2, r7, #4
 800a364:	f107 0310 	add.w	r3, r7, #16
 800a368:	4611      	mov	r1, r2
 800a36a:	4618      	mov	r0, r3
 800a36c:	f001 f884 	bl	800b478 <xTaskCheckForTimeOut>
 800a370:	4603      	mov	r3, r0
 800a372:	2b00      	cmp	r3, #0
 800a374:	d123      	bne.n	800a3be <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a376:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a378:	f000 fae4 	bl	800a944 <prvIsQueueEmpty>
 800a37c:	4603      	mov	r3, r0
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d017      	beq.n	800a3b2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a384:	3324      	adds	r3, #36	@ 0x24
 800a386:	687a      	ldr	r2, [r7, #4]
 800a388:	4611      	mov	r1, r2
 800a38a:	4618      	mov	r0, r3
 800a38c:	f000 ffa8 	bl	800b2e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a390:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a392:	f000 fa85 	bl	800a8a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a396:	f000 fddd 	bl	800af54 <xTaskResumeAll>
 800a39a:	4603      	mov	r3, r0
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d189      	bne.n	800a2b4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a3a0:	4b0f      	ldr	r3, [pc, #60]	@ (800a3e0 <xQueueReceive+0x1c0>)
 800a3a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3a6:	601a      	str	r2, [r3, #0]
 800a3a8:	f3bf 8f4f 	dsb	sy
 800a3ac:	f3bf 8f6f 	isb	sy
 800a3b0:	e780      	b.n	800a2b4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a3b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3b4:	f000 fa74 	bl	800a8a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a3b8:	f000 fdcc 	bl	800af54 <xTaskResumeAll>
 800a3bc:	e77a      	b.n	800a2b4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a3be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3c0:	f000 fa6e 	bl	800a8a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a3c4:	f000 fdc6 	bl	800af54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a3c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3ca:	f000 fabb 	bl	800a944 <prvIsQueueEmpty>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	f43f af6f 	beq.w	800a2b4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a3d6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3730      	adds	r7, #48	@ 0x30
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}
 800a3e0:	e000ed04 	.word	0xe000ed04

0800a3e4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b08e      	sub	sp, #56	@ 0x38
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
 800a3ec:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a3fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d10b      	bne.n	800a418 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800a400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a404:	f383 8811 	msr	BASEPRI, r3
 800a408:	f3bf 8f6f 	isb	sy
 800a40c:	f3bf 8f4f 	dsb	sy
 800a410:	623b      	str	r3, [r7, #32]
}
 800a412:	bf00      	nop
 800a414:	bf00      	nop
 800a416:	e7fd      	b.n	800a414 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a41a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d00b      	beq.n	800a438 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800a420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a424:	f383 8811 	msr	BASEPRI, r3
 800a428:	f3bf 8f6f 	isb	sy
 800a42c:	f3bf 8f4f 	dsb	sy
 800a430:	61fb      	str	r3, [r7, #28]
}
 800a432:	bf00      	nop
 800a434:	bf00      	nop
 800a436:	e7fd      	b.n	800a434 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a438:	f001 f964 	bl	800b704 <xTaskGetSchedulerState>
 800a43c:	4603      	mov	r3, r0
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d102      	bne.n	800a448 <xQueueSemaphoreTake+0x64>
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d101      	bne.n	800a44c <xQueueSemaphoreTake+0x68>
 800a448:	2301      	movs	r3, #1
 800a44a:	e000      	b.n	800a44e <xQueueSemaphoreTake+0x6a>
 800a44c:	2300      	movs	r3, #0
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d10b      	bne.n	800a46a <xQueueSemaphoreTake+0x86>
	__asm volatile
 800a452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a456:	f383 8811 	msr	BASEPRI, r3
 800a45a:	f3bf 8f6f 	isb	sy
 800a45e:	f3bf 8f4f 	dsb	sy
 800a462:	61bb      	str	r3, [r7, #24]
}
 800a464:	bf00      	nop
 800a466:	bf00      	nop
 800a468:	e7fd      	b.n	800a466 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a46a:	f001 ffb5 	bl	800c3d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a46e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a472:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a476:	2b00      	cmp	r3, #0
 800a478:	d024      	beq.n	800a4c4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a47a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a47c:	1e5a      	subs	r2, r3, #1
 800a47e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a480:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d104      	bne.n	800a494 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a48a:	f001 fab5 	bl	800b9f8 <pvTaskIncrementMutexHeldCount>
 800a48e:	4602      	mov	r2, r0
 800a490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a492:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a496:	691b      	ldr	r3, [r3, #16]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d00f      	beq.n	800a4bc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a49c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a49e:	3310      	adds	r3, #16
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	f000 ff6f 	bl	800b384 <xTaskRemoveFromEventList>
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d007      	beq.n	800a4bc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a4ac:	4b54      	ldr	r3, [pc, #336]	@ (800a600 <xQueueSemaphoreTake+0x21c>)
 800a4ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4b2:	601a      	str	r2, [r3, #0]
 800a4b4:	f3bf 8f4f 	dsb	sy
 800a4b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a4bc:	f001 ffbe 	bl	800c43c <vPortExitCritical>
				return pdPASS;
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	e098      	b.n	800a5f6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d112      	bne.n	800a4f0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a4ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d00b      	beq.n	800a4e8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800a4d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4d4:	f383 8811 	msr	BASEPRI, r3
 800a4d8:	f3bf 8f6f 	isb	sy
 800a4dc:	f3bf 8f4f 	dsb	sy
 800a4e0:	617b      	str	r3, [r7, #20]
}
 800a4e2:	bf00      	nop
 800a4e4:	bf00      	nop
 800a4e6:	e7fd      	b.n	800a4e4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a4e8:	f001 ffa8 	bl	800c43c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	e082      	b.n	800a5f6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a4f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d106      	bne.n	800a504 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a4f6:	f107 030c 	add.w	r3, r7, #12
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	f000 ffa6 	bl	800b44c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a500:	2301      	movs	r3, #1
 800a502:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a504:	f001 ff9a 	bl	800c43c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a508:	f000 fd16 	bl	800af38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a50c:	f001 ff64 	bl	800c3d8 <vPortEnterCritical>
 800a510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a512:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a516:	b25b      	sxtb	r3, r3
 800a518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a51c:	d103      	bne.n	800a526 <xQueueSemaphoreTake+0x142>
 800a51e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a520:	2200      	movs	r2, #0
 800a522:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a528:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a52c:	b25b      	sxtb	r3, r3
 800a52e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a532:	d103      	bne.n	800a53c <xQueueSemaphoreTake+0x158>
 800a534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a536:	2200      	movs	r2, #0
 800a538:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a53c:	f001 ff7e 	bl	800c43c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a540:	463a      	mov	r2, r7
 800a542:	f107 030c 	add.w	r3, r7, #12
 800a546:	4611      	mov	r1, r2
 800a548:	4618      	mov	r0, r3
 800a54a:	f000 ff95 	bl	800b478 <xTaskCheckForTimeOut>
 800a54e:	4603      	mov	r3, r0
 800a550:	2b00      	cmp	r3, #0
 800a552:	d132      	bne.n	800a5ba <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a554:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a556:	f000 f9f5 	bl	800a944 <prvIsQueueEmpty>
 800a55a:	4603      	mov	r3, r0
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d026      	beq.n	800a5ae <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d109      	bne.n	800a57c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800a568:	f001 ff36 	bl	800c3d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a56c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a56e:	689b      	ldr	r3, [r3, #8]
 800a570:	4618      	mov	r0, r3
 800a572:	f001 f8e5 	bl	800b740 <xTaskPriorityInherit>
 800a576:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800a578:	f001 ff60 	bl	800c43c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a57c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a57e:	3324      	adds	r3, #36	@ 0x24
 800a580:	683a      	ldr	r2, [r7, #0]
 800a582:	4611      	mov	r1, r2
 800a584:	4618      	mov	r0, r3
 800a586:	f000 feab 	bl	800b2e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a58a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a58c:	f000 f988 	bl	800a8a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a590:	f000 fce0 	bl	800af54 <xTaskResumeAll>
 800a594:	4603      	mov	r3, r0
 800a596:	2b00      	cmp	r3, #0
 800a598:	f47f af67 	bne.w	800a46a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800a59c:	4b18      	ldr	r3, [pc, #96]	@ (800a600 <xQueueSemaphoreTake+0x21c>)
 800a59e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5a2:	601a      	str	r2, [r3, #0]
 800a5a4:	f3bf 8f4f 	dsb	sy
 800a5a8:	f3bf 8f6f 	isb	sy
 800a5ac:	e75d      	b.n	800a46a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a5ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5b0:	f000 f976 	bl	800a8a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a5b4:	f000 fcce 	bl	800af54 <xTaskResumeAll>
 800a5b8:	e757      	b.n	800a46a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a5ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5bc:	f000 f970 	bl	800a8a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a5c0:	f000 fcc8 	bl	800af54 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a5c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5c6:	f000 f9bd 	bl	800a944 <prvIsQueueEmpty>
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	f43f af4c 	beq.w	800a46a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a5d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d00d      	beq.n	800a5f4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800a5d8:	f001 fefe 	bl	800c3d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a5dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5de:	f000 f8b7 	bl	800a750 <prvGetDisinheritPriorityAfterTimeout>
 800a5e2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a5e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e6:	689b      	ldr	r3, [r3, #8]
 800a5e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f001 f980 	bl	800b8f0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a5f0:	f001 ff24 	bl	800c43c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a5f4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3738      	adds	r7, #56	@ 0x38
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}
 800a5fe:	bf00      	nop
 800a600:	e000ed04 	.word	0xe000ed04

0800a604 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b08e      	sub	sp, #56	@ 0x38
 800a608:	af00      	add	r7, sp, #0
 800a60a:	60f8      	str	r0, [r7, #12]
 800a60c:	60b9      	str	r1, [r7, #8]
 800a60e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a616:	2b00      	cmp	r3, #0
 800a618:	d10b      	bne.n	800a632 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800a61a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a61e:	f383 8811 	msr	BASEPRI, r3
 800a622:	f3bf 8f6f 	isb	sy
 800a626:	f3bf 8f4f 	dsb	sy
 800a62a:	623b      	str	r3, [r7, #32]
}
 800a62c:	bf00      	nop
 800a62e:	bf00      	nop
 800a630:	e7fd      	b.n	800a62e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d103      	bne.n	800a640 <xQueueReceiveFromISR+0x3c>
 800a638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a63a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d101      	bne.n	800a644 <xQueueReceiveFromISR+0x40>
 800a640:	2301      	movs	r3, #1
 800a642:	e000      	b.n	800a646 <xQueueReceiveFromISR+0x42>
 800a644:	2300      	movs	r3, #0
 800a646:	2b00      	cmp	r3, #0
 800a648:	d10b      	bne.n	800a662 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800a64a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a64e:	f383 8811 	msr	BASEPRI, r3
 800a652:	f3bf 8f6f 	isb	sy
 800a656:	f3bf 8f4f 	dsb	sy
 800a65a:	61fb      	str	r3, [r7, #28]
}
 800a65c:	bf00      	nop
 800a65e:	bf00      	nop
 800a660:	e7fd      	b.n	800a65e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a662:	f001 ff99 	bl	800c598 <vPortValidateInterruptPriority>
	__asm volatile
 800a666:	f3ef 8211 	mrs	r2, BASEPRI
 800a66a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a66e:	f383 8811 	msr	BASEPRI, r3
 800a672:	f3bf 8f6f 	isb	sy
 800a676:	f3bf 8f4f 	dsb	sy
 800a67a:	61ba      	str	r2, [r7, #24]
 800a67c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a67e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a680:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a686:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d02f      	beq.n	800a6ee <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a68e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a690:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a694:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a698:	68b9      	ldr	r1, [r7, #8]
 800a69a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a69c:	f000 f8da 	bl	800a854 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a6a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6a2:	1e5a      	subs	r2, r3, #1
 800a6a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a6a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a6ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6b0:	d112      	bne.n	800a6d8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a6b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b4:	691b      	ldr	r3, [r3, #16]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d016      	beq.n	800a6e8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a6ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6bc:	3310      	adds	r3, #16
 800a6be:	4618      	mov	r0, r3
 800a6c0:	f000 fe60 	bl	800b384 <xTaskRemoveFromEventList>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d00e      	beq.n	800a6e8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00b      	beq.n	800a6e8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	601a      	str	r2, [r3, #0]
 800a6d6:	e007      	b.n	800a6e8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a6d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6dc:	3301      	adds	r3, #1
 800a6de:	b2db      	uxtb	r3, r3
 800a6e0:	b25a      	sxtb	r2, r3
 800a6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6ec:	e001      	b.n	800a6f2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6f4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a6f6:	693b      	ldr	r3, [r7, #16]
 800a6f8:	f383 8811 	msr	BASEPRI, r3
}
 800a6fc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a6fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a700:	4618      	mov	r0, r3
 800a702:	3738      	adds	r7, #56	@ 0x38
 800a704:	46bd      	mov	sp, r7
 800a706:	bd80      	pop	{r7, pc}

0800a708 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b084      	sub	sp, #16
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d10b      	bne.n	800a732 <vQueueDelete+0x2a>
	__asm volatile
 800a71a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a71e:	f383 8811 	msr	BASEPRI, r3
 800a722:	f3bf 8f6f 	isb	sy
 800a726:	f3bf 8f4f 	dsb	sy
 800a72a:	60bb      	str	r3, [r7, #8]
}
 800a72c:	bf00      	nop
 800a72e:	bf00      	nop
 800a730:	e7fd      	b.n	800a72e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a732:	68f8      	ldr	r0, [r7, #12]
 800a734:	f000 f95e 	bl	800a9f4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d102      	bne.n	800a748 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800a742:	68f8      	ldr	r0, [r7, #12]
 800a744:	f002 f838 	bl	800c7b8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a748:	bf00      	nop
 800a74a:	3710      	adds	r7, #16
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a750:	b480      	push	{r7}
 800a752:	b085      	sub	sp, #20
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d006      	beq.n	800a76e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800a76a:	60fb      	str	r3, [r7, #12]
 800a76c:	e001      	b.n	800a772 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a76e:	2300      	movs	r3, #0
 800a770:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a772:	68fb      	ldr	r3, [r7, #12]
	}
 800a774:	4618      	mov	r0, r3
 800a776:	3714      	adds	r7, #20
 800a778:	46bd      	mov	sp, r7
 800a77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77e:	4770      	bx	lr

0800a780 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b086      	sub	sp, #24
 800a784:	af00      	add	r7, sp, #0
 800a786:	60f8      	str	r0, [r7, #12]
 800a788:	60b9      	str	r1, [r7, #8]
 800a78a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a78c:	2300      	movs	r3, #0
 800a78e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a794:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d10d      	bne.n	800a7ba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d14d      	bne.n	800a842 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	f001 f830 	bl	800b810 <xTaskPriorityDisinherit>
 800a7b0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	609a      	str	r2, [r3, #8]
 800a7b8:	e043      	b.n	800a842 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d119      	bne.n	800a7f4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	6858      	ldr	r0, [r3, #4]
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	68b9      	ldr	r1, [r7, #8]
 800a7cc:	f002 fa74 	bl	800ccb8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	685a      	ldr	r2, [r3, #4]
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7d8:	441a      	add	r2, r3
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	685a      	ldr	r2, [r3, #4]
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	689b      	ldr	r3, [r3, #8]
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d32b      	bcc.n	800a842 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	681a      	ldr	r2, [r3, #0]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	605a      	str	r2, [r3, #4]
 800a7f2:	e026      	b.n	800a842 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	68d8      	ldr	r0, [r3, #12]
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7fc:	461a      	mov	r2, r3
 800a7fe:	68b9      	ldr	r1, [r7, #8]
 800a800:	f002 fa5a 	bl	800ccb8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	68da      	ldr	r2, [r3, #12]
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a80c:	425b      	negs	r3, r3
 800a80e:	441a      	add	r2, r3
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	68da      	ldr	r2, [r3, #12]
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d207      	bcs.n	800a830 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	689a      	ldr	r2, [r3, #8]
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a828:	425b      	negs	r3, r3
 800a82a:	441a      	add	r2, r3
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2b02      	cmp	r3, #2
 800a834:	d105      	bne.n	800a842 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a836:	693b      	ldr	r3, [r7, #16]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d002      	beq.n	800a842 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a83c:	693b      	ldr	r3, [r7, #16]
 800a83e:	3b01      	subs	r3, #1
 800a840:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a842:	693b      	ldr	r3, [r7, #16]
 800a844:	1c5a      	adds	r2, r3, #1
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a84a:	697b      	ldr	r3, [r7, #20]
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	3718      	adds	r7, #24
 800a850:	46bd      	mov	sp, r7
 800a852:	bd80      	pop	{r7, pc}

0800a854 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b082      	sub	sp, #8
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
 800a85c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a862:	2b00      	cmp	r3, #0
 800a864:	d018      	beq.n	800a898 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	68da      	ldr	r2, [r3, #12]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a86e:	441a      	add	r2, r3
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	68da      	ldr	r2, [r3, #12]
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	689b      	ldr	r3, [r3, #8]
 800a87c:	429a      	cmp	r2, r3
 800a87e:	d303      	bcc.n	800a888 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681a      	ldr	r2, [r3, #0]
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	68d9      	ldr	r1, [r3, #12]
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a890:	461a      	mov	r2, r3
 800a892:	6838      	ldr	r0, [r7, #0]
 800a894:	f002 fa10 	bl	800ccb8 <memcpy>
	}
}
 800a898:	bf00      	nop
 800a89a:	3708      	adds	r7, #8
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}

0800a8a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b084      	sub	sp, #16
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a8a8:	f001 fd96 	bl	800c3d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a8b2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a8b4:	e011      	b.n	800a8da <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d012      	beq.n	800a8e4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	3324      	adds	r3, #36	@ 0x24
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f000 fd5e 	bl	800b384 <xTaskRemoveFromEventList>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d001      	beq.n	800a8d2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a8ce:	f000 fe37 	bl	800b540 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a8d2:	7bfb      	ldrb	r3, [r7, #15]
 800a8d4:	3b01      	subs	r3, #1
 800a8d6:	b2db      	uxtb	r3, r3
 800a8d8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a8da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	dce9      	bgt.n	800a8b6 <prvUnlockQueue+0x16>
 800a8e2:	e000      	b.n	800a8e6 <prvUnlockQueue+0x46>
					break;
 800a8e4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	22ff      	movs	r2, #255	@ 0xff
 800a8ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a8ee:	f001 fda5 	bl	800c43c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a8f2:	f001 fd71 	bl	800c3d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a8fc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a8fe:	e011      	b.n	800a924 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	691b      	ldr	r3, [r3, #16]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d012      	beq.n	800a92e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	3310      	adds	r3, #16
 800a90c:	4618      	mov	r0, r3
 800a90e:	f000 fd39 	bl	800b384 <xTaskRemoveFromEventList>
 800a912:	4603      	mov	r3, r0
 800a914:	2b00      	cmp	r3, #0
 800a916:	d001      	beq.n	800a91c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a918:	f000 fe12 	bl	800b540 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a91c:	7bbb      	ldrb	r3, [r7, #14]
 800a91e:	3b01      	subs	r3, #1
 800a920:	b2db      	uxtb	r3, r3
 800a922:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a924:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	dce9      	bgt.n	800a900 <prvUnlockQueue+0x60>
 800a92c:	e000      	b.n	800a930 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a92e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	22ff      	movs	r2, #255	@ 0xff
 800a934:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a938:	f001 fd80 	bl	800c43c <vPortExitCritical>
}
 800a93c:	bf00      	nop
 800a93e:	3710      	adds	r7, #16
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}

0800a944 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a944:	b580      	push	{r7, lr}
 800a946:	b084      	sub	sp, #16
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a94c:	f001 fd44 	bl	800c3d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a954:	2b00      	cmp	r3, #0
 800a956:	d102      	bne.n	800a95e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a958:	2301      	movs	r3, #1
 800a95a:	60fb      	str	r3, [r7, #12]
 800a95c:	e001      	b.n	800a962 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a95e:	2300      	movs	r3, #0
 800a960:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a962:	f001 fd6b 	bl	800c43c <vPortExitCritical>

	return xReturn;
 800a966:	68fb      	ldr	r3, [r7, #12]
}
 800a968:	4618      	mov	r0, r3
 800a96a:	3710      	adds	r7, #16
 800a96c:	46bd      	mov	sp, r7
 800a96e:	bd80      	pop	{r7, pc}

0800a970 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a978:	f001 fd2e 	bl	800c3d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a984:	429a      	cmp	r2, r3
 800a986:	d102      	bne.n	800a98e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a988:	2301      	movs	r3, #1
 800a98a:	60fb      	str	r3, [r7, #12]
 800a98c:	e001      	b.n	800a992 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a98e:	2300      	movs	r3, #0
 800a990:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a992:	f001 fd53 	bl	800c43c <vPortExitCritical>

	return xReturn;
 800a996:	68fb      	ldr	r3, [r7, #12]
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3710      	adds	r7, #16
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd80      	pop	{r7, pc}

0800a9a0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b085      	sub	sp, #20
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
 800a9a8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	60fb      	str	r3, [r7, #12]
 800a9ae:	e014      	b.n	800a9da <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a9b0:	4a0f      	ldr	r2, [pc, #60]	@ (800a9f0 <vQueueAddToRegistry+0x50>)
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d10b      	bne.n	800a9d4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a9bc:	490c      	ldr	r1, [pc, #48]	@ (800a9f0 <vQueueAddToRegistry+0x50>)
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	683a      	ldr	r2, [r7, #0]
 800a9c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a9c6:	4a0a      	ldr	r2, [pc, #40]	@ (800a9f0 <vQueueAddToRegistry+0x50>)
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	00db      	lsls	r3, r3, #3
 800a9cc:	4413      	add	r3, r2
 800a9ce:	687a      	ldr	r2, [r7, #4]
 800a9d0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a9d2:	e006      	b.n	800a9e2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	3301      	adds	r3, #1
 800a9d8:	60fb      	str	r3, [r7, #12]
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	2b07      	cmp	r3, #7
 800a9de:	d9e7      	bls.n	800a9b0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a9e0:	bf00      	nop
 800a9e2:	bf00      	nop
 800a9e4:	3714      	adds	r7, #20
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ec:	4770      	bx	lr
 800a9ee:	bf00      	nop
 800a9f0:	20000d4c 	.word	0x20000d4c

0800a9f4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a9f4:	b480      	push	{r7}
 800a9f6:	b085      	sub	sp, #20
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	60fb      	str	r3, [r7, #12]
 800aa00:	e016      	b.n	800aa30 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800aa02:	4a10      	ldr	r2, [pc, #64]	@ (800aa44 <vQueueUnregisterQueue+0x50>)
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	00db      	lsls	r3, r3, #3
 800aa08:	4413      	add	r3, r2
 800aa0a:	685b      	ldr	r3, [r3, #4]
 800aa0c:	687a      	ldr	r2, [r7, #4]
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	d10b      	bne.n	800aa2a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800aa12:	4a0c      	ldr	r2, [pc, #48]	@ (800aa44 <vQueueUnregisterQueue+0x50>)
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	2100      	movs	r1, #0
 800aa18:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800aa1c:	4a09      	ldr	r2, [pc, #36]	@ (800aa44 <vQueueUnregisterQueue+0x50>)
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	00db      	lsls	r3, r3, #3
 800aa22:	4413      	add	r3, r2
 800aa24:	2200      	movs	r2, #0
 800aa26:	605a      	str	r2, [r3, #4]
				break;
 800aa28:	e006      	b.n	800aa38 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	3301      	adds	r3, #1
 800aa2e:	60fb      	str	r3, [r7, #12]
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	2b07      	cmp	r3, #7
 800aa34:	d9e5      	bls.n	800aa02 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800aa36:	bf00      	nop
 800aa38:	bf00      	nop
 800aa3a:	3714      	adds	r7, #20
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa42:	4770      	bx	lr
 800aa44:	20000d4c 	.word	0x20000d4c

0800aa48 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b086      	sub	sp, #24
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	60f8      	str	r0, [r7, #12]
 800aa50:	60b9      	str	r1, [r7, #8]
 800aa52:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800aa58:	f001 fcbe 	bl	800c3d8 <vPortEnterCritical>
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aa62:	b25b      	sxtb	r3, r3
 800aa64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa68:	d103      	bne.n	800aa72 <vQueueWaitForMessageRestricted+0x2a>
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aa72:	697b      	ldr	r3, [r7, #20]
 800aa74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa78:	b25b      	sxtb	r3, r3
 800aa7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa7e:	d103      	bne.n	800aa88 <vQueueWaitForMessageRestricted+0x40>
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	2200      	movs	r2, #0
 800aa84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aa88:	f001 fcd8 	bl	800c43c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d106      	bne.n	800aaa2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800aa94:	697b      	ldr	r3, [r7, #20]
 800aa96:	3324      	adds	r3, #36	@ 0x24
 800aa98:	687a      	ldr	r2, [r7, #4]
 800aa9a:	68b9      	ldr	r1, [r7, #8]
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f000 fc45 	bl	800b32c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800aaa2:	6978      	ldr	r0, [r7, #20]
 800aaa4:	f7ff fefc 	bl	800a8a0 <prvUnlockQueue>
	}
 800aaa8:	bf00      	nop
 800aaaa:	3718      	adds	r7, #24
 800aaac:	46bd      	mov	sp, r7
 800aaae:	bd80      	pop	{r7, pc}

0800aab0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b08e      	sub	sp, #56	@ 0x38
 800aab4:	af04      	add	r7, sp, #16
 800aab6:	60f8      	str	r0, [r7, #12]
 800aab8:	60b9      	str	r1, [r7, #8]
 800aaba:	607a      	str	r2, [r7, #4]
 800aabc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800aabe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d10b      	bne.n	800aadc <xTaskCreateStatic+0x2c>
	__asm volatile
 800aac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aac8:	f383 8811 	msr	BASEPRI, r3
 800aacc:	f3bf 8f6f 	isb	sy
 800aad0:	f3bf 8f4f 	dsb	sy
 800aad4:	623b      	str	r3, [r7, #32]
}
 800aad6:	bf00      	nop
 800aad8:	bf00      	nop
 800aada:	e7fd      	b.n	800aad8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800aadc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d10b      	bne.n	800aafa <xTaskCreateStatic+0x4a>
	__asm volatile
 800aae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae6:	f383 8811 	msr	BASEPRI, r3
 800aaea:	f3bf 8f6f 	isb	sy
 800aaee:	f3bf 8f4f 	dsb	sy
 800aaf2:	61fb      	str	r3, [r7, #28]
}
 800aaf4:	bf00      	nop
 800aaf6:	bf00      	nop
 800aaf8:	e7fd      	b.n	800aaf6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800aafa:	235c      	movs	r3, #92	@ 0x5c
 800aafc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800aafe:	693b      	ldr	r3, [r7, #16]
 800ab00:	2b5c      	cmp	r3, #92	@ 0x5c
 800ab02:	d00b      	beq.n	800ab1c <xTaskCreateStatic+0x6c>
	__asm volatile
 800ab04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab08:	f383 8811 	msr	BASEPRI, r3
 800ab0c:	f3bf 8f6f 	isb	sy
 800ab10:	f3bf 8f4f 	dsb	sy
 800ab14:	61bb      	str	r3, [r7, #24]
}
 800ab16:	bf00      	nop
 800ab18:	bf00      	nop
 800ab1a:	e7fd      	b.n	800ab18 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ab1c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ab1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d01e      	beq.n	800ab62 <xTaskCreateStatic+0xb2>
 800ab24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d01b      	beq.n	800ab62 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ab2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab2c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ab2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab32:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ab34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab36:	2202      	movs	r2, #2
 800ab38:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	9303      	str	r3, [sp, #12]
 800ab40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab42:	9302      	str	r3, [sp, #8]
 800ab44:	f107 0314 	add.w	r3, r7, #20
 800ab48:	9301      	str	r3, [sp, #4]
 800ab4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab4c:	9300      	str	r3, [sp, #0]
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	687a      	ldr	r2, [r7, #4]
 800ab52:	68b9      	ldr	r1, [r7, #8]
 800ab54:	68f8      	ldr	r0, [r7, #12]
 800ab56:	f000 f850 	bl	800abfa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ab5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ab5c:	f000 f8de 	bl	800ad1c <prvAddNewTaskToReadyList>
 800ab60:	e001      	b.n	800ab66 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800ab62:	2300      	movs	r3, #0
 800ab64:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ab66:	697b      	ldr	r3, [r7, #20]
	}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	3728      	adds	r7, #40	@ 0x28
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}

0800ab70 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b08c      	sub	sp, #48	@ 0x30
 800ab74:	af04      	add	r7, sp, #16
 800ab76:	60f8      	str	r0, [r7, #12]
 800ab78:	60b9      	str	r1, [r7, #8]
 800ab7a:	603b      	str	r3, [r7, #0]
 800ab7c:	4613      	mov	r3, r2
 800ab7e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ab80:	88fb      	ldrh	r3, [r7, #6]
 800ab82:	009b      	lsls	r3, r3, #2
 800ab84:	4618      	mov	r0, r3
 800ab86:	f001 fd49 	bl	800c61c <pvPortMalloc>
 800ab8a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d00e      	beq.n	800abb0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ab92:	205c      	movs	r0, #92	@ 0x5c
 800ab94:	f001 fd42 	bl	800c61c <pvPortMalloc>
 800ab98:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ab9a:	69fb      	ldr	r3, [r7, #28]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d003      	beq.n	800aba8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aba0:	69fb      	ldr	r3, [r7, #28]
 800aba2:	697a      	ldr	r2, [r7, #20]
 800aba4:	631a      	str	r2, [r3, #48]	@ 0x30
 800aba6:	e005      	b.n	800abb4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aba8:	6978      	ldr	r0, [r7, #20]
 800abaa:	f001 fe05 	bl	800c7b8 <vPortFree>
 800abae:	e001      	b.n	800abb4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800abb0:	2300      	movs	r3, #0
 800abb2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800abb4:	69fb      	ldr	r3, [r7, #28]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d017      	beq.n	800abea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800abba:	69fb      	ldr	r3, [r7, #28]
 800abbc:	2200      	movs	r2, #0
 800abbe:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800abc2:	88fa      	ldrh	r2, [r7, #6]
 800abc4:	2300      	movs	r3, #0
 800abc6:	9303      	str	r3, [sp, #12]
 800abc8:	69fb      	ldr	r3, [r7, #28]
 800abca:	9302      	str	r3, [sp, #8]
 800abcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abce:	9301      	str	r3, [sp, #4]
 800abd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abd2:	9300      	str	r3, [sp, #0]
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	68b9      	ldr	r1, [r7, #8]
 800abd8:	68f8      	ldr	r0, [r7, #12]
 800abda:	f000 f80e 	bl	800abfa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800abde:	69f8      	ldr	r0, [r7, #28]
 800abe0:	f000 f89c 	bl	800ad1c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800abe4:	2301      	movs	r3, #1
 800abe6:	61bb      	str	r3, [r7, #24]
 800abe8:	e002      	b.n	800abf0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800abea:	f04f 33ff 	mov.w	r3, #4294967295
 800abee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800abf0:	69bb      	ldr	r3, [r7, #24]
	}
 800abf2:	4618      	mov	r0, r3
 800abf4:	3720      	adds	r7, #32
 800abf6:	46bd      	mov	sp, r7
 800abf8:	bd80      	pop	{r7, pc}

0800abfa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800abfa:	b580      	push	{r7, lr}
 800abfc:	b088      	sub	sp, #32
 800abfe:	af00      	add	r7, sp, #0
 800ac00:	60f8      	str	r0, [r7, #12]
 800ac02:	60b9      	str	r1, [r7, #8]
 800ac04:	607a      	str	r2, [r7, #4]
 800ac06:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ac08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac0a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	009b      	lsls	r3, r3, #2
 800ac10:	461a      	mov	r2, r3
 800ac12:	21a5      	movs	r1, #165	@ 0xa5
 800ac14:	f001 ffc8 	bl	800cba8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ac18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac22:	3b01      	subs	r3, #1
 800ac24:	009b      	lsls	r3, r3, #2
 800ac26:	4413      	add	r3, r2
 800ac28:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ac2a:	69bb      	ldr	r3, [r7, #24]
 800ac2c:	f023 0307 	bic.w	r3, r3, #7
 800ac30:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ac32:	69bb      	ldr	r3, [r7, #24]
 800ac34:	f003 0307 	and.w	r3, r3, #7
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d00b      	beq.n	800ac54 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800ac3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac40:	f383 8811 	msr	BASEPRI, r3
 800ac44:	f3bf 8f6f 	isb	sy
 800ac48:	f3bf 8f4f 	dsb	sy
 800ac4c:	617b      	str	r3, [r7, #20]
}
 800ac4e:	bf00      	nop
 800ac50:	bf00      	nop
 800ac52:	e7fd      	b.n	800ac50 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d01f      	beq.n	800ac9a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	61fb      	str	r3, [r7, #28]
 800ac5e:	e012      	b.n	800ac86 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ac60:	68ba      	ldr	r2, [r7, #8]
 800ac62:	69fb      	ldr	r3, [r7, #28]
 800ac64:	4413      	add	r3, r2
 800ac66:	7819      	ldrb	r1, [r3, #0]
 800ac68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac6a:	69fb      	ldr	r3, [r7, #28]
 800ac6c:	4413      	add	r3, r2
 800ac6e:	3334      	adds	r3, #52	@ 0x34
 800ac70:	460a      	mov	r2, r1
 800ac72:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ac74:	68ba      	ldr	r2, [r7, #8]
 800ac76:	69fb      	ldr	r3, [r7, #28]
 800ac78:	4413      	add	r3, r2
 800ac7a:	781b      	ldrb	r3, [r3, #0]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d006      	beq.n	800ac8e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ac80:	69fb      	ldr	r3, [r7, #28]
 800ac82:	3301      	adds	r3, #1
 800ac84:	61fb      	str	r3, [r7, #28]
 800ac86:	69fb      	ldr	r3, [r7, #28]
 800ac88:	2b0f      	cmp	r3, #15
 800ac8a:	d9e9      	bls.n	800ac60 <prvInitialiseNewTask+0x66>
 800ac8c:	e000      	b.n	800ac90 <prvInitialiseNewTask+0x96>
			{
				break;
 800ac8e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ac90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac92:	2200      	movs	r2, #0
 800ac94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ac98:	e003      	b.n	800aca2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ac9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800aca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca4:	2b37      	cmp	r3, #55	@ 0x37
 800aca6:	d901      	bls.n	800acac <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800aca8:	2337      	movs	r3, #55	@ 0x37
 800acaa:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800acac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800acb0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800acb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800acb6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800acb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acba:	2200      	movs	r2, #0
 800acbc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800acbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc0:	3304      	adds	r3, #4
 800acc2:	4618      	mov	r0, r3
 800acc4:	f7fe fe34 	bl	8009930 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800acc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acca:	3318      	adds	r3, #24
 800accc:	4618      	mov	r0, r3
 800acce:	f7fe fe2f 	bl	8009930 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800acd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800acd6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800acd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acda:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800acde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ace0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ace2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ace4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ace6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ace8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acea:	2200      	movs	r2, #0
 800acec:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800acee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acf0:	2200      	movs	r2, #0
 800acf2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800acf6:	683a      	ldr	r2, [r7, #0]
 800acf8:	68f9      	ldr	r1, [r7, #12]
 800acfa:	69b8      	ldr	r0, [r7, #24]
 800acfc:	f001 fa3e 	bl	800c17c <pxPortInitialiseStack>
 800ad00:	4602      	mov	r2, r0
 800ad02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad04:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ad06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d002      	beq.n	800ad12 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ad0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ad12:	bf00      	nop
 800ad14:	3720      	adds	r7, #32
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}
	...

0800ad1c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b082      	sub	sp, #8
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ad24:	f001 fb58 	bl	800c3d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ad28:	4b2d      	ldr	r3, [pc, #180]	@ (800ade0 <prvAddNewTaskToReadyList+0xc4>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	3301      	adds	r3, #1
 800ad2e:	4a2c      	ldr	r2, [pc, #176]	@ (800ade0 <prvAddNewTaskToReadyList+0xc4>)
 800ad30:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ad32:	4b2c      	ldr	r3, [pc, #176]	@ (800ade4 <prvAddNewTaskToReadyList+0xc8>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d109      	bne.n	800ad4e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ad3a:	4a2a      	ldr	r2, [pc, #168]	@ (800ade4 <prvAddNewTaskToReadyList+0xc8>)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ad40:	4b27      	ldr	r3, [pc, #156]	@ (800ade0 <prvAddNewTaskToReadyList+0xc4>)
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	2b01      	cmp	r3, #1
 800ad46:	d110      	bne.n	800ad6a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ad48:	f000 fc1e 	bl	800b588 <prvInitialiseTaskLists>
 800ad4c:	e00d      	b.n	800ad6a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ad4e:	4b26      	ldr	r3, [pc, #152]	@ (800ade8 <prvAddNewTaskToReadyList+0xcc>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d109      	bne.n	800ad6a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ad56:	4b23      	ldr	r3, [pc, #140]	@ (800ade4 <prvAddNewTaskToReadyList+0xc8>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad60:	429a      	cmp	r2, r3
 800ad62:	d802      	bhi.n	800ad6a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ad64:	4a1f      	ldr	r2, [pc, #124]	@ (800ade4 <prvAddNewTaskToReadyList+0xc8>)
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ad6a:	4b20      	ldr	r3, [pc, #128]	@ (800adec <prvAddNewTaskToReadyList+0xd0>)
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	3301      	adds	r3, #1
 800ad70:	4a1e      	ldr	r2, [pc, #120]	@ (800adec <prvAddNewTaskToReadyList+0xd0>)
 800ad72:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ad74:	4b1d      	ldr	r3, [pc, #116]	@ (800adec <prvAddNewTaskToReadyList+0xd0>)
 800ad76:	681a      	ldr	r2, [r3, #0]
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad80:	4b1b      	ldr	r3, [pc, #108]	@ (800adf0 <prvAddNewTaskToReadyList+0xd4>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d903      	bls.n	800ad90 <prvAddNewTaskToReadyList+0x74>
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad8c:	4a18      	ldr	r2, [pc, #96]	@ (800adf0 <prvAddNewTaskToReadyList+0xd4>)
 800ad8e:	6013      	str	r3, [r2, #0]
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad94:	4613      	mov	r3, r2
 800ad96:	009b      	lsls	r3, r3, #2
 800ad98:	4413      	add	r3, r2
 800ad9a:	009b      	lsls	r3, r3, #2
 800ad9c:	4a15      	ldr	r2, [pc, #84]	@ (800adf4 <prvAddNewTaskToReadyList+0xd8>)
 800ad9e:	441a      	add	r2, r3
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	3304      	adds	r3, #4
 800ada4:	4619      	mov	r1, r3
 800ada6:	4610      	mov	r0, r2
 800ada8:	f7fe fdcf 	bl	800994a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800adac:	f001 fb46 	bl	800c43c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800adb0:	4b0d      	ldr	r3, [pc, #52]	@ (800ade8 <prvAddNewTaskToReadyList+0xcc>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d00e      	beq.n	800add6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800adb8:	4b0a      	ldr	r3, [pc, #40]	@ (800ade4 <prvAddNewTaskToReadyList+0xc8>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adc2:	429a      	cmp	r2, r3
 800adc4:	d207      	bcs.n	800add6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800adc6:	4b0c      	ldr	r3, [pc, #48]	@ (800adf8 <prvAddNewTaskToReadyList+0xdc>)
 800adc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adcc:	601a      	str	r2, [r3, #0]
 800adce:	f3bf 8f4f 	dsb	sy
 800add2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800add6:	bf00      	nop
 800add8:	3708      	adds	r7, #8
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}
 800adde:	bf00      	nop
 800ade0:	20001260 	.word	0x20001260
 800ade4:	20000d8c 	.word	0x20000d8c
 800ade8:	2000126c 	.word	0x2000126c
 800adec:	2000127c 	.word	0x2000127c
 800adf0:	20001268 	.word	0x20001268
 800adf4:	20000d90 	.word	0x20000d90
 800adf8:	e000ed04 	.word	0xe000ed04

0800adfc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ae04:	2300      	movs	r3, #0
 800ae06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d018      	beq.n	800ae40 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ae0e:	4b14      	ldr	r3, [pc, #80]	@ (800ae60 <vTaskDelay+0x64>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d00b      	beq.n	800ae2e <vTaskDelay+0x32>
	__asm volatile
 800ae16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae1a:	f383 8811 	msr	BASEPRI, r3
 800ae1e:	f3bf 8f6f 	isb	sy
 800ae22:	f3bf 8f4f 	dsb	sy
 800ae26:	60bb      	str	r3, [r7, #8]
}
 800ae28:	bf00      	nop
 800ae2a:	bf00      	nop
 800ae2c:	e7fd      	b.n	800ae2a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ae2e:	f000 f883 	bl	800af38 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ae32:	2100      	movs	r1, #0
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f000 fdf3 	bl	800ba20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ae3a:	f000 f88b 	bl	800af54 <xTaskResumeAll>
 800ae3e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d107      	bne.n	800ae56 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ae46:	4b07      	ldr	r3, [pc, #28]	@ (800ae64 <vTaskDelay+0x68>)
 800ae48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae4c:	601a      	str	r2, [r3, #0]
 800ae4e:	f3bf 8f4f 	dsb	sy
 800ae52:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ae56:	bf00      	nop
 800ae58:	3710      	adds	r7, #16
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	20001288 	.word	0x20001288
 800ae64:	e000ed04 	.word	0xe000ed04

0800ae68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b08a      	sub	sp, #40	@ 0x28
 800ae6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ae72:	2300      	movs	r3, #0
 800ae74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ae76:	463a      	mov	r2, r7
 800ae78:	1d39      	adds	r1, r7, #4
 800ae7a:	f107 0308 	add.w	r3, r7, #8
 800ae7e:	4618      	mov	r0, r3
 800ae80:	f7fe fd02 	bl	8009888 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ae84:	6839      	ldr	r1, [r7, #0]
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	68ba      	ldr	r2, [r7, #8]
 800ae8a:	9202      	str	r2, [sp, #8]
 800ae8c:	9301      	str	r3, [sp, #4]
 800ae8e:	2300      	movs	r3, #0
 800ae90:	9300      	str	r3, [sp, #0]
 800ae92:	2300      	movs	r3, #0
 800ae94:	460a      	mov	r2, r1
 800ae96:	4922      	ldr	r1, [pc, #136]	@ (800af20 <vTaskStartScheduler+0xb8>)
 800ae98:	4822      	ldr	r0, [pc, #136]	@ (800af24 <vTaskStartScheduler+0xbc>)
 800ae9a:	f7ff fe09 	bl	800aab0 <xTaskCreateStatic>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	4a21      	ldr	r2, [pc, #132]	@ (800af28 <vTaskStartScheduler+0xc0>)
 800aea2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800aea4:	4b20      	ldr	r3, [pc, #128]	@ (800af28 <vTaskStartScheduler+0xc0>)
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d002      	beq.n	800aeb2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800aeac:	2301      	movs	r3, #1
 800aeae:	617b      	str	r3, [r7, #20]
 800aeb0:	e001      	b.n	800aeb6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800aeb6:	697b      	ldr	r3, [r7, #20]
 800aeb8:	2b01      	cmp	r3, #1
 800aeba:	d102      	bne.n	800aec2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800aebc:	f000 fe04 	bl	800bac8 <xTimerCreateTimerTask>
 800aec0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	2b01      	cmp	r3, #1
 800aec6:	d116      	bne.n	800aef6 <vTaskStartScheduler+0x8e>
	__asm volatile
 800aec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aecc:	f383 8811 	msr	BASEPRI, r3
 800aed0:	f3bf 8f6f 	isb	sy
 800aed4:	f3bf 8f4f 	dsb	sy
 800aed8:	613b      	str	r3, [r7, #16]
}
 800aeda:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aedc:	4b13      	ldr	r3, [pc, #76]	@ (800af2c <vTaskStartScheduler+0xc4>)
 800aede:	f04f 32ff 	mov.w	r2, #4294967295
 800aee2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800aee4:	4b12      	ldr	r3, [pc, #72]	@ (800af30 <vTaskStartScheduler+0xc8>)
 800aee6:	2201      	movs	r2, #1
 800aee8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800aeea:	4b12      	ldr	r3, [pc, #72]	@ (800af34 <vTaskStartScheduler+0xcc>)
 800aeec:	2200      	movs	r2, #0
 800aeee:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aef0:	f001 f9ce 	bl	800c290 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aef4:	e00f      	b.n	800af16 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aefc:	d10b      	bne.n	800af16 <vTaskStartScheduler+0xae>
	__asm volatile
 800aefe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af02:	f383 8811 	msr	BASEPRI, r3
 800af06:	f3bf 8f6f 	isb	sy
 800af0a:	f3bf 8f4f 	dsb	sy
 800af0e:	60fb      	str	r3, [r7, #12]
}
 800af10:	bf00      	nop
 800af12:	bf00      	nop
 800af14:	e7fd      	b.n	800af12 <vTaskStartScheduler+0xaa>
}
 800af16:	bf00      	nop
 800af18:	3718      	adds	r7, #24
 800af1a:	46bd      	mov	sp, r7
 800af1c:	bd80      	pop	{r7, pc}
 800af1e:	bf00      	nop
 800af20:	0800cd3c 	.word	0x0800cd3c
 800af24:	0800b559 	.word	0x0800b559
 800af28:	20001284 	.word	0x20001284
 800af2c:	20001280 	.word	0x20001280
 800af30:	2000126c 	.word	0x2000126c
 800af34:	20001264 	.word	0x20001264

0800af38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800af38:	b480      	push	{r7}
 800af3a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800af3c:	4b04      	ldr	r3, [pc, #16]	@ (800af50 <vTaskSuspendAll+0x18>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	3301      	adds	r3, #1
 800af42:	4a03      	ldr	r2, [pc, #12]	@ (800af50 <vTaskSuspendAll+0x18>)
 800af44:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800af46:	bf00      	nop
 800af48:	46bd      	mov	sp, r7
 800af4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4e:	4770      	bx	lr
 800af50:	20001288 	.word	0x20001288

0800af54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800af54:	b580      	push	{r7, lr}
 800af56:	b084      	sub	sp, #16
 800af58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800af5a:	2300      	movs	r3, #0
 800af5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800af5e:	2300      	movs	r3, #0
 800af60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800af62:	4b42      	ldr	r3, [pc, #264]	@ (800b06c <xTaskResumeAll+0x118>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d10b      	bne.n	800af82 <xTaskResumeAll+0x2e>
	__asm volatile
 800af6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af6e:	f383 8811 	msr	BASEPRI, r3
 800af72:	f3bf 8f6f 	isb	sy
 800af76:	f3bf 8f4f 	dsb	sy
 800af7a:	603b      	str	r3, [r7, #0]
}
 800af7c:	bf00      	nop
 800af7e:	bf00      	nop
 800af80:	e7fd      	b.n	800af7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800af82:	f001 fa29 	bl	800c3d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800af86:	4b39      	ldr	r3, [pc, #228]	@ (800b06c <xTaskResumeAll+0x118>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	3b01      	subs	r3, #1
 800af8c:	4a37      	ldr	r2, [pc, #220]	@ (800b06c <xTaskResumeAll+0x118>)
 800af8e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af90:	4b36      	ldr	r3, [pc, #216]	@ (800b06c <xTaskResumeAll+0x118>)
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d162      	bne.n	800b05e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800af98:	4b35      	ldr	r3, [pc, #212]	@ (800b070 <xTaskResumeAll+0x11c>)
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d05e      	beq.n	800b05e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800afa0:	e02f      	b.n	800b002 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afa2:	4b34      	ldr	r3, [pc, #208]	@ (800b074 <xTaskResumeAll+0x120>)
 800afa4:	68db      	ldr	r3, [r3, #12]
 800afa6:	68db      	ldr	r3, [r3, #12]
 800afa8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	3318      	adds	r3, #24
 800afae:	4618      	mov	r0, r3
 800afb0:	f7fe fd28 	bl	8009a04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	3304      	adds	r3, #4
 800afb8:	4618      	mov	r0, r3
 800afba:	f7fe fd23 	bl	8009a04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afc2:	4b2d      	ldr	r3, [pc, #180]	@ (800b078 <xTaskResumeAll+0x124>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	429a      	cmp	r2, r3
 800afc8:	d903      	bls.n	800afd2 <xTaskResumeAll+0x7e>
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afce:	4a2a      	ldr	r2, [pc, #168]	@ (800b078 <xTaskResumeAll+0x124>)
 800afd0:	6013      	str	r3, [r2, #0]
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afd6:	4613      	mov	r3, r2
 800afd8:	009b      	lsls	r3, r3, #2
 800afda:	4413      	add	r3, r2
 800afdc:	009b      	lsls	r3, r3, #2
 800afde:	4a27      	ldr	r2, [pc, #156]	@ (800b07c <xTaskResumeAll+0x128>)
 800afe0:	441a      	add	r2, r3
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	3304      	adds	r3, #4
 800afe6:	4619      	mov	r1, r3
 800afe8:	4610      	mov	r0, r2
 800afea:	f7fe fcae 	bl	800994a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aff2:	4b23      	ldr	r3, [pc, #140]	@ (800b080 <xTaskResumeAll+0x12c>)
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aff8:	429a      	cmp	r2, r3
 800affa:	d302      	bcc.n	800b002 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800affc:	4b21      	ldr	r3, [pc, #132]	@ (800b084 <xTaskResumeAll+0x130>)
 800affe:	2201      	movs	r2, #1
 800b000:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b002:	4b1c      	ldr	r3, [pc, #112]	@ (800b074 <xTaskResumeAll+0x120>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d1cb      	bne.n	800afa2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d001      	beq.n	800b014 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b010:	f000 fb58 	bl	800b6c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b014:	4b1c      	ldr	r3, [pc, #112]	@ (800b088 <xTaskResumeAll+0x134>)
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d010      	beq.n	800b042 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b020:	f000 f846 	bl	800b0b0 <xTaskIncrementTick>
 800b024:	4603      	mov	r3, r0
 800b026:	2b00      	cmp	r3, #0
 800b028:	d002      	beq.n	800b030 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b02a:	4b16      	ldr	r3, [pc, #88]	@ (800b084 <xTaskResumeAll+0x130>)
 800b02c:	2201      	movs	r2, #1
 800b02e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	3b01      	subs	r3, #1
 800b034:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d1f1      	bne.n	800b020 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b03c:	4b12      	ldr	r3, [pc, #72]	@ (800b088 <xTaskResumeAll+0x134>)
 800b03e:	2200      	movs	r2, #0
 800b040:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b042:	4b10      	ldr	r3, [pc, #64]	@ (800b084 <xTaskResumeAll+0x130>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d009      	beq.n	800b05e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b04a:	2301      	movs	r3, #1
 800b04c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b04e:	4b0f      	ldr	r3, [pc, #60]	@ (800b08c <xTaskResumeAll+0x138>)
 800b050:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b054:	601a      	str	r2, [r3, #0]
 800b056:	f3bf 8f4f 	dsb	sy
 800b05a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b05e:	f001 f9ed 	bl	800c43c <vPortExitCritical>

	return xAlreadyYielded;
 800b062:	68bb      	ldr	r3, [r7, #8]
}
 800b064:	4618      	mov	r0, r3
 800b066:	3710      	adds	r7, #16
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}
 800b06c:	20001288 	.word	0x20001288
 800b070:	20001260 	.word	0x20001260
 800b074:	20001220 	.word	0x20001220
 800b078:	20001268 	.word	0x20001268
 800b07c:	20000d90 	.word	0x20000d90
 800b080:	20000d8c 	.word	0x20000d8c
 800b084:	20001274 	.word	0x20001274
 800b088:	20001270 	.word	0x20001270
 800b08c:	e000ed04 	.word	0xe000ed04

0800b090 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b090:	b480      	push	{r7}
 800b092:	b083      	sub	sp, #12
 800b094:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b096:	4b05      	ldr	r3, [pc, #20]	@ (800b0ac <xTaskGetTickCount+0x1c>)
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b09c:	687b      	ldr	r3, [r7, #4]
}
 800b09e:	4618      	mov	r0, r3
 800b0a0:	370c      	adds	r7, #12
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a8:	4770      	bx	lr
 800b0aa:	bf00      	nop
 800b0ac:	20001264 	.word	0x20001264

0800b0b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b086      	sub	sp, #24
 800b0b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b0ba:	4b4f      	ldr	r3, [pc, #316]	@ (800b1f8 <xTaskIncrementTick+0x148>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	f040 8090 	bne.w	800b1e4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b0c4:	4b4d      	ldr	r3, [pc, #308]	@ (800b1fc <xTaskIncrementTick+0x14c>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	3301      	adds	r3, #1
 800b0ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b0cc:	4a4b      	ldr	r2, [pc, #300]	@ (800b1fc <xTaskIncrementTick+0x14c>)
 800b0ce:	693b      	ldr	r3, [r7, #16]
 800b0d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b0d2:	693b      	ldr	r3, [r7, #16]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d121      	bne.n	800b11c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b0d8:	4b49      	ldr	r3, [pc, #292]	@ (800b200 <xTaskIncrementTick+0x150>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d00b      	beq.n	800b0fa <xTaskIncrementTick+0x4a>
	__asm volatile
 800b0e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e6:	f383 8811 	msr	BASEPRI, r3
 800b0ea:	f3bf 8f6f 	isb	sy
 800b0ee:	f3bf 8f4f 	dsb	sy
 800b0f2:	603b      	str	r3, [r7, #0]
}
 800b0f4:	bf00      	nop
 800b0f6:	bf00      	nop
 800b0f8:	e7fd      	b.n	800b0f6 <xTaskIncrementTick+0x46>
 800b0fa:	4b41      	ldr	r3, [pc, #260]	@ (800b200 <xTaskIncrementTick+0x150>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	60fb      	str	r3, [r7, #12]
 800b100:	4b40      	ldr	r3, [pc, #256]	@ (800b204 <xTaskIncrementTick+0x154>)
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	4a3e      	ldr	r2, [pc, #248]	@ (800b200 <xTaskIncrementTick+0x150>)
 800b106:	6013      	str	r3, [r2, #0]
 800b108:	4a3e      	ldr	r2, [pc, #248]	@ (800b204 <xTaskIncrementTick+0x154>)
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	6013      	str	r3, [r2, #0]
 800b10e:	4b3e      	ldr	r3, [pc, #248]	@ (800b208 <xTaskIncrementTick+0x158>)
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	3301      	adds	r3, #1
 800b114:	4a3c      	ldr	r2, [pc, #240]	@ (800b208 <xTaskIncrementTick+0x158>)
 800b116:	6013      	str	r3, [r2, #0]
 800b118:	f000 fad4 	bl	800b6c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b11c:	4b3b      	ldr	r3, [pc, #236]	@ (800b20c <xTaskIncrementTick+0x15c>)
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	693a      	ldr	r2, [r7, #16]
 800b122:	429a      	cmp	r2, r3
 800b124:	d349      	bcc.n	800b1ba <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b126:	4b36      	ldr	r3, [pc, #216]	@ (800b200 <xTaskIncrementTick+0x150>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d104      	bne.n	800b13a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b130:	4b36      	ldr	r3, [pc, #216]	@ (800b20c <xTaskIncrementTick+0x15c>)
 800b132:	f04f 32ff 	mov.w	r2, #4294967295
 800b136:	601a      	str	r2, [r3, #0]
					break;
 800b138:	e03f      	b.n	800b1ba <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b13a:	4b31      	ldr	r3, [pc, #196]	@ (800b200 <xTaskIncrementTick+0x150>)
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	68db      	ldr	r3, [r3, #12]
 800b140:	68db      	ldr	r3, [r3, #12]
 800b142:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b144:	68bb      	ldr	r3, [r7, #8]
 800b146:	685b      	ldr	r3, [r3, #4]
 800b148:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b14a:	693a      	ldr	r2, [r7, #16]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	429a      	cmp	r2, r3
 800b150:	d203      	bcs.n	800b15a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b152:	4a2e      	ldr	r2, [pc, #184]	@ (800b20c <xTaskIncrementTick+0x15c>)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b158:	e02f      	b.n	800b1ba <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	3304      	adds	r3, #4
 800b15e:	4618      	mov	r0, r3
 800b160:	f7fe fc50 	bl	8009a04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d004      	beq.n	800b176 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	3318      	adds	r3, #24
 800b170:	4618      	mov	r0, r3
 800b172:	f7fe fc47 	bl	8009a04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b176:	68bb      	ldr	r3, [r7, #8]
 800b178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b17a:	4b25      	ldr	r3, [pc, #148]	@ (800b210 <xTaskIncrementTick+0x160>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	429a      	cmp	r2, r3
 800b180:	d903      	bls.n	800b18a <xTaskIncrementTick+0xda>
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b186:	4a22      	ldr	r2, [pc, #136]	@ (800b210 <xTaskIncrementTick+0x160>)
 800b188:	6013      	str	r3, [r2, #0]
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b18e:	4613      	mov	r3, r2
 800b190:	009b      	lsls	r3, r3, #2
 800b192:	4413      	add	r3, r2
 800b194:	009b      	lsls	r3, r3, #2
 800b196:	4a1f      	ldr	r2, [pc, #124]	@ (800b214 <xTaskIncrementTick+0x164>)
 800b198:	441a      	add	r2, r3
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	3304      	adds	r3, #4
 800b19e:	4619      	mov	r1, r3
 800b1a0:	4610      	mov	r0, r2
 800b1a2:	f7fe fbd2 	bl	800994a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1aa:	4b1b      	ldr	r3, [pc, #108]	@ (800b218 <xTaskIncrementTick+0x168>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d3b8      	bcc.n	800b126 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b1b8:	e7b5      	b.n	800b126 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b1ba:	4b17      	ldr	r3, [pc, #92]	@ (800b218 <xTaskIncrementTick+0x168>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1c0:	4914      	ldr	r1, [pc, #80]	@ (800b214 <xTaskIncrementTick+0x164>)
 800b1c2:	4613      	mov	r3, r2
 800b1c4:	009b      	lsls	r3, r3, #2
 800b1c6:	4413      	add	r3, r2
 800b1c8:	009b      	lsls	r3, r3, #2
 800b1ca:	440b      	add	r3, r1
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	2b01      	cmp	r3, #1
 800b1d0:	d901      	bls.n	800b1d6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b1d6:	4b11      	ldr	r3, [pc, #68]	@ (800b21c <xTaskIncrementTick+0x16c>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d007      	beq.n	800b1ee <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b1de:	2301      	movs	r3, #1
 800b1e0:	617b      	str	r3, [r7, #20]
 800b1e2:	e004      	b.n	800b1ee <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b1e4:	4b0e      	ldr	r3, [pc, #56]	@ (800b220 <xTaskIncrementTick+0x170>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	3301      	adds	r3, #1
 800b1ea:	4a0d      	ldr	r2, [pc, #52]	@ (800b220 <xTaskIncrementTick+0x170>)
 800b1ec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b1ee:	697b      	ldr	r3, [r7, #20]
}
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	3718      	adds	r7, #24
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}
 800b1f8:	20001288 	.word	0x20001288
 800b1fc:	20001264 	.word	0x20001264
 800b200:	20001218 	.word	0x20001218
 800b204:	2000121c 	.word	0x2000121c
 800b208:	20001278 	.word	0x20001278
 800b20c:	20001280 	.word	0x20001280
 800b210:	20001268 	.word	0x20001268
 800b214:	20000d90 	.word	0x20000d90
 800b218:	20000d8c 	.word	0x20000d8c
 800b21c:	20001274 	.word	0x20001274
 800b220:	20001270 	.word	0x20001270

0800b224 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b224:	b480      	push	{r7}
 800b226:	b085      	sub	sp, #20
 800b228:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b22a:	4b28      	ldr	r3, [pc, #160]	@ (800b2cc <vTaskSwitchContext+0xa8>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d003      	beq.n	800b23a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b232:	4b27      	ldr	r3, [pc, #156]	@ (800b2d0 <vTaskSwitchContext+0xac>)
 800b234:	2201      	movs	r2, #1
 800b236:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b238:	e042      	b.n	800b2c0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800b23a:	4b25      	ldr	r3, [pc, #148]	@ (800b2d0 <vTaskSwitchContext+0xac>)
 800b23c:	2200      	movs	r2, #0
 800b23e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b240:	4b24      	ldr	r3, [pc, #144]	@ (800b2d4 <vTaskSwitchContext+0xb0>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	60fb      	str	r3, [r7, #12]
 800b246:	e011      	b.n	800b26c <vTaskSwitchContext+0x48>
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d10b      	bne.n	800b266 <vTaskSwitchContext+0x42>
	__asm volatile
 800b24e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b252:	f383 8811 	msr	BASEPRI, r3
 800b256:	f3bf 8f6f 	isb	sy
 800b25a:	f3bf 8f4f 	dsb	sy
 800b25e:	607b      	str	r3, [r7, #4]
}
 800b260:	bf00      	nop
 800b262:	bf00      	nop
 800b264:	e7fd      	b.n	800b262 <vTaskSwitchContext+0x3e>
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	3b01      	subs	r3, #1
 800b26a:	60fb      	str	r3, [r7, #12]
 800b26c:	491a      	ldr	r1, [pc, #104]	@ (800b2d8 <vTaskSwitchContext+0xb4>)
 800b26e:	68fa      	ldr	r2, [r7, #12]
 800b270:	4613      	mov	r3, r2
 800b272:	009b      	lsls	r3, r3, #2
 800b274:	4413      	add	r3, r2
 800b276:	009b      	lsls	r3, r3, #2
 800b278:	440b      	add	r3, r1
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d0e3      	beq.n	800b248 <vTaskSwitchContext+0x24>
 800b280:	68fa      	ldr	r2, [r7, #12]
 800b282:	4613      	mov	r3, r2
 800b284:	009b      	lsls	r3, r3, #2
 800b286:	4413      	add	r3, r2
 800b288:	009b      	lsls	r3, r3, #2
 800b28a:	4a13      	ldr	r2, [pc, #76]	@ (800b2d8 <vTaskSwitchContext+0xb4>)
 800b28c:	4413      	add	r3, r2
 800b28e:	60bb      	str	r3, [r7, #8]
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	685b      	ldr	r3, [r3, #4]
 800b294:	685a      	ldr	r2, [r3, #4]
 800b296:	68bb      	ldr	r3, [r7, #8]
 800b298:	605a      	str	r2, [r3, #4]
 800b29a:	68bb      	ldr	r3, [r7, #8]
 800b29c:	685a      	ldr	r2, [r3, #4]
 800b29e:	68bb      	ldr	r3, [r7, #8]
 800b2a0:	3308      	adds	r3, #8
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d104      	bne.n	800b2b0 <vTaskSwitchContext+0x8c>
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	685a      	ldr	r2, [r3, #4]
 800b2ac:	68bb      	ldr	r3, [r7, #8]
 800b2ae:	605a      	str	r2, [r3, #4]
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	685b      	ldr	r3, [r3, #4]
 800b2b4:	68db      	ldr	r3, [r3, #12]
 800b2b6:	4a09      	ldr	r2, [pc, #36]	@ (800b2dc <vTaskSwitchContext+0xb8>)
 800b2b8:	6013      	str	r3, [r2, #0]
 800b2ba:	4a06      	ldr	r2, [pc, #24]	@ (800b2d4 <vTaskSwitchContext+0xb0>)
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	6013      	str	r3, [r2, #0]
}
 800b2c0:	bf00      	nop
 800b2c2:	3714      	adds	r7, #20
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ca:	4770      	bx	lr
 800b2cc:	20001288 	.word	0x20001288
 800b2d0:	20001274 	.word	0x20001274
 800b2d4:	20001268 	.word	0x20001268
 800b2d8:	20000d90 	.word	0x20000d90
 800b2dc:	20000d8c 	.word	0x20000d8c

0800b2e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b084      	sub	sp, #16
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
 800b2e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d10b      	bne.n	800b308 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b2f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2f4:	f383 8811 	msr	BASEPRI, r3
 800b2f8:	f3bf 8f6f 	isb	sy
 800b2fc:	f3bf 8f4f 	dsb	sy
 800b300:	60fb      	str	r3, [r7, #12]
}
 800b302:	bf00      	nop
 800b304:	bf00      	nop
 800b306:	e7fd      	b.n	800b304 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b308:	4b07      	ldr	r3, [pc, #28]	@ (800b328 <vTaskPlaceOnEventList+0x48>)
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	3318      	adds	r3, #24
 800b30e:	4619      	mov	r1, r3
 800b310:	6878      	ldr	r0, [r7, #4]
 800b312:	f7fe fb3e 	bl	8009992 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b316:	2101      	movs	r1, #1
 800b318:	6838      	ldr	r0, [r7, #0]
 800b31a:	f000 fb81 	bl	800ba20 <prvAddCurrentTaskToDelayedList>
}
 800b31e:	bf00      	nop
 800b320:	3710      	adds	r7, #16
 800b322:	46bd      	mov	sp, r7
 800b324:	bd80      	pop	{r7, pc}
 800b326:	bf00      	nop
 800b328:	20000d8c 	.word	0x20000d8c

0800b32c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b086      	sub	sp, #24
 800b330:	af00      	add	r7, sp, #0
 800b332:	60f8      	str	r0, [r7, #12]
 800b334:	60b9      	str	r1, [r7, #8]
 800b336:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d10b      	bne.n	800b356 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b342:	f383 8811 	msr	BASEPRI, r3
 800b346:	f3bf 8f6f 	isb	sy
 800b34a:	f3bf 8f4f 	dsb	sy
 800b34e:	617b      	str	r3, [r7, #20]
}
 800b350:	bf00      	nop
 800b352:	bf00      	nop
 800b354:	e7fd      	b.n	800b352 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b356:	4b0a      	ldr	r3, [pc, #40]	@ (800b380 <vTaskPlaceOnEventListRestricted+0x54>)
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	3318      	adds	r3, #24
 800b35c:	4619      	mov	r1, r3
 800b35e:	68f8      	ldr	r0, [r7, #12]
 800b360:	f7fe faf3 	bl	800994a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d002      	beq.n	800b370 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b36a:	f04f 33ff 	mov.w	r3, #4294967295
 800b36e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b370:	6879      	ldr	r1, [r7, #4]
 800b372:	68b8      	ldr	r0, [r7, #8]
 800b374:	f000 fb54 	bl	800ba20 <prvAddCurrentTaskToDelayedList>
	}
 800b378:	bf00      	nop
 800b37a:	3718      	adds	r7, #24
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}
 800b380:	20000d8c 	.word	0x20000d8c

0800b384 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b086      	sub	sp, #24
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	68db      	ldr	r3, [r3, #12]
 800b390:	68db      	ldr	r3, [r3, #12]
 800b392:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b394:	693b      	ldr	r3, [r7, #16]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d10b      	bne.n	800b3b2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b39a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b39e:	f383 8811 	msr	BASEPRI, r3
 800b3a2:	f3bf 8f6f 	isb	sy
 800b3a6:	f3bf 8f4f 	dsb	sy
 800b3aa:	60fb      	str	r3, [r7, #12]
}
 800b3ac:	bf00      	nop
 800b3ae:	bf00      	nop
 800b3b0:	e7fd      	b.n	800b3ae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	3318      	adds	r3, #24
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	f7fe fb24 	bl	8009a04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3bc:	4b1d      	ldr	r3, [pc, #116]	@ (800b434 <xTaskRemoveFromEventList+0xb0>)
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d11d      	bne.n	800b400 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	3304      	adds	r3, #4
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	f7fe fb1b 	bl	8009a04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b3ce:	693b      	ldr	r3, [r7, #16]
 800b3d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3d2:	4b19      	ldr	r3, [pc, #100]	@ (800b438 <xTaskRemoveFromEventList+0xb4>)
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	429a      	cmp	r2, r3
 800b3d8:	d903      	bls.n	800b3e2 <xTaskRemoveFromEventList+0x5e>
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3de:	4a16      	ldr	r2, [pc, #88]	@ (800b438 <xTaskRemoveFromEventList+0xb4>)
 800b3e0:	6013      	str	r3, [r2, #0]
 800b3e2:	693b      	ldr	r3, [r7, #16]
 800b3e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3e6:	4613      	mov	r3, r2
 800b3e8:	009b      	lsls	r3, r3, #2
 800b3ea:	4413      	add	r3, r2
 800b3ec:	009b      	lsls	r3, r3, #2
 800b3ee:	4a13      	ldr	r2, [pc, #76]	@ (800b43c <xTaskRemoveFromEventList+0xb8>)
 800b3f0:	441a      	add	r2, r3
 800b3f2:	693b      	ldr	r3, [r7, #16]
 800b3f4:	3304      	adds	r3, #4
 800b3f6:	4619      	mov	r1, r3
 800b3f8:	4610      	mov	r0, r2
 800b3fa:	f7fe faa6 	bl	800994a <vListInsertEnd>
 800b3fe:	e005      	b.n	800b40c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b400:	693b      	ldr	r3, [r7, #16]
 800b402:	3318      	adds	r3, #24
 800b404:	4619      	mov	r1, r3
 800b406:	480e      	ldr	r0, [pc, #56]	@ (800b440 <xTaskRemoveFromEventList+0xbc>)
 800b408:	f7fe fa9f 	bl	800994a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b40c:	693b      	ldr	r3, [r7, #16]
 800b40e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b410:	4b0c      	ldr	r3, [pc, #48]	@ (800b444 <xTaskRemoveFromEventList+0xc0>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b416:	429a      	cmp	r2, r3
 800b418:	d905      	bls.n	800b426 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b41a:	2301      	movs	r3, #1
 800b41c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b41e:	4b0a      	ldr	r3, [pc, #40]	@ (800b448 <xTaskRemoveFromEventList+0xc4>)
 800b420:	2201      	movs	r2, #1
 800b422:	601a      	str	r2, [r3, #0]
 800b424:	e001      	b.n	800b42a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b426:	2300      	movs	r3, #0
 800b428:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b42a:	697b      	ldr	r3, [r7, #20]
}
 800b42c:	4618      	mov	r0, r3
 800b42e:	3718      	adds	r7, #24
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}
 800b434:	20001288 	.word	0x20001288
 800b438:	20001268 	.word	0x20001268
 800b43c:	20000d90 	.word	0x20000d90
 800b440:	20001220 	.word	0x20001220
 800b444:	20000d8c 	.word	0x20000d8c
 800b448:	20001274 	.word	0x20001274

0800b44c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b44c:	b480      	push	{r7}
 800b44e:	b083      	sub	sp, #12
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b454:	4b06      	ldr	r3, [pc, #24]	@ (800b470 <vTaskInternalSetTimeOutState+0x24>)
 800b456:	681a      	ldr	r2, [r3, #0]
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b45c:	4b05      	ldr	r3, [pc, #20]	@ (800b474 <vTaskInternalSetTimeOutState+0x28>)
 800b45e:	681a      	ldr	r2, [r3, #0]
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	605a      	str	r2, [r3, #4]
}
 800b464:	bf00      	nop
 800b466:	370c      	adds	r7, #12
 800b468:	46bd      	mov	sp, r7
 800b46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46e:	4770      	bx	lr
 800b470:	20001278 	.word	0x20001278
 800b474:	20001264 	.word	0x20001264

0800b478 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b088      	sub	sp, #32
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
 800b480:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d10b      	bne.n	800b4a0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b48c:	f383 8811 	msr	BASEPRI, r3
 800b490:	f3bf 8f6f 	isb	sy
 800b494:	f3bf 8f4f 	dsb	sy
 800b498:	613b      	str	r3, [r7, #16]
}
 800b49a:	bf00      	nop
 800b49c:	bf00      	nop
 800b49e:	e7fd      	b.n	800b49c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d10b      	bne.n	800b4be <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b4a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4aa:	f383 8811 	msr	BASEPRI, r3
 800b4ae:	f3bf 8f6f 	isb	sy
 800b4b2:	f3bf 8f4f 	dsb	sy
 800b4b6:	60fb      	str	r3, [r7, #12]
}
 800b4b8:	bf00      	nop
 800b4ba:	bf00      	nop
 800b4bc:	e7fd      	b.n	800b4ba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b4be:	f000 ff8b 	bl	800c3d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b4c2:	4b1d      	ldr	r3, [pc, #116]	@ (800b538 <xTaskCheckForTimeOut+0xc0>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	685b      	ldr	r3, [r3, #4]
 800b4cc:	69ba      	ldr	r2, [r7, #24]
 800b4ce:	1ad3      	subs	r3, r2, r3
 800b4d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4da:	d102      	bne.n	800b4e2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b4dc:	2300      	movs	r3, #0
 800b4de:	61fb      	str	r3, [r7, #28]
 800b4e0:	e023      	b.n	800b52a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681a      	ldr	r2, [r3, #0]
 800b4e6:	4b15      	ldr	r3, [pc, #84]	@ (800b53c <xTaskCheckForTimeOut+0xc4>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	429a      	cmp	r2, r3
 800b4ec:	d007      	beq.n	800b4fe <xTaskCheckForTimeOut+0x86>
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	685b      	ldr	r3, [r3, #4]
 800b4f2:	69ba      	ldr	r2, [r7, #24]
 800b4f4:	429a      	cmp	r2, r3
 800b4f6:	d302      	bcc.n	800b4fe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	61fb      	str	r3, [r7, #28]
 800b4fc:	e015      	b.n	800b52a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	697a      	ldr	r2, [r7, #20]
 800b504:	429a      	cmp	r2, r3
 800b506:	d20b      	bcs.n	800b520 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	681a      	ldr	r2, [r3, #0]
 800b50c:	697b      	ldr	r3, [r7, #20]
 800b50e:	1ad2      	subs	r2, r2, r3
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b514:	6878      	ldr	r0, [r7, #4]
 800b516:	f7ff ff99 	bl	800b44c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b51a:	2300      	movs	r3, #0
 800b51c:	61fb      	str	r3, [r7, #28]
 800b51e:	e004      	b.n	800b52a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	2200      	movs	r2, #0
 800b524:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b526:	2301      	movs	r3, #1
 800b528:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b52a:	f000 ff87 	bl	800c43c <vPortExitCritical>

	return xReturn;
 800b52e:	69fb      	ldr	r3, [r7, #28]
}
 800b530:	4618      	mov	r0, r3
 800b532:	3720      	adds	r7, #32
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}
 800b538:	20001264 	.word	0x20001264
 800b53c:	20001278 	.word	0x20001278

0800b540 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b540:	b480      	push	{r7}
 800b542:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b544:	4b03      	ldr	r3, [pc, #12]	@ (800b554 <vTaskMissedYield+0x14>)
 800b546:	2201      	movs	r2, #1
 800b548:	601a      	str	r2, [r3, #0]
}
 800b54a:	bf00      	nop
 800b54c:	46bd      	mov	sp, r7
 800b54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b552:	4770      	bx	lr
 800b554:	20001274 	.word	0x20001274

0800b558 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b082      	sub	sp, #8
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b560:	f000 f852 	bl	800b608 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b564:	4b06      	ldr	r3, [pc, #24]	@ (800b580 <prvIdleTask+0x28>)
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	2b01      	cmp	r3, #1
 800b56a:	d9f9      	bls.n	800b560 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b56c:	4b05      	ldr	r3, [pc, #20]	@ (800b584 <prvIdleTask+0x2c>)
 800b56e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b572:	601a      	str	r2, [r3, #0]
 800b574:	f3bf 8f4f 	dsb	sy
 800b578:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b57c:	e7f0      	b.n	800b560 <prvIdleTask+0x8>
 800b57e:	bf00      	nop
 800b580:	20000d90 	.word	0x20000d90
 800b584:	e000ed04 	.word	0xe000ed04

0800b588 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b082      	sub	sp, #8
 800b58c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b58e:	2300      	movs	r3, #0
 800b590:	607b      	str	r3, [r7, #4]
 800b592:	e00c      	b.n	800b5ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b594:	687a      	ldr	r2, [r7, #4]
 800b596:	4613      	mov	r3, r2
 800b598:	009b      	lsls	r3, r3, #2
 800b59a:	4413      	add	r3, r2
 800b59c:	009b      	lsls	r3, r3, #2
 800b59e:	4a12      	ldr	r2, [pc, #72]	@ (800b5e8 <prvInitialiseTaskLists+0x60>)
 800b5a0:	4413      	add	r3, r2
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	f7fe f9a4 	bl	80098f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	3301      	adds	r3, #1
 800b5ac:	607b      	str	r3, [r7, #4]
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2b37      	cmp	r3, #55	@ 0x37
 800b5b2:	d9ef      	bls.n	800b594 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b5b4:	480d      	ldr	r0, [pc, #52]	@ (800b5ec <prvInitialiseTaskLists+0x64>)
 800b5b6:	f7fe f99b 	bl	80098f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b5ba:	480d      	ldr	r0, [pc, #52]	@ (800b5f0 <prvInitialiseTaskLists+0x68>)
 800b5bc:	f7fe f998 	bl	80098f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b5c0:	480c      	ldr	r0, [pc, #48]	@ (800b5f4 <prvInitialiseTaskLists+0x6c>)
 800b5c2:	f7fe f995 	bl	80098f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b5c6:	480c      	ldr	r0, [pc, #48]	@ (800b5f8 <prvInitialiseTaskLists+0x70>)
 800b5c8:	f7fe f992 	bl	80098f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b5cc:	480b      	ldr	r0, [pc, #44]	@ (800b5fc <prvInitialiseTaskLists+0x74>)
 800b5ce:	f7fe f98f 	bl	80098f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b5d2:	4b0b      	ldr	r3, [pc, #44]	@ (800b600 <prvInitialiseTaskLists+0x78>)
 800b5d4:	4a05      	ldr	r2, [pc, #20]	@ (800b5ec <prvInitialiseTaskLists+0x64>)
 800b5d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b5d8:	4b0a      	ldr	r3, [pc, #40]	@ (800b604 <prvInitialiseTaskLists+0x7c>)
 800b5da:	4a05      	ldr	r2, [pc, #20]	@ (800b5f0 <prvInitialiseTaskLists+0x68>)
 800b5dc:	601a      	str	r2, [r3, #0]
}
 800b5de:	bf00      	nop
 800b5e0:	3708      	adds	r7, #8
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}
 800b5e6:	bf00      	nop
 800b5e8:	20000d90 	.word	0x20000d90
 800b5ec:	200011f0 	.word	0x200011f0
 800b5f0:	20001204 	.word	0x20001204
 800b5f4:	20001220 	.word	0x20001220
 800b5f8:	20001234 	.word	0x20001234
 800b5fc:	2000124c 	.word	0x2000124c
 800b600:	20001218 	.word	0x20001218
 800b604:	2000121c 	.word	0x2000121c

0800b608 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b082      	sub	sp, #8
 800b60c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b60e:	e019      	b.n	800b644 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b610:	f000 fee2 	bl	800c3d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b614:	4b10      	ldr	r3, [pc, #64]	@ (800b658 <prvCheckTasksWaitingTermination+0x50>)
 800b616:	68db      	ldr	r3, [r3, #12]
 800b618:	68db      	ldr	r3, [r3, #12]
 800b61a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	3304      	adds	r3, #4
 800b620:	4618      	mov	r0, r3
 800b622:	f7fe f9ef 	bl	8009a04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b626:	4b0d      	ldr	r3, [pc, #52]	@ (800b65c <prvCheckTasksWaitingTermination+0x54>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	3b01      	subs	r3, #1
 800b62c:	4a0b      	ldr	r2, [pc, #44]	@ (800b65c <prvCheckTasksWaitingTermination+0x54>)
 800b62e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b630:	4b0b      	ldr	r3, [pc, #44]	@ (800b660 <prvCheckTasksWaitingTermination+0x58>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	3b01      	subs	r3, #1
 800b636:	4a0a      	ldr	r2, [pc, #40]	@ (800b660 <prvCheckTasksWaitingTermination+0x58>)
 800b638:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b63a:	f000 feff 	bl	800c43c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	f000 f810 	bl	800b664 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b644:	4b06      	ldr	r3, [pc, #24]	@ (800b660 <prvCheckTasksWaitingTermination+0x58>)
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d1e1      	bne.n	800b610 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b64c:	bf00      	nop
 800b64e:	bf00      	nop
 800b650:	3708      	adds	r7, #8
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
 800b656:	bf00      	nop
 800b658:	20001234 	.word	0x20001234
 800b65c:	20001260 	.word	0x20001260
 800b660:	20001248 	.word	0x20001248

0800b664 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b664:	b580      	push	{r7, lr}
 800b666:	b084      	sub	sp, #16
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b672:	2b00      	cmp	r3, #0
 800b674:	d108      	bne.n	800b688 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b67a:	4618      	mov	r0, r3
 800b67c:	f001 f89c 	bl	800c7b8 <vPortFree>
				vPortFree( pxTCB );
 800b680:	6878      	ldr	r0, [r7, #4]
 800b682:	f001 f899 	bl	800c7b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b686:	e019      	b.n	800b6bc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b68e:	2b01      	cmp	r3, #1
 800b690:	d103      	bne.n	800b69a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f001 f890 	bl	800c7b8 <vPortFree>
	}
 800b698:	e010      	b.n	800b6bc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b6a0:	2b02      	cmp	r3, #2
 800b6a2:	d00b      	beq.n	800b6bc <prvDeleteTCB+0x58>
	__asm volatile
 800b6a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6a8:	f383 8811 	msr	BASEPRI, r3
 800b6ac:	f3bf 8f6f 	isb	sy
 800b6b0:	f3bf 8f4f 	dsb	sy
 800b6b4:	60fb      	str	r3, [r7, #12]
}
 800b6b6:	bf00      	nop
 800b6b8:	bf00      	nop
 800b6ba:	e7fd      	b.n	800b6b8 <prvDeleteTCB+0x54>
	}
 800b6bc:	bf00      	nop
 800b6be:	3710      	adds	r7, #16
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	bd80      	pop	{r7, pc}

0800b6c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b083      	sub	sp, #12
 800b6c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6ca:	4b0c      	ldr	r3, [pc, #48]	@ (800b6fc <prvResetNextTaskUnblockTime+0x38>)
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d104      	bne.n	800b6de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b6d4:	4b0a      	ldr	r3, [pc, #40]	@ (800b700 <prvResetNextTaskUnblockTime+0x3c>)
 800b6d6:	f04f 32ff 	mov.w	r2, #4294967295
 800b6da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b6dc:	e008      	b.n	800b6f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6de:	4b07      	ldr	r3, [pc, #28]	@ (800b6fc <prvResetNextTaskUnblockTime+0x38>)
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	68db      	ldr	r3, [r3, #12]
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	685b      	ldr	r3, [r3, #4]
 800b6ec:	4a04      	ldr	r2, [pc, #16]	@ (800b700 <prvResetNextTaskUnblockTime+0x3c>)
 800b6ee:	6013      	str	r3, [r2, #0]
}
 800b6f0:	bf00      	nop
 800b6f2:	370c      	adds	r7, #12
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fa:	4770      	bx	lr
 800b6fc:	20001218 	.word	0x20001218
 800b700:	20001280 	.word	0x20001280

0800b704 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b704:	b480      	push	{r7}
 800b706:	b083      	sub	sp, #12
 800b708:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b70a:	4b0b      	ldr	r3, [pc, #44]	@ (800b738 <xTaskGetSchedulerState+0x34>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d102      	bne.n	800b718 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b712:	2301      	movs	r3, #1
 800b714:	607b      	str	r3, [r7, #4]
 800b716:	e008      	b.n	800b72a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b718:	4b08      	ldr	r3, [pc, #32]	@ (800b73c <xTaskGetSchedulerState+0x38>)
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d102      	bne.n	800b726 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b720:	2302      	movs	r3, #2
 800b722:	607b      	str	r3, [r7, #4]
 800b724:	e001      	b.n	800b72a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b726:	2300      	movs	r3, #0
 800b728:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b72a:	687b      	ldr	r3, [r7, #4]
	}
 800b72c:	4618      	mov	r0, r3
 800b72e:	370c      	adds	r7, #12
 800b730:	46bd      	mov	sp, r7
 800b732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b736:	4770      	bx	lr
 800b738:	2000126c 	.word	0x2000126c
 800b73c:	20001288 	.word	0x20001288

0800b740 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b740:	b580      	push	{r7, lr}
 800b742:	b084      	sub	sp, #16
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b74c:	2300      	movs	r3, #0
 800b74e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d051      	beq.n	800b7fa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b75a:	4b2a      	ldr	r3, [pc, #168]	@ (800b804 <xTaskPriorityInherit+0xc4>)
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b760:	429a      	cmp	r2, r3
 800b762:	d241      	bcs.n	800b7e8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	699b      	ldr	r3, [r3, #24]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	db06      	blt.n	800b77a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b76c:	4b25      	ldr	r3, [pc, #148]	@ (800b804 <xTaskPriorityInherit+0xc4>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b772:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b776:	68bb      	ldr	r3, [r7, #8]
 800b778:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	6959      	ldr	r1, [r3, #20]
 800b77e:	68bb      	ldr	r3, [r7, #8]
 800b780:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b782:	4613      	mov	r3, r2
 800b784:	009b      	lsls	r3, r3, #2
 800b786:	4413      	add	r3, r2
 800b788:	009b      	lsls	r3, r3, #2
 800b78a:	4a1f      	ldr	r2, [pc, #124]	@ (800b808 <xTaskPriorityInherit+0xc8>)
 800b78c:	4413      	add	r3, r2
 800b78e:	4299      	cmp	r1, r3
 800b790:	d122      	bne.n	800b7d8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b792:	68bb      	ldr	r3, [r7, #8]
 800b794:	3304      	adds	r3, #4
 800b796:	4618      	mov	r0, r3
 800b798:	f7fe f934 	bl	8009a04 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b79c:	4b19      	ldr	r3, [pc, #100]	@ (800b804 <xTaskPriorityInherit+0xc4>)
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7aa:	4b18      	ldr	r3, [pc, #96]	@ (800b80c <xTaskPriorityInherit+0xcc>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	429a      	cmp	r2, r3
 800b7b0:	d903      	bls.n	800b7ba <xTaskPriorityInherit+0x7a>
 800b7b2:	68bb      	ldr	r3, [r7, #8]
 800b7b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7b6:	4a15      	ldr	r2, [pc, #84]	@ (800b80c <xTaskPriorityInherit+0xcc>)
 800b7b8:	6013      	str	r3, [r2, #0]
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7be:	4613      	mov	r3, r2
 800b7c0:	009b      	lsls	r3, r3, #2
 800b7c2:	4413      	add	r3, r2
 800b7c4:	009b      	lsls	r3, r3, #2
 800b7c6:	4a10      	ldr	r2, [pc, #64]	@ (800b808 <xTaskPriorityInherit+0xc8>)
 800b7c8:	441a      	add	r2, r3
 800b7ca:	68bb      	ldr	r3, [r7, #8]
 800b7cc:	3304      	adds	r3, #4
 800b7ce:	4619      	mov	r1, r3
 800b7d0:	4610      	mov	r0, r2
 800b7d2:	f7fe f8ba 	bl	800994a <vListInsertEnd>
 800b7d6:	e004      	b.n	800b7e2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b7d8:	4b0a      	ldr	r3, [pc, #40]	@ (800b804 <xTaskPriorityInherit+0xc4>)
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b7e2:	2301      	movs	r3, #1
 800b7e4:	60fb      	str	r3, [r7, #12]
 800b7e6:	e008      	b.n	800b7fa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b7ec:	4b05      	ldr	r3, [pc, #20]	@ (800b804 <xTaskPriorityInherit+0xc4>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7f2:	429a      	cmp	r2, r3
 800b7f4:	d201      	bcs.n	800b7fa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
	}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	3710      	adds	r7, #16
 800b800:	46bd      	mov	sp, r7
 800b802:	bd80      	pop	{r7, pc}
 800b804:	20000d8c 	.word	0x20000d8c
 800b808:	20000d90 	.word	0x20000d90
 800b80c:	20001268 	.word	0x20001268

0800b810 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b810:	b580      	push	{r7, lr}
 800b812:	b086      	sub	sp, #24
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b81c:	2300      	movs	r3, #0
 800b81e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d058      	beq.n	800b8d8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b826:	4b2f      	ldr	r3, [pc, #188]	@ (800b8e4 <xTaskPriorityDisinherit+0xd4>)
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	693a      	ldr	r2, [r7, #16]
 800b82c:	429a      	cmp	r2, r3
 800b82e:	d00b      	beq.n	800b848 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b834:	f383 8811 	msr	BASEPRI, r3
 800b838:	f3bf 8f6f 	isb	sy
 800b83c:	f3bf 8f4f 	dsb	sy
 800b840:	60fb      	str	r3, [r7, #12]
}
 800b842:	bf00      	nop
 800b844:	bf00      	nop
 800b846:	e7fd      	b.n	800b844 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b848:	693b      	ldr	r3, [r7, #16]
 800b84a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d10b      	bne.n	800b868 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b854:	f383 8811 	msr	BASEPRI, r3
 800b858:	f3bf 8f6f 	isb	sy
 800b85c:	f3bf 8f4f 	dsb	sy
 800b860:	60bb      	str	r3, [r7, #8]
}
 800b862:	bf00      	nop
 800b864:	bf00      	nop
 800b866:	e7fd      	b.n	800b864 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b86c:	1e5a      	subs	r2, r3, #1
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b872:	693b      	ldr	r3, [r7, #16]
 800b874:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b876:	693b      	ldr	r3, [r7, #16]
 800b878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b87a:	429a      	cmp	r2, r3
 800b87c:	d02c      	beq.n	800b8d8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b87e:	693b      	ldr	r3, [r7, #16]
 800b880:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b882:	2b00      	cmp	r3, #0
 800b884:	d128      	bne.n	800b8d8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b886:	693b      	ldr	r3, [r7, #16]
 800b888:	3304      	adds	r3, #4
 800b88a:	4618      	mov	r0, r3
 800b88c:	f7fe f8ba 	bl	8009a04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b890:	693b      	ldr	r3, [r7, #16]
 800b892:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b894:	693b      	ldr	r3, [r7, #16]
 800b896:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b898:	693b      	ldr	r3, [r7, #16]
 800b89a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b89c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b8a0:	693b      	ldr	r3, [r7, #16]
 800b8a2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b8a4:	693b      	ldr	r3, [r7, #16]
 800b8a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8a8:	4b0f      	ldr	r3, [pc, #60]	@ (800b8e8 <xTaskPriorityDisinherit+0xd8>)
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	429a      	cmp	r2, r3
 800b8ae:	d903      	bls.n	800b8b8 <xTaskPriorityDisinherit+0xa8>
 800b8b0:	693b      	ldr	r3, [r7, #16]
 800b8b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8b4:	4a0c      	ldr	r2, [pc, #48]	@ (800b8e8 <xTaskPriorityDisinherit+0xd8>)
 800b8b6:	6013      	str	r3, [r2, #0]
 800b8b8:	693b      	ldr	r3, [r7, #16]
 800b8ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8bc:	4613      	mov	r3, r2
 800b8be:	009b      	lsls	r3, r3, #2
 800b8c0:	4413      	add	r3, r2
 800b8c2:	009b      	lsls	r3, r3, #2
 800b8c4:	4a09      	ldr	r2, [pc, #36]	@ (800b8ec <xTaskPriorityDisinherit+0xdc>)
 800b8c6:	441a      	add	r2, r3
 800b8c8:	693b      	ldr	r3, [r7, #16]
 800b8ca:	3304      	adds	r3, #4
 800b8cc:	4619      	mov	r1, r3
 800b8ce:	4610      	mov	r0, r2
 800b8d0:	f7fe f83b 	bl	800994a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b8d8:	697b      	ldr	r3, [r7, #20]
	}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3718      	adds	r7, #24
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}
 800b8e2:	bf00      	nop
 800b8e4:	20000d8c 	.word	0x20000d8c
 800b8e8:	20001268 	.word	0x20001268
 800b8ec:	20000d90 	.word	0x20000d90

0800b8f0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b088      	sub	sp, #32
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
 800b8f8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b8fe:	2301      	movs	r3, #1
 800b900:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d06c      	beq.n	800b9e2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b908:	69bb      	ldr	r3, [r7, #24]
 800b90a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d10b      	bne.n	800b928 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b914:	f383 8811 	msr	BASEPRI, r3
 800b918:	f3bf 8f6f 	isb	sy
 800b91c:	f3bf 8f4f 	dsb	sy
 800b920:	60fb      	str	r3, [r7, #12]
}
 800b922:	bf00      	nop
 800b924:	bf00      	nop
 800b926:	e7fd      	b.n	800b924 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b928:	69bb      	ldr	r3, [r7, #24]
 800b92a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b92c:	683a      	ldr	r2, [r7, #0]
 800b92e:	429a      	cmp	r2, r3
 800b930:	d902      	bls.n	800b938 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	61fb      	str	r3, [r7, #28]
 800b936:	e002      	b.n	800b93e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b938:	69bb      	ldr	r3, [r7, #24]
 800b93a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b93c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b93e:	69bb      	ldr	r3, [r7, #24]
 800b940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b942:	69fa      	ldr	r2, [r7, #28]
 800b944:	429a      	cmp	r2, r3
 800b946:	d04c      	beq.n	800b9e2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b948:	69bb      	ldr	r3, [r7, #24]
 800b94a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b94c:	697a      	ldr	r2, [r7, #20]
 800b94e:	429a      	cmp	r2, r3
 800b950:	d147      	bne.n	800b9e2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b952:	4b26      	ldr	r3, [pc, #152]	@ (800b9ec <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	69ba      	ldr	r2, [r7, #24]
 800b958:	429a      	cmp	r2, r3
 800b95a:	d10b      	bne.n	800b974 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b95c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b960:	f383 8811 	msr	BASEPRI, r3
 800b964:	f3bf 8f6f 	isb	sy
 800b968:	f3bf 8f4f 	dsb	sy
 800b96c:	60bb      	str	r3, [r7, #8]
}
 800b96e:	bf00      	nop
 800b970:	bf00      	nop
 800b972:	e7fd      	b.n	800b970 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b974:	69bb      	ldr	r3, [r7, #24]
 800b976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b978:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b97a:	69bb      	ldr	r3, [r7, #24]
 800b97c:	69fa      	ldr	r2, [r7, #28]
 800b97e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b980:	69bb      	ldr	r3, [r7, #24]
 800b982:	699b      	ldr	r3, [r3, #24]
 800b984:	2b00      	cmp	r3, #0
 800b986:	db04      	blt.n	800b992 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b988:	69fb      	ldr	r3, [r7, #28]
 800b98a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b98e:	69bb      	ldr	r3, [r7, #24]
 800b990:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b992:	69bb      	ldr	r3, [r7, #24]
 800b994:	6959      	ldr	r1, [r3, #20]
 800b996:	693a      	ldr	r2, [r7, #16]
 800b998:	4613      	mov	r3, r2
 800b99a:	009b      	lsls	r3, r3, #2
 800b99c:	4413      	add	r3, r2
 800b99e:	009b      	lsls	r3, r3, #2
 800b9a0:	4a13      	ldr	r2, [pc, #76]	@ (800b9f0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b9a2:	4413      	add	r3, r2
 800b9a4:	4299      	cmp	r1, r3
 800b9a6:	d11c      	bne.n	800b9e2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b9a8:	69bb      	ldr	r3, [r7, #24]
 800b9aa:	3304      	adds	r3, #4
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f7fe f829 	bl	8009a04 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b9b2:	69bb      	ldr	r3, [r7, #24]
 800b9b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9b6:	4b0f      	ldr	r3, [pc, #60]	@ (800b9f4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	429a      	cmp	r2, r3
 800b9bc:	d903      	bls.n	800b9c6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800b9be:	69bb      	ldr	r3, [r7, #24]
 800b9c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9c2:	4a0c      	ldr	r2, [pc, #48]	@ (800b9f4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b9c4:	6013      	str	r3, [r2, #0]
 800b9c6:	69bb      	ldr	r3, [r7, #24]
 800b9c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9ca:	4613      	mov	r3, r2
 800b9cc:	009b      	lsls	r3, r3, #2
 800b9ce:	4413      	add	r3, r2
 800b9d0:	009b      	lsls	r3, r3, #2
 800b9d2:	4a07      	ldr	r2, [pc, #28]	@ (800b9f0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b9d4:	441a      	add	r2, r3
 800b9d6:	69bb      	ldr	r3, [r7, #24]
 800b9d8:	3304      	adds	r3, #4
 800b9da:	4619      	mov	r1, r3
 800b9dc:	4610      	mov	r0, r2
 800b9de:	f7fd ffb4 	bl	800994a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b9e2:	bf00      	nop
 800b9e4:	3720      	adds	r7, #32
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	bd80      	pop	{r7, pc}
 800b9ea:	bf00      	nop
 800b9ec:	20000d8c 	.word	0x20000d8c
 800b9f0:	20000d90 	.word	0x20000d90
 800b9f4:	20001268 	.word	0x20001268

0800b9f8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b9f8:	b480      	push	{r7}
 800b9fa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b9fc:	4b07      	ldr	r3, [pc, #28]	@ (800ba1c <pvTaskIncrementMutexHeldCount+0x24>)
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d004      	beq.n	800ba0e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ba04:	4b05      	ldr	r3, [pc, #20]	@ (800ba1c <pvTaskIncrementMutexHeldCount+0x24>)
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ba0a:	3201      	adds	r2, #1
 800ba0c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800ba0e:	4b03      	ldr	r3, [pc, #12]	@ (800ba1c <pvTaskIncrementMutexHeldCount+0x24>)
 800ba10:	681b      	ldr	r3, [r3, #0]
	}
 800ba12:	4618      	mov	r0, r3
 800ba14:	46bd      	mov	sp, r7
 800ba16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1a:	4770      	bx	lr
 800ba1c:	20000d8c 	.word	0x20000d8c

0800ba20 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b084      	sub	sp, #16
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
 800ba28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ba2a:	4b21      	ldr	r3, [pc, #132]	@ (800bab0 <prvAddCurrentTaskToDelayedList+0x90>)
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba30:	4b20      	ldr	r3, [pc, #128]	@ (800bab4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	3304      	adds	r3, #4
 800ba36:	4618      	mov	r0, r3
 800ba38:	f7fd ffe4 	bl	8009a04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba42:	d10a      	bne.n	800ba5a <prvAddCurrentTaskToDelayedList+0x3a>
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d007      	beq.n	800ba5a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba4a:	4b1a      	ldr	r3, [pc, #104]	@ (800bab4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	3304      	adds	r3, #4
 800ba50:	4619      	mov	r1, r3
 800ba52:	4819      	ldr	r0, [pc, #100]	@ (800bab8 <prvAddCurrentTaskToDelayedList+0x98>)
 800ba54:	f7fd ff79 	bl	800994a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ba58:	e026      	b.n	800baa8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ba5a:	68fa      	ldr	r2, [r7, #12]
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	4413      	add	r3, r2
 800ba60:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ba62:	4b14      	ldr	r3, [pc, #80]	@ (800bab4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	68ba      	ldr	r2, [r7, #8]
 800ba68:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ba6a:	68ba      	ldr	r2, [r7, #8]
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	429a      	cmp	r2, r3
 800ba70:	d209      	bcs.n	800ba86 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba72:	4b12      	ldr	r3, [pc, #72]	@ (800babc <prvAddCurrentTaskToDelayedList+0x9c>)
 800ba74:	681a      	ldr	r2, [r3, #0]
 800ba76:	4b0f      	ldr	r3, [pc, #60]	@ (800bab4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	3304      	adds	r3, #4
 800ba7c:	4619      	mov	r1, r3
 800ba7e:	4610      	mov	r0, r2
 800ba80:	f7fd ff87 	bl	8009992 <vListInsert>
}
 800ba84:	e010      	b.n	800baa8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba86:	4b0e      	ldr	r3, [pc, #56]	@ (800bac0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ba88:	681a      	ldr	r2, [r3, #0]
 800ba8a:	4b0a      	ldr	r3, [pc, #40]	@ (800bab4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	3304      	adds	r3, #4
 800ba90:	4619      	mov	r1, r3
 800ba92:	4610      	mov	r0, r2
 800ba94:	f7fd ff7d 	bl	8009992 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ba98:	4b0a      	ldr	r3, [pc, #40]	@ (800bac4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	68ba      	ldr	r2, [r7, #8]
 800ba9e:	429a      	cmp	r2, r3
 800baa0:	d202      	bcs.n	800baa8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800baa2:	4a08      	ldr	r2, [pc, #32]	@ (800bac4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	6013      	str	r3, [r2, #0]
}
 800baa8:	bf00      	nop
 800baaa:	3710      	adds	r7, #16
 800baac:	46bd      	mov	sp, r7
 800baae:	bd80      	pop	{r7, pc}
 800bab0:	20001264 	.word	0x20001264
 800bab4:	20000d8c 	.word	0x20000d8c
 800bab8:	2000124c 	.word	0x2000124c
 800babc:	2000121c 	.word	0x2000121c
 800bac0:	20001218 	.word	0x20001218
 800bac4:	20001280 	.word	0x20001280

0800bac8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b08a      	sub	sp, #40	@ 0x28
 800bacc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bace:	2300      	movs	r3, #0
 800bad0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bad2:	f000 fb13 	bl	800c0fc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bad6:	4b1d      	ldr	r3, [pc, #116]	@ (800bb4c <xTimerCreateTimerTask+0x84>)
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d021      	beq.n	800bb22 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bade:	2300      	movs	r3, #0
 800bae0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bae2:	2300      	movs	r3, #0
 800bae4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bae6:	1d3a      	adds	r2, r7, #4
 800bae8:	f107 0108 	add.w	r1, r7, #8
 800baec:	f107 030c 	add.w	r3, r7, #12
 800baf0:	4618      	mov	r0, r3
 800baf2:	f7fd fee3 	bl	80098bc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800baf6:	6879      	ldr	r1, [r7, #4]
 800baf8:	68bb      	ldr	r3, [r7, #8]
 800bafa:	68fa      	ldr	r2, [r7, #12]
 800bafc:	9202      	str	r2, [sp, #8]
 800bafe:	9301      	str	r3, [sp, #4]
 800bb00:	2302      	movs	r3, #2
 800bb02:	9300      	str	r3, [sp, #0]
 800bb04:	2300      	movs	r3, #0
 800bb06:	460a      	mov	r2, r1
 800bb08:	4911      	ldr	r1, [pc, #68]	@ (800bb50 <xTimerCreateTimerTask+0x88>)
 800bb0a:	4812      	ldr	r0, [pc, #72]	@ (800bb54 <xTimerCreateTimerTask+0x8c>)
 800bb0c:	f7fe ffd0 	bl	800aab0 <xTaskCreateStatic>
 800bb10:	4603      	mov	r3, r0
 800bb12:	4a11      	ldr	r2, [pc, #68]	@ (800bb58 <xTimerCreateTimerTask+0x90>)
 800bb14:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bb16:	4b10      	ldr	r3, [pc, #64]	@ (800bb58 <xTimerCreateTimerTask+0x90>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d001      	beq.n	800bb22 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bb1e:	2301      	movs	r3, #1
 800bb20:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bb22:	697b      	ldr	r3, [r7, #20]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d10b      	bne.n	800bb40 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800bb28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb2c:	f383 8811 	msr	BASEPRI, r3
 800bb30:	f3bf 8f6f 	isb	sy
 800bb34:	f3bf 8f4f 	dsb	sy
 800bb38:	613b      	str	r3, [r7, #16]
}
 800bb3a:	bf00      	nop
 800bb3c:	bf00      	nop
 800bb3e:	e7fd      	b.n	800bb3c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bb40:	697b      	ldr	r3, [r7, #20]
}
 800bb42:	4618      	mov	r0, r3
 800bb44:	3718      	adds	r7, #24
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}
 800bb4a:	bf00      	nop
 800bb4c:	200012bc 	.word	0x200012bc
 800bb50:	0800cd44 	.word	0x0800cd44
 800bb54:	0800bc95 	.word	0x0800bc95
 800bb58:	200012c0 	.word	0x200012c0

0800bb5c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b08a      	sub	sp, #40	@ 0x28
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	60f8      	str	r0, [r7, #12]
 800bb64:	60b9      	str	r1, [r7, #8]
 800bb66:	607a      	str	r2, [r7, #4]
 800bb68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d10b      	bne.n	800bb8c <xTimerGenericCommand+0x30>
	__asm volatile
 800bb74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb78:	f383 8811 	msr	BASEPRI, r3
 800bb7c:	f3bf 8f6f 	isb	sy
 800bb80:	f3bf 8f4f 	dsb	sy
 800bb84:	623b      	str	r3, [r7, #32]
}
 800bb86:	bf00      	nop
 800bb88:	bf00      	nop
 800bb8a:	e7fd      	b.n	800bb88 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bb8c:	4b19      	ldr	r3, [pc, #100]	@ (800bbf4 <xTimerGenericCommand+0x98>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d02a      	beq.n	800bbea <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bb94:	68bb      	ldr	r3, [r7, #8]
 800bb96:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bba0:	68bb      	ldr	r3, [r7, #8]
 800bba2:	2b05      	cmp	r3, #5
 800bba4:	dc18      	bgt.n	800bbd8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bba6:	f7ff fdad 	bl	800b704 <xTaskGetSchedulerState>
 800bbaa:	4603      	mov	r3, r0
 800bbac:	2b02      	cmp	r3, #2
 800bbae:	d109      	bne.n	800bbc4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bbb0:	4b10      	ldr	r3, [pc, #64]	@ (800bbf4 <xTimerGenericCommand+0x98>)
 800bbb2:	6818      	ldr	r0, [r3, #0]
 800bbb4:	f107 0110 	add.w	r1, r7, #16
 800bbb8:	2300      	movs	r3, #0
 800bbba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbbc:	f7fe f900 	bl	8009dc0 <xQueueGenericSend>
 800bbc0:	6278      	str	r0, [r7, #36]	@ 0x24
 800bbc2:	e012      	b.n	800bbea <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bbc4:	4b0b      	ldr	r3, [pc, #44]	@ (800bbf4 <xTimerGenericCommand+0x98>)
 800bbc6:	6818      	ldr	r0, [r3, #0]
 800bbc8:	f107 0110 	add.w	r1, r7, #16
 800bbcc:	2300      	movs	r3, #0
 800bbce:	2200      	movs	r2, #0
 800bbd0:	f7fe f8f6 	bl	8009dc0 <xQueueGenericSend>
 800bbd4:	6278      	str	r0, [r7, #36]	@ 0x24
 800bbd6:	e008      	b.n	800bbea <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bbd8:	4b06      	ldr	r3, [pc, #24]	@ (800bbf4 <xTimerGenericCommand+0x98>)
 800bbda:	6818      	ldr	r0, [r3, #0]
 800bbdc:	f107 0110 	add.w	r1, r7, #16
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	683a      	ldr	r2, [r7, #0]
 800bbe4:	f7fe f9ee 	bl	8009fc4 <xQueueGenericSendFromISR>
 800bbe8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bbea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bbec:	4618      	mov	r0, r3
 800bbee:	3728      	adds	r7, #40	@ 0x28
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	bd80      	pop	{r7, pc}
 800bbf4:	200012bc 	.word	0x200012bc

0800bbf8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b088      	sub	sp, #32
 800bbfc:	af02      	add	r7, sp, #8
 800bbfe:	6078      	str	r0, [r7, #4]
 800bc00:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc02:	4b23      	ldr	r3, [pc, #140]	@ (800bc90 <prvProcessExpiredTimer+0x98>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	68db      	ldr	r3, [r3, #12]
 800bc08:	68db      	ldr	r3, [r3, #12]
 800bc0a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	3304      	adds	r3, #4
 800bc10:	4618      	mov	r0, r3
 800bc12:	f7fd fef7 	bl	8009a04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bc16:	697b      	ldr	r3, [r7, #20]
 800bc18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc1c:	f003 0304 	and.w	r3, r3, #4
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d023      	beq.n	800bc6c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bc24:	697b      	ldr	r3, [r7, #20]
 800bc26:	699a      	ldr	r2, [r3, #24]
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	18d1      	adds	r1, r2, r3
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	683a      	ldr	r2, [r7, #0]
 800bc30:	6978      	ldr	r0, [r7, #20]
 800bc32:	f000 f8d5 	bl	800bde0 <prvInsertTimerInActiveList>
 800bc36:	4603      	mov	r3, r0
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d020      	beq.n	800bc7e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	9300      	str	r3, [sp, #0]
 800bc40:	2300      	movs	r3, #0
 800bc42:	687a      	ldr	r2, [r7, #4]
 800bc44:	2100      	movs	r1, #0
 800bc46:	6978      	ldr	r0, [r7, #20]
 800bc48:	f7ff ff88 	bl	800bb5c <xTimerGenericCommand>
 800bc4c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d114      	bne.n	800bc7e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800bc54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc58:	f383 8811 	msr	BASEPRI, r3
 800bc5c:	f3bf 8f6f 	isb	sy
 800bc60:	f3bf 8f4f 	dsb	sy
 800bc64:	60fb      	str	r3, [r7, #12]
}
 800bc66:	bf00      	nop
 800bc68:	bf00      	nop
 800bc6a:	e7fd      	b.n	800bc68 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bc6c:	697b      	ldr	r3, [r7, #20]
 800bc6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc72:	f023 0301 	bic.w	r3, r3, #1
 800bc76:	b2da      	uxtb	r2, r3
 800bc78:	697b      	ldr	r3, [r7, #20]
 800bc7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bc7e:	697b      	ldr	r3, [r7, #20]
 800bc80:	6a1b      	ldr	r3, [r3, #32]
 800bc82:	6978      	ldr	r0, [r7, #20]
 800bc84:	4798      	blx	r3
}
 800bc86:	bf00      	nop
 800bc88:	3718      	adds	r7, #24
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	bd80      	pop	{r7, pc}
 800bc8e:	bf00      	nop
 800bc90:	200012b4 	.word	0x200012b4

0800bc94 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b084      	sub	sp, #16
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bc9c:	f107 0308 	add.w	r3, r7, #8
 800bca0:	4618      	mov	r0, r3
 800bca2:	f000 f859 	bl	800bd58 <prvGetNextExpireTime>
 800bca6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bca8:	68bb      	ldr	r3, [r7, #8]
 800bcaa:	4619      	mov	r1, r3
 800bcac:	68f8      	ldr	r0, [r7, #12]
 800bcae:	f000 f805 	bl	800bcbc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bcb2:	f000 f8d7 	bl	800be64 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bcb6:	bf00      	nop
 800bcb8:	e7f0      	b.n	800bc9c <prvTimerTask+0x8>
	...

0800bcbc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b084      	sub	sp, #16
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
 800bcc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bcc6:	f7ff f937 	bl	800af38 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bcca:	f107 0308 	add.w	r3, r7, #8
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f000 f866 	bl	800bda0 <prvSampleTimeNow>
 800bcd4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bcd6:	68bb      	ldr	r3, [r7, #8]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d130      	bne.n	800bd3e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d10a      	bne.n	800bcf8 <prvProcessTimerOrBlockTask+0x3c>
 800bce2:	687a      	ldr	r2, [r7, #4]
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	429a      	cmp	r2, r3
 800bce8:	d806      	bhi.n	800bcf8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bcea:	f7ff f933 	bl	800af54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bcee:	68f9      	ldr	r1, [r7, #12]
 800bcf0:	6878      	ldr	r0, [r7, #4]
 800bcf2:	f7ff ff81 	bl	800bbf8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bcf6:	e024      	b.n	800bd42 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d008      	beq.n	800bd10 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bcfe:	4b13      	ldr	r3, [pc, #76]	@ (800bd4c <prvProcessTimerOrBlockTask+0x90>)
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d101      	bne.n	800bd0c <prvProcessTimerOrBlockTask+0x50>
 800bd08:	2301      	movs	r3, #1
 800bd0a:	e000      	b.n	800bd0e <prvProcessTimerOrBlockTask+0x52>
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bd10:	4b0f      	ldr	r3, [pc, #60]	@ (800bd50 <prvProcessTimerOrBlockTask+0x94>)
 800bd12:	6818      	ldr	r0, [r3, #0]
 800bd14:	687a      	ldr	r2, [r7, #4]
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	1ad3      	subs	r3, r2, r3
 800bd1a:	683a      	ldr	r2, [r7, #0]
 800bd1c:	4619      	mov	r1, r3
 800bd1e:	f7fe fe93 	bl	800aa48 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bd22:	f7ff f917 	bl	800af54 <xTaskResumeAll>
 800bd26:	4603      	mov	r3, r0
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d10a      	bne.n	800bd42 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bd2c:	4b09      	ldr	r3, [pc, #36]	@ (800bd54 <prvProcessTimerOrBlockTask+0x98>)
 800bd2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd32:	601a      	str	r2, [r3, #0]
 800bd34:	f3bf 8f4f 	dsb	sy
 800bd38:	f3bf 8f6f 	isb	sy
}
 800bd3c:	e001      	b.n	800bd42 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bd3e:	f7ff f909 	bl	800af54 <xTaskResumeAll>
}
 800bd42:	bf00      	nop
 800bd44:	3710      	adds	r7, #16
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}
 800bd4a:	bf00      	nop
 800bd4c:	200012b8 	.word	0x200012b8
 800bd50:	200012bc 	.word	0x200012bc
 800bd54:	e000ed04 	.word	0xe000ed04

0800bd58 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bd58:	b480      	push	{r7}
 800bd5a:	b085      	sub	sp, #20
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bd60:	4b0e      	ldr	r3, [pc, #56]	@ (800bd9c <prvGetNextExpireTime+0x44>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d101      	bne.n	800bd6e <prvGetNextExpireTime+0x16>
 800bd6a:	2201      	movs	r2, #1
 800bd6c:	e000      	b.n	800bd70 <prvGetNextExpireTime+0x18>
 800bd6e:	2200      	movs	r2, #0
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d105      	bne.n	800bd88 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bd7c:	4b07      	ldr	r3, [pc, #28]	@ (800bd9c <prvGetNextExpireTime+0x44>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	68db      	ldr	r3, [r3, #12]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	60fb      	str	r3, [r7, #12]
 800bd86:	e001      	b.n	800bd8c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bd88:	2300      	movs	r3, #0
 800bd8a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
}
 800bd8e:	4618      	mov	r0, r3
 800bd90:	3714      	adds	r7, #20
 800bd92:	46bd      	mov	sp, r7
 800bd94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd98:	4770      	bx	lr
 800bd9a:	bf00      	nop
 800bd9c:	200012b4 	.word	0x200012b4

0800bda0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b084      	sub	sp, #16
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bda8:	f7ff f972 	bl	800b090 <xTaskGetTickCount>
 800bdac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bdae:	4b0b      	ldr	r3, [pc, #44]	@ (800bddc <prvSampleTimeNow+0x3c>)
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	68fa      	ldr	r2, [r7, #12]
 800bdb4:	429a      	cmp	r2, r3
 800bdb6:	d205      	bcs.n	800bdc4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bdb8:	f000 f93a 	bl	800c030 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2201      	movs	r2, #1
 800bdc0:	601a      	str	r2, [r3, #0]
 800bdc2:	e002      	b.n	800bdca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bdca:	4a04      	ldr	r2, [pc, #16]	@ (800bddc <prvSampleTimeNow+0x3c>)
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	3710      	adds	r7, #16
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}
 800bdda:	bf00      	nop
 800bddc:	200012c4 	.word	0x200012c4

0800bde0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b086      	sub	sp, #24
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	60f8      	str	r0, [r7, #12]
 800bde8:	60b9      	str	r1, [r7, #8]
 800bdea:	607a      	str	r2, [r7, #4]
 800bdec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bdee:	2300      	movs	r3, #0
 800bdf0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	68ba      	ldr	r2, [r7, #8]
 800bdf6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	68fa      	ldr	r2, [r7, #12]
 800bdfc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bdfe:	68ba      	ldr	r2, [r7, #8]
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	429a      	cmp	r2, r3
 800be04:	d812      	bhi.n	800be2c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be06:	687a      	ldr	r2, [r7, #4]
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	1ad2      	subs	r2, r2, r3
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	699b      	ldr	r3, [r3, #24]
 800be10:	429a      	cmp	r2, r3
 800be12:	d302      	bcc.n	800be1a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800be14:	2301      	movs	r3, #1
 800be16:	617b      	str	r3, [r7, #20]
 800be18:	e01b      	b.n	800be52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800be1a:	4b10      	ldr	r3, [pc, #64]	@ (800be5c <prvInsertTimerInActiveList+0x7c>)
 800be1c:	681a      	ldr	r2, [r3, #0]
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	3304      	adds	r3, #4
 800be22:	4619      	mov	r1, r3
 800be24:	4610      	mov	r0, r2
 800be26:	f7fd fdb4 	bl	8009992 <vListInsert>
 800be2a:	e012      	b.n	800be52 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800be2c:	687a      	ldr	r2, [r7, #4]
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	429a      	cmp	r2, r3
 800be32:	d206      	bcs.n	800be42 <prvInsertTimerInActiveList+0x62>
 800be34:	68ba      	ldr	r2, [r7, #8]
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	429a      	cmp	r2, r3
 800be3a:	d302      	bcc.n	800be42 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800be3c:	2301      	movs	r3, #1
 800be3e:	617b      	str	r3, [r7, #20]
 800be40:	e007      	b.n	800be52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800be42:	4b07      	ldr	r3, [pc, #28]	@ (800be60 <prvInsertTimerInActiveList+0x80>)
 800be44:	681a      	ldr	r2, [r3, #0]
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	3304      	adds	r3, #4
 800be4a:	4619      	mov	r1, r3
 800be4c:	4610      	mov	r0, r2
 800be4e:	f7fd fda0 	bl	8009992 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800be52:	697b      	ldr	r3, [r7, #20]
}
 800be54:	4618      	mov	r0, r3
 800be56:	3718      	adds	r7, #24
 800be58:	46bd      	mov	sp, r7
 800be5a:	bd80      	pop	{r7, pc}
 800be5c:	200012b8 	.word	0x200012b8
 800be60:	200012b4 	.word	0x200012b4

0800be64 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b08e      	sub	sp, #56	@ 0x38
 800be68:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800be6a:	e0ce      	b.n	800c00a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	da19      	bge.n	800bea6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800be72:	1d3b      	adds	r3, r7, #4
 800be74:	3304      	adds	r3, #4
 800be76:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800be78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d10b      	bne.n	800be96 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800be7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be82:	f383 8811 	msr	BASEPRI, r3
 800be86:	f3bf 8f6f 	isb	sy
 800be8a:	f3bf 8f4f 	dsb	sy
 800be8e:	61fb      	str	r3, [r7, #28]
}
 800be90:	bf00      	nop
 800be92:	bf00      	nop
 800be94:	e7fd      	b.n	800be92 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800be96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be9c:	6850      	ldr	r0, [r2, #4]
 800be9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bea0:	6892      	ldr	r2, [r2, #8]
 800bea2:	4611      	mov	r1, r2
 800bea4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	f2c0 80ae 	blt.w	800c00a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800beb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beb4:	695b      	ldr	r3, [r3, #20]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d004      	beq.n	800bec4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800beba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bebc:	3304      	adds	r3, #4
 800bebe:	4618      	mov	r0, r3
 800bec0:	f7fd fda0 	bl	8009a04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bec4:	463b      	mov	r3, r7
 800bec6:	4618      	mov	r0, r3
 800bec8:	f7ff ff6a 	bl	800bda0 <prvSampleTimeNow>
 800becc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2b09      	cmp	r3, #9
 800bed2:	f200 8097 	bhi.w	800c004 <prvProcessReceivedCommands+0x1a0>
 800bed6:	a201      	add	r2, pc, #4	@ (adr r2, 800bedc <prvProcessReceivedCommands+0x78>)
 800bed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bedc:	0800bf05 	.word	0x0800bf05
 800bee0:	0800bf05 	.word	0x0800bf05
 800bee4:	0800bf05 	.word	0x0800bf05
 800bee8:	0800bf7b 	.word	0x0800bf7b
 800beec:	0800bf8f 	.word	0x0800bf8f
 800bef0:	0800bfdb 	.word	0x0800bfdb
 800bef4:	0800bf05 	.word	0x0800bf05
 800bef8:	0800bf05 	.word	0x0800bf05
 800befc:	0800bf7b 	.word	0x0800bf7b
 800bf00:	0800bf8f 	.word	0x0800bf8f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bf04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf0a:	f043 0301 	orr.w	r3, r3, #1
 800bf0e:	b2da      	uxtb	r2, r3
 800bf10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bf16:	68ba      	ldr	r2, [r7, #8]
 800bf18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf1a:	699b      	ldr	r3, [r3, #24]
 800bf1c:	18d1      	adds	r1, r2, r3
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf24:	f7ff ff5c 	bl	800bde0 <prvInsertTimerInActiveList>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d06c      	beq.n	800c008 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bf2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf30:	6a1b      	ldr	r3, [r3, #32]
 800bf32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf34:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bf36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf3c:	f003 0304 	and.w	r3, r3, #4
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d061      	beq.n	800c008 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bf44:	68ba      	ldr	r2, [r7, #8]
 800bf46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf48:	699b      	ldr	r3, [r3, #24]
 800bf4a:	441a      	add	r2, r3
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	9300      	str	r3, [sp, #0]
 800bf50:	2300      	movs	r3, #0
 800bf52:	2100      	movs	r1, #0
 800bf54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf56:	f7ff fe01 	bl	800bb5c <xTimerGenericCommand>
 800bf5a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bf5c:	6a3b      	ldr	r3, [r7, #32]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d152      	bne.n	800c008 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800bf62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf66:	f383 8811 	msr	BASEPRI, r3
 800bf6a:	f3bf 8f6f 	isb	sy
 800bf6e:	f3bf 8f4f 	dsb	sy
 800bf72:	61bb      	str	r3, [r7, #24]
}
 800bf74:	bf00      	nop
 800bf76:	bf00      	nop
 800bf78:	e7fd      	b.n	800bf76 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bf7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf80:	f023 0301 	bic.w	r3, r3, #1
 800bf84:	b2da      	uxtb	r2, r3
 800bf86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf88:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bf8c:	e03d      	b.n	800c00a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bf8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf94:	f043 0301 	orr.w	r3, r3, #1
 800bf98:	b2da      	uxtb	r2, r3
 800bf9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf9c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bfa0:	68ba      	ldr	r2, [r7, #8]
 800bfa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfa4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bfa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfa8:	699b      	ldr	r3, [r3, #24]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d10b      	bne.n	800bfc6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800bfae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfb2:	f383 8811 	msr	BASEPRI, r3
 800bfb6:	f3bf 8f6f 	isb	sy
 800bfba:	f3bf 8f4f 	dsb	sy
 800bfbe:	617b      	str	r3, [r7, #20]
}
 800bfc0:	bf00      	nop
 800bfc2:	bf00      	nop
 800bfc4:	e7fd      	b.n	800bfc2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bfc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfc8:	699a      	ldr	r2, [r3, #24]
 800bfca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfcc:	18d1      	adds	r1, r2, r3
 800bfce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bfd4:	f7ff ff04 	bl	800bde0 <prvInsertTimerInActiveList>
					break;
 800bfd8:	e017      	b.n	800c00a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bfda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfdc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bfe0:	f003 0302 	and.w	r3, r3, #2
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d103      	bne.n	800bff0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800bfe8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bfea:	f000 fbe5 	bl	800c7b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bfee:	e00c      	b.n	800c00a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bff2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bff6:	f023 0301 	bic.w	r3, r3, #1
 800bffa:	b2da      	uxtb	r2, r3
 800bffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bffe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c002:	e002      	b.n	800c00a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c004:	bf00      	nop
 800c006:	e000      	b.n	800c00a <prvProcessReceivedCommands+0x1a6>
					break;
 800c008:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c00a:	4b08      	ldr	r3, [pc, #32]	@ (800c02c <prvProcessReceivedCommands+0x1c8>)
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	1d39      	adds	r1, r7, #4
 800c010:	2200      	movs	r2, #0
 800c012:	4618      	mov	r0, r3
 800c014:	f7fe f904 	bl	800a220 <xQueueReceive>
 800c018:	4603      	mov	r3, r0
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	f47f af26 	bne.w	800be6c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c020:	bf00      	nop
 800c022:	bf00      	nop
 800c024:	3730      	adds	r7, #48	@ 0x30
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}
 800c02a:	bf00      	nop
 800c02c:	200012bc 	.word	0x200012bc

0800c030 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b088      	sub	sp, #32
 800c034:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c036:	e049      	b.n	800c0cc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c038:	4b2e      	ldr	r3, [pc, #184]	@ (800c0f4 <prvSwitchTimerLists+0xc4>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	68db      	ldr	r3, [r3, #12]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c042:	4b2c      	ldr	r3, [pc, #176]	@ (800c0f4 <prvSwitchTimerLists+0xc4>)
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	68db      	ldr	r3, [r3, #12]
 800c048:	68db      	ldr	r3, [r3, #12]
 800c04a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	3304      	adds	r3, #4
 800c050:	4618      	mov	r0, r3
 800c052:	f7fd fcd7 	bl	8009a04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	6a1b      	ldr	r3, [r3, #32]
 800c05a:	68f8      	ldr	r0, [r7, #12]
 800c05c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c064:	f003 0304 	and.w	r3, r3, #4
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d02f      	beq.n	800c0cc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	699b      	ldr	r3, [r3, #24]
 800c070:	693a      	ldr	r2, [r7, #16]
 800c072:	4413      	add	r3, r2
 800c074:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c076:	68ba      	ldr	r2, [r7, #8]
 800c078:	693b      	ldr	r3, [r7, #16]
 800c07a:	429a      	cmp	r2, r3
 800c07c:	d90e      	bls.n	800c09c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	68ba      	ldr	r2, [r7, #8]
 800c082:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	68fa      	ldr	r2, [r7, #12]
 800c088:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c08a:	4b1a      	ldr	r3, [pc, #104]	@ (800c0f4 <prvSwitchTimerLists+0xc4>)
 800c08c:	681a      	ldr	r2, [r3, #0]
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	3304      	adds	r3, #4
 800c092:	4619      	mov	r1, r3
 800c094:	4610      	mov	r0, r2
 800c096:	f7fd fc7c 	bl	8009992 <vListInsert>
 800c09a:	e017      	b.n	800c0cc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c09c:	2300      	movs	r3, #0
 800c09e:	9300      	str	r3, [sp, #0]
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	693a      	ldr	r2, [r7, #16]
 800c0a4:	2100      	movs	r1, #0
 800c0a6:	68f8      	ldr	r0, [r7, #12]
 800c0a8:	f7ff fd58 	bl	800bb5c <xTimerGenericCommand>
 800c0ac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d10b      	bne.n	800c0cc <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c0b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0b8:	f383 8811 	msr	BASEPRI, r3
 800c0bc:	f3bf 8f6f 	isb	sy
 800c0c0:	f3bf 8f4f 	dsb	sy
 800c0c4:	603b      	str	r3, [r7, #0]
}
 800c0c6:	bf00      	nop
 800c0c8:	bf00      	nop
 800c0ca:	e7fd      	b.n	800c0c8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c0cc:	4b09      	ldr	r3, [pc, #36]	@ (800c0f4 <prvSwitchTimerLists+0xc4>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d1b0      	bne.n	800c038 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c0d6:	4b07      	ldr	r3, [pc, #28]	@ (800c0f4 <prvSwitchTimerLists+0xc4>)
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c0dc:	4b06      	ldr	r3, [pc, #24]	@ (800c0f8 <prvSwitchTimerLists+0xc8>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4a04      	ldr	r2, [pc, #16]	@ (800c0f4 <prvSwitchTimerLists+0xc4>)
 800c0e2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c0e4:	4a04      	ldr	r2, [pc, #16]	@ (800c0f8 <prvSwitchTimerLists+0xc8>)
 800c0e6:	697b      	ldr	r3, [r7, #20]
 800c0e8:	6013      	str	r3, [r2, #0]
}
 800c0ea:	bf00      	nop
 800c0ec:	3718      	adds	r7, #24
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}
 800c0f2:	bf00      	nop
 800c0f4:	200012b4 	.word	0x200012b4
 800c0f8:	200012b8 	.word	0x200012b8

0800c0fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b082      	sub	sp, #8
 800c100:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c102:	f000 f969 	bl	800c3d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c106:	4b15      	ldr	r3, [pc, #84]	@ (800c15c <prvCheckForValidListAndQueue+0x60>)
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d120      	bne.n	800c150 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c10e:	4814      	ldr	r0, [pc, #80]	@ (800c160 <prvCheckForValidListAndQueue+0x64>)
 800c110:	f7fd fbee 	bl	80098f0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c114:	4813      	ldr	r0, [pc, #76]	@ (800c164 <prvCheckForValidListAndQueue+0x68>)
 800c116:	f7fd fbeb 	bl	80098f0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c11a:	4b13      	ldr	r3, [pc, #76]	@ (800c168 <prvCheckForValidListAndQueue+0x6c>)
 800c11c:	4a10      	ldr	r2, [pc, #64]	@ (800c160 <prvCheckForValidListAndQueue+0x64>)
 800c11e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c120:	4b12      	ldr	r3, [pc, #72]	@ (800c16c <prvCheckForValidListAndQueue+0x70>)
 800c122:	4a10      	ldr	r2, [pc, #64]	@ (800c164 <prvCheckForValidListAndQueue+0x68>)
 800c124:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c126:	2300      	movs	r3, #0
 800c128:	9300      	str	r3, [sp, #0]
 800c12a:	4b11      	ldr	r3, [pc, #68]	@ (800c170 <prvCheckForValidListAndQueue+0x74>)
 800c12c:	4a11      	ldr	r2, [pc, #68]	@ (800c174 <prvCheckForValidListAndQueue+0x78>)
 800c12e:	2110      	movs	r1, #16
 800c130:	200a      	movs	r0, #10
 800c132:	f7fd fcfb 	bl	8009b2c <xQueueGenericCreateStatic>
 800c136:	4603      	mov	r3, r0
 800c138:	4a08      	ldr	r2, [pc, #32]	@ (800c15c <prvCheckForValidListAndQueue+0x60>)
 800c13a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c13c:	4b07      	ldr	r3, [pc, #28]	@ (800c15c <prvCheckForValidListAndQueue+0x60>)
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d005      	beq.n	800c150 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c144:	4b05      	ldr	r3, [pc, #20]	@ (800c15c <prvCheckForValidListAndQueue+0x60>)
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	490b      	ldr	r1, [pc, #44]	@ (800c178 <prvCheckForValidListAndQueue+0x7c>)
 800c14a:	4618      	mov	r0, r3
 800c14c:	f7fe fc28 	bl	800a9a0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c150:	f000 f974 	bl	800c43c <vPortExitCritical>
}
 800c154:	bf00      	nop
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}
 800c15a:	bf00      	nop
 800c15c:	200012bc 	.word	0x200012bc
 800c160:	2000128c 	.word	0x2000128c
 800c164:	200012a0 	.word	0x200012a0
 800c168:	200012b4 	.word	0x200012b4
 800c16c:	200012b8 	.word	0x200012b8
 800c170:	20001368 	.word	0x20001368
 800c174:	200012c8 	.word	0x200012c8
 800c178:	0800cd4c 	.word	0x0800cd4c

0800c17c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c17c:	b480      	push	{r7}
 800c17e:	b085      	sub	sp, #20
 800c180:	af00      	add	r7, sp, #0
 800c182:	60f8      	str	r0, [r7, #12]
 800c184:	60b9      	str	r1, [r7, #8]
 800c186:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	3b04      	subs	r3, #4
 800c18c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c194:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	3b04      	subs	r3, #4
 800c19a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c19c:	68bb      	ldr	r3, [r7, #8]
 800c19e:	f023 0201 	bic.w	r2, r3, #1
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	3b04      	subs	r3, #4
 800c1aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c1ac:	4a0c      	ldr	r2, [pc, #48]	@ (800c1e0 <pxPortInitialiseStack+0x64>)
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	3b14      	subs	r3, #20
 800c1b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c1b8:	687a      	ldr	r2, [r7, #4]
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	3b04      	subs	r3, #4
 800c1c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	f06f 0202 	mvn.w	r2, #2
 800c1ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	3b20      	subs	r3, #32
 800c1d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	3714      	adds	r7, #20
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1de:	4770      	bx	lr
 800c1e0:	0800c1e5 	.word	0x0800c1e5

0800c1e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c1e4:	b480      	push	{r7}
 800c1e6:	b085      	sub	sp, #20
 800c1e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c1ee:	4b13      	ldr	r3, [pc, #76]	@ (800c23c <prvTaskExitError+0x58>)
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1f6:	d00b      	beq.n	800c210 <prvTaskExitError+0x2c>
	__asm volatile
 800c1f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1fc:	f383 8811 	msr	BASEPRI, r3
 800c200:	f3bf 8f6f 	isb	sy
 800c204:	f3bf 8f4f 	dsb	sy
 800c208:	60fb      	str	r3, [r7, #12]
}
 800c20a:	bf00      	nop
 800c20c:	bf00      	nop
 800c20e:	e7fd      	b.n	800c20c <prvTaskExitError+0x28>
	__asm volatile
 800c210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c214:	f383 8811 	msr	BASEPRI, r3
 800c218:	f3bf 8f6f 	isb	sy
 800c21c:	f3bf 8f4f 	dsb	sy
 800c220:	60bb      	str	r3, [r7, #8]
}
 800c222:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c224:	bf00      	nop
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d0fc      	beq.n	800c226 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c22c:	bf00      	nop
 800c22e:	bf00      	nop
 800c230:	3714      	adds	r7, #20
 800c232:	46bd      	mov	sp, r7
 800c234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c238:	4770      	bx	lr
 800c23a:	bf00      	nop
 800c23c:	2000003c 	.word	0x2000003c

0800c240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c240:	4b07      	ldr	r3, [pc, #28]	@ (800c260 <pxCurrentTCBConst2>)
 800c242:	6819      	ldr	r1, [r3, #0]
 800c244:	6808      	ldr	r0, [r1, #0]
 800c246:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c24a:	f380 8809 	msr	PSP, r0
 800c24e:	f3bf 8f6f 	isb	sy
 800c252:	f04f 0000 	mov.w	r0, #0
 800c256:	f380 8811 	msr	BASEPRI, r0
 800c25a:	4770      	bx	lr
 800c25c:	f3af 8000 	nop.w

0800c260 <pxCurrentTCBConst2>:
 800c260:	20000d8c 	.word	0x20000d8c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c264:	bf00      	nop
 800c266:	bf00      	nop

0800c268 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c268:	4808      	ldr	r0, [pc, #32]	@ (800c28c <prvPortStartFirstTask+0x24>)
 800c26a:	6800      	ldr	r0, [r0, #0]
 800c26c:	6800      	ldr	r0, [r0, #0]
 800c26e:	f380 8808 	msr	MSP, r0
 800c272:	f04f 0000 	mov.w	r0, #0
 800c276:	f380 8814 	msr	CONTROL, r0
 800c27a:	b662      	cpsie	i
 800c27c:	b661      	cpsie	f
 800c27e:	f3bf 8f4f 	dsb	sy
 800c282:	f3bf 8f6f 	isb	sy
 800c286:	df00      	svc	0
 800c288:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c28a:	bf00      	nop
 800c28c:	e000ed08 	.word	0xe000ed08

0800c290 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c290:	b580      	push	{r7, lr}
 800c292:	b086      	sub	sp, #24
 800c294:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c296:	4b47      	ldr	r3, [pc, #284]	@ (800c3b4 <xPortStartScheduler+0x124>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	4a47      	ldr	r2, [pc, #284]	@ (800c3b8 <xPortStartScheduler+0x128>)
 800c29c:	4293      	cmp	r3, r2
 800c29e:	d10b      	bne.n	800c2b8 <xPortStartScheduler+0x28>
	__asm volatile
 800c2a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2a4:	f383 8811 	msr	BASEPRI, r3
 800c2a8:	f3bf 8f6f 	isb	sy
 800c2ac:	f3bf 8f4f 	dsb	sy
 800c2b0:	613b      	str	r3, [r7, #16]
}
 800c2b2:	bf00      	nop
 800c2b4:	bf00      	nop
 800c2b6:	e7fd      	b.n	800c2b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c2b8:	4b3e      	ldr	r3, [pc, #248]	@ (800c3b4 <xPortStartScheduler+0x124>)
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	4a3f      	ldr	r2, [pc, #252]	@ (800c3bc <xPortStartScheduler+0x12c>)
 800c2be:	4293      	cmp	r3, r2
 800c2c0:	d10b      	bne.n	800c2da <xPortStartScheduler+0x4a>
	__asm volatile
 800c2c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2c6:	f383 8811 	msr	BASEPRI, r3
 800c2ca:	f3bf 8f6f 	isb	sy
 800c2ce:	f3bf 8f4f 	dsb	sy
 800c2d2:	60fb      	str	r3, [r7, #12]
}
 800c2d4:	bf00      	nop
 800c2d6:	bf00      	nop
 800c2d8:	e7fd      	b.n	800c2d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c2da:	4b39      	ldr	r3, [pc, #228]	@ (800c3c0 <xPortStartScheduler+0x130>)
 800c2dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c2de:	697b      	ldr	r3, [r7, #20]
 800c2e0:	781b      	ldrb	r3, [r3, #0]
 800c2e2:	b2db      	uxtb	r3, r3
 800c2e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c2e6:	697b      	ldr	r3, [r7, #20]
 800c2e8:	22ff      	movs	r2, #255	@ 0xff
 800c2ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c2ec:	697b      	ldr	r3, [r7, #20]
 800c2ee:	781b      	ldrb	r3, [r3, #0]
 800c2f0:	b2db      	uxtb	r3, r3
 800c2f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c2f4:	78fb      	ldrb	r3, [r7, #3]
 800c2f6:	b2db      	uxtb	r3, r3
 800c2f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c2fc:	b2da      	uxtb	r2, r3
 800c2fe:	4b31      	ldr	r3, [pc, #196]	@ (800c3c4 <xPortStartScheduler+0x134>)
 800c300:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c302:	4b31      	ldr	r3, [pc, #196]	@ (800c3c8 <xPortStartScheduler+0x138>)
 800c304:	2207      	movs	r2, #7
 800c306:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c308:	e009      	b.n	800c31e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c30a:	4b2f      	ldr	r3, [pc, #188]	@ (800c3c8 <xPortStartScheduler+0x138>)
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	3b01      	subs	r3, #1
 800c310:	4a2d      	ldr	r2, [pc, #180]	@ (800c3c8 <xPortStartScheduler+0x138>)
 800c312:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c314:	78fb      	ldrb	r3, [r7, #3]
 800c316:	b2db      	uxtb	r3, r3
 800c318:	005b      	lsls	r3, r3, #1
 800c31a:	b2db      	uxtb	r3, r3
 800c31c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c31e:	78fb      	ldrb	r3, [r7, #3]
 800c320:	b2db      	uxtb	r3, r3
 800c322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c326:	2b80      	cmp	r3, #128	@ 0x80
 800c328:	d0ef      	beq.n	800c30a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c32a:	4b27      	ldr	r3, [pc, #156]	@ (800c3c8 <xPortStartScheduler+0x138>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	f1c3 0307 	rsb	r3, r3, #7
 800c332:	2b04      	cmp	r3, #4
 800c334:	d00b      	beq.n	800c34e <xPortStartScheduler+0xbe>
	__asm volatile
 800c336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c33a:	f383 8811 	msr	BASEPRI, r3
 800c33e:	f3bf 8f6f 	isb	sy
 800c342:	f3bf 8f4f 	dsb	sy
 800c346:	60bb      	str	r3, [r7, #8]
}
 800c348:	bf00      	nop
 800c34a:	bf00      	nop
 800c34c:	e7fd      	b.n	800c34a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c34e:	4b1e      	ldr	r3, [pc, #120]	@ (800c3c8 <xPortStartScheduler+0x138>)
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	021b      	lsls	r3, r3, #8
 800c354:	4a1c      	ldr	r2, [pc, #112]	@ (800c3c8 <xPortStartScheduler+0x138>)
 800c356:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c358:	4b1b      	ldr	r3, [pc, #108]	@ (800c3c8 <xPortStartScheduler+0x138>)
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c360:	4a19      	ldr	r2, [pc, #100]	@ (800c3c8 <xPortStartScheduler+0x138>)
 800c362:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	b2da      	uxtb	r2, r3
 800c368:	697b      	ldr	r3, [r7, #20]
 800c36a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c36c:	4b17      	ldr	r3, [pc, #92]	@ (800c3cc <xPortStartScheduler+0x13c>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	4a16      	ldr	r2, [pc, #88]	@ (800c3cc <xPortStartScheduler+0x13c>)
 800c372:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c376:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c378:	4b14      	ldr	r3, [pc, #80]	@ (800c3cc <xPortStartScheduler+0x13c>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	4a13      	ldr	r2, [pc, #76]	@ (800c3cc <xPortStartScheduler+0x13c>)
 800c37e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c382:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c384:	f000 f8da 	bl	800c53c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c388:	4b11      	ldr	r3, [pc, #68]	@ (800c3d0 <xPortStartScheduler+0x140>)
 800c38a:	2200      	movs	r2, #0
 800c38c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c38e:	f000 f8f9 	bl	800c584 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c392:	4b10      	ldr	r3, [pc, #64]	@ (800c3d4 <xPortStartScheduler+0x144>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	4a0f      	ldr	r2, [pc, #60]	@ (800c3d4 <xPortStartScheduler+0x144>)
 800c398:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c39c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c39e:	f7ff ff63 	bl	800c268 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c3a2:	f7fe ff3f 	bl	800b224 <vTaskSwitchContext>
	prvTaskExitError();
 800c3a6:	f7ff ff1d 	bl	800c1e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c3aa:	2300      	movs	r3, #0
}
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	3718      	adds	r7, #24
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	bd80      	pop	{r7, pc}
 800c3b4:	e000ed00 	.word	0xe000ed00
 800c3b8:	410fc271 	.word	0x410fc271
 800c3bc:	410fc270 	.word	0x410fc270
 800c3c0:	e000e400 	.word	0xe000e400
 800c3c4:	200013b8 	.word	0x200013b8
 800c3c8:	200013bc 	.word	0x200013bc
 800c3cc:	e000ed20 	.word	0xe000ed20
 800c3d0:	2000003c 	.word	0x2000003c
 800c3d4:	e000ef34 	.word	0xe000ef34

0800c3d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c3d8:	b480      	push	{r7}
 800c3da:	b083      	sub	sp, #12
 800c3dc:	af00      	add	r7, sp, #0
	__asm volatile
 800c3de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3e2:	f383 8811 	msr	BASEPRI, r3
 800c3e6:	f3bf 8f6f 	isb	sy
 800c3ea:	f3bf 8f4f 	dsb	sy
 800c3ee:	607b      	str	r3, [r7, #4]
}
 800c3f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c3f2:	4b10      	ldr	r3, [pc, #64]	@ (800c434 <vPortEnterCritical+0x5c>)
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	3301      	adds	r3, #1
 800c3f8:	4a0e      	ldr	r2, [pc, #56]	@ (800c434 <vPortEnterCritical+0x5c>)
 800c3fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c3fc:	4b0d      	ldr	r3, [pc, #52]	@ (800c434 <vPortEnterCritical+0x5c>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	2b01      	cmp	r3, #1
 800c402:	d110      	bne.n	800c426 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c404:	4b0c      	ldr	r3, [pc, #48]	@ (800c438 <vPortEnterCritical+0x60>)
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	b2db      	uxtb	r3, r3
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d00b      	beq.n	800c426 <vPortEnterCritical+0x4e>
	__asm volatile
 800c40e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c412:	f383 8811 	msr	BASEPRI, r3
 800c416:	f3bf 8f6f 	isb	sy
 800c41a:	f3bf 8f4f 	dsb	sy
 800c41e:	603b      	str	r3, [r7, #0]
}
 800c420:	bf00      	nop
 800c422:	bf00      	nop
 800c424:	e7fd      	b.n	800c422 <vPortEnterCritical+0x4a>
	}
}
 800c426:	bf00      	nop
 800c428:	370c      	adds	r7, #12
 800c42a:	46bd      	mov	sp, r7
 800c42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c430:	4770      	bx	lr
 800c432:	bf00      	nop
 800c434:	2000003c 	.word	0x2000003c
 800c438:	e000ed04 	.word	0xe000ed04

0800c43c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c43c:	b480      	push	{r7}
 800c43e:	b083      	sub	sp, #12
 800c440:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c442:	4b12      	ldr	r3, [pc, #72]	@ (800c48c <vPortExitCritical+0x50>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d10b      	bne.n	800c462 <vPortExitCritical+0x26>
	__asm volatile
 800c44a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c44e:	f383 8811 	msr	BASEPRI, r3
 800c452:	f3bf 8f6f 	isb	sy
 800c456:	f3bf 8f4f 	dsb	sy
 800c45a:	607b      	str	r3, [r7, #4]
}
 800c45c:	bf00      	nop
 800c45e:	bf00      	nop
 800c460:	e7fd      	b.n	800c45e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c462:	4b0a      	ldr	r3, [pc, #40]	@ (800c48c <vPortExitCritical+0x50>)
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	3b01      	subs	r3, #1
 800c468:	4a08      	ldr	r2, [pc, #32]	@ (800c48c <vPortExitCritical+0x50>)
 800c46a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c46c:	4b07      	ldr	r3, [pc, #28]	@ (800c48c <vPortExitCritical+0x50>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d105      	bne.n	800c480 <vPortExitCritical+0x44>
 800c474:	2300      	movs	r3, #0
 800c476:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	f383 8811 	msr	BASEPRI, r3
}
 800c47e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c480:	bf00      	nop
 800c482:	370c      	adds	r7, #12
 800c484:	46bd      	mov	sp, r7
 800c486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48a:	4770      	bx	lr
 800c48c:	2000003c 	.word	0x2000003c

0800c490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c490:	f3ef 8009 	mrs	r0, PSP
 800c494:	f3bf 8f6f 	isb	sy
 800c498:	4b15      	ldr	r3, [pc, #84]	@ (800c4f0 <pxCurrentTCBConst>)
 800c49a:	681a      	ldr	r2, [r3, #0]
 800c49c:	f01e 0f10 	tst.w	lr, #16
 800c4a0:	bf08      	it	eq
 800c4a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c4a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4aa:	6010      	str	r0, [r2, #0]
 800c4ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c4b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c4b4:	f380 8811 	msr	BASEPRI, r0
 800c4b8:	f3bf 8f4f 	dsb	sy
 800c4bc:	f3bf 8f6f 	isb	sy
 800c4c0:	f7fe feb0 	bl	800b224 <vTaskSwitchContext>
 800c4c4:	f04f 0000 	mov.w	r0, #0
 800c4c8:	f380 8811 	msr	BASEPRI, r0
 800c4cc:	bc09      	pop	{r0, r3}
 800c4ce:	6819      	ldr	r1, [r3, #0]
 800c4d0:	6808      	ldr	r0, [r1, #0]
 800c4d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4d6:	f01e 0f10 	tst.w	lr, #16
 800c4da:	bf08      	it	eq
 800c4dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c4e0:	f380 8809 	msr	PSP, r0
 800c4e4:	f3bf 8f6f 	isb	sy
 800c4e8:	4770      	bx	lr
 800c4ea:	bf00      	nop
 800c4ec:	f3af 8000 	nop.w

0800c4f0 <pxCurrentTCBConst>:
 800c4f0:	20000d8c 	.word	0x20000d8c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c4f4:	bf00      	nop
 800c4f6:	bf00      	nop

0800c4f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b082      	sub	sp, #8
 800c4fc:	af00      	add	r7, sp, #0
	__asm volatile
 800c4fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c502:	f383 8811 	msr	BASEPRI, r3
 800c506:	f3bf 8f6f 	isb	sy
 800c50a:	f3bf 8f4f 	dsb	sy
 800c50e:	607b      	str	r3, [r7, #4]
}
 800c510:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c512:	f7fe fdcd 	bl	800b0b0 <xTaskIncrementTick>
 800c516:	4603      	mov	r3, r0
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d003      	beq.n	800c524 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c51c:	4b06      	ldr	r3, [pc, #24]	@ (800c538 <xPortSysTickHandler+0x40>)
 800c51e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c522:	601a      	str	r2, [r3, #0]
 800c524:	2300      	movs	r3, #0
 800c526:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c528:	683b      	ldr	r3, [r7, #0]
 800c52a:	f383 8811 	msr	BASEPRI, r3
}
 800c52e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c530:	bf00      	nop
 800c532:	3708      	adds	r7, #8
 800c534:	46bd      	mov	sp, r7
 800c536:	bd80      	pop	{r7, pc}
 800c538:	e000ed04 	.word	0xe000ed04

0800c53c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c53c:	b480      	push	{r7}
 800c53e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c540:	4b0b      	ldr	r3, [pc, #44]	@ (800c570 <vPortSetupTimerInterrupt+0x34>)
 800c542:	2200      	movs	r2, #0
 800c544:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c546:	4b0b      	ldr	r3, [pc, #44]	@ (800c574 <vPortSetupTimerInterrupt+0x38>)
 800c548:	2200      	movs	r2, #0
 800c54a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c54c:	4b0a      	ldr	r3, [pc, #40]	@ (800c578 <vPortSetupTimerInterrupt+0x3c>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	4a0a      	ldr	r2, [pc, #40]	@ (800c57c <vPortSetupTimerInterrupt+0x40>)
 800c552:	fba2 2303 	umull	r2, r3, r2, r3
 800c556:	099b      	lsrs	r3, r3, #6
 800c558:	4a09      	ldr	r2, [pc, #36]	@ (800c580 <vPortSetupTimerInterrupt+0x44>)
 800c55a:	3b01      	subs	r3, #1
 800c55c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c55e:	4b04      	ldr	r3, [pc, #16]	@ (800c570 <vPortSetupTimerInterrupt+0x34>)
 800c560:	2207      	movs	r2, #7
 800c562:	601a      	str	r2, [r3, #0]
}
 800c564:	bf00      	nop
 800c566:	46bd      	mov	sp, r7
 800c568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56c:	4770      	bx	lr
 800c56e:	bf00      	nop
 800c570:	e000e010 	.word	0xe000e010
 800c574:	e000e018 	.word	0xe000e018
 800c578:	20000000 	.word	0x20000000
 800c57c:	10624dd3 	.word	0x10624dd3
 800c580:	e000e014 	.word	0xe000e014

0800c584 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c584:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c594 <vPortEnableVFP+0x10>
 800c588:	6801      	ldr	r1, [r0, #0]
 800c58a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c58e:	6001      	str	r1, [r0, #0]
 800c590:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c592:	bf00      	nop
 800c594:	e000ed88 	.word	0xe000ed88

0800c598 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c598:	b480      	push	{r7}
 800c59a:	b085      	sub	sp, #20
 800c59c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c59e:	f3ef 8305 	mrs	r3, IPSR
 800c5a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	2b0f      	cmp	r3, #15
 800c5a8:	d915      	bls.n	800c5d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c5aa:	4a18      	ldr	r2, [pc, #96]	@ (800c60c <vPortValidateInterruptPriority+0x74>)
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	4413      	add	r3, r2
 800c5b0:	781b      	ldrb	r3, [r3, #0]
 800c5b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c5b4:	4b16      	ldr	r3, [pc, #88]	@ (800c610 <vPortValidateInterruptPriority+0x78>)
 800c5b6:	781b      	ldrb	r3, [r3, #0]
 800c5b8:	7afa      	ldrb	r2, [r7, #11]
 800c5ba:	429a      	cmp	r2, r3
 800c5bc:	d20b      	bcs.n	800c5d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c5be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5c2:	f383 8811 	msr	BASEPRI, r3
 800c5c6:	f3bf 8f6f 	isb	sy
 800c5ca:	f3bf 8f4f 	dsb	sy
 800c5ce:	607b      	str	r3, [r7, #4]
}
 800c5d0:	bf00      	nop
 800c5d2:	bf00      	nop
 800c5d4:	e7fd      	b.n	800c5d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c5d6:	4b0f      	ldr	r3, [pc, #60]	@ (800c614 <vPortValidateInterruptPriority+0x7c>)
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c5de:	4b0e      	ldr	r3, [pc, #56]	@ (800c618 <vPortValidateInterruptPriority+0x80>)
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	429a      	cmp	r2, r3
 800c5e4:	d90b      	bls.n	800c5fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c5e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5ea:	f383 8811 	msr	BASEPRI, r3
 800c5ee:	f3bf 8f6f 	isb	sy
 800c5f2:	f3bf 8f4f 	dsb	sy
 800c5f6:	603b      	str	r3, [r7, #0]
}
 800c5f8:	bf00      	nop
 800c5fa:	bf00      	nop
 800c5fc:	e7fd      	b.n	800c5fa <vPortValidateInterruptPriority+0x62>
	}
 800c5fe:	bf00      	nop
 800c600:	3714      	adds	r7, #20
 800c602:	46bd      	mov	sp, r7
 800c604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c608:	4770      	bx	lr
 800c60a:	bf00      	nop
 800c60c:	e000e3f0 	.word	0xe000e3f0
 800c610:	200013b8 	.word	0x200013b8
 800c614:	e000ed0c 	.word	0xe000ed0c
 800c618:	200013bc 	.word	0x200013bc

0800c61c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b08a      	sub	sp, #40	@ 0x28
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c624:	2300      	movs	r3, #0
 800c626:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c628:	f7fe fc86 	bl	800af38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c62c:	4b5c      	ldr	r3, [pc, #368]	@ (800c7a0 <pvPortMalloc+0x184>)
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d101      	bne.n	800c638 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c634:	f000 f924 	bl	800c880 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c638:	4b5a      	ldr	r3, [pc, #360]	@ (800c7a4 <pvPortMalloc+0x188>)
 800c63a:	681a      	ldr	r2, [r3, #0]
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	4013      	ands	r3, r2
 800c640:	2b00      	cmp	r3, #0
 800c642:	f040 8095 	bne.w	800c770 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d01e      	beq.n	800c68a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c64c:	2208      	movs	r2, #8
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	4413      	add	r3, r2
 800c652:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	f003 0307 	and.w	r3, r3, #7
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d015      	beq.n	800c68a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	f023 0307 	bic.w	r3, r3, #7
 800c664:	3308      	adds	r3, #8
 800c666:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	f003 0307 	and.w	r3, r3, #7
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d00b      	beq.n	800c68a <pvPortMalloc+0x6e>
	__asm volatile
 800c672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c676:	f383 8811 	msr	BASEPRI, r3
 800c67a:	f3bf 8f6f 	isb	sy
 800c67e:	f3bf 8f4f 	dsb	sy
 800c682:	617b      	str	r3, [r7, #20]
}
 800c684:	bf00      	nop
 800c686:	bf00      	nop
 800c688:	e7fd      	b.n	800c686 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d06f      	beq.n	800c770 <pvPortMalloc+0x154>
 800c690:	4b45      	ldr	r3, [pc, #276]	@ (800c7a8 <pvPortMalloc+0x18c>)
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	687a      	ldr	r2, [r7, #4]
 800c696:	429a      	cmp	r2, r3
 800c698:	d86a      	bhi.n	800c770 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c69a:	4b44      	ldr	r3, [pc, #272]	@ (800c7ac <pvPortMalloc+0x190>)
 800c69c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c69e:	4b43      	ldr	r3, [pc, #268]	@ (800c7ac <pvPortMalloc+0x190>)
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c6a4:	e004      	b.n	800c6b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c6a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c6aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6b2:	685b      	ldr	r3, [r3, #4]
 800c6b4:	687a      	ldr	r2, [r7, #4]
 800c6b6:	429a      	cmp	r2, r3
 800c6b8:	d903      	bls.n	800c6c2 <pvPortMalloc+0xa6>
 800c6ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d1f1      	bne.n	800c6a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c6c2:	4b37      	ldr	r3, [pc, #220]	@ (800c7a0 <pvPortMalloc+0x184>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6c8:	429a      	cmp	r2, r3
 800c6ca:	d051      	beq.n	800c770 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c6cc:	6a3b      	ldr	r3, [r7, #32]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	2208      	movs	r2, #8
 800c6d2:	4413      	add	r3, r2
 800c6d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c6d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6d8:	681a      	ldr	r2, [r3, #0]
 800c6da:	6a3b      	ldr	r3, [r7, #32]
 800c6dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c6de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6e0:	685a      	ldr	r2, [r3, #4]
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	1ad2      	subs	r2, r2, r3
 800c6e6:	2308      	movs	r3, #8
 800c6e8:	005b      	lsls	r3, r3, #1
 800c6ea:	429a      	cmp	r2, r3
 800c6ec:	d920      	bls.n	800c730 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c6ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	4413      	add	r3, r2
 800c6f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c6f6:	69bb      	ldr	r3, [r7, #24]
 800c6f8:	f003 0307 	and.w	r3, r3, #7
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d00b      	beq.n	800c718 <pvPortMalloc+0xfc>
	__asm volatile
 800c700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c704:	f383 8811 	msr	BASEPRI, r3
 800c708:	f3bf 8f6f 	isb	sy
 800c70c:	f3bf 8f4f 	dsb	sy
 800c710:	613b      	str	r3, [r7, #16]
}
 800c712:	bf00      	nop
 800c714:	bf00      	nop
 800c716:	e7fd      	b.n	800c714 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c71a:	685a      	ldr	r2, [r3, #4]
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	1ad2      	subs	r2, r2, r3
 800c720:	69bb      	ldr	r3, [r7, #24]
 800c722:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c726:	687a      	ldr	r2, [r7, #4]
 800c728:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c72a:	69b8      	ldr	r0, [r7, #24]
 800c72c:	f000 f90a 	bl	800c944 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c730:	4b1d      	ldr	r3, [pc, #116]	@ (800c7a8 <pvPortMalloc+0x18c>)
 800c732:	681a      	ldr	r2, [r3, #0]
 800c734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c736:	685b      	ldr	r3, [r3, #4]
 800c738:	1ad3      	subs	r3, r2, r3
 800c73a:	4a1b      	ldr	r2, [pc, #108]	@ (800c7a8 <pvPortMalloc+0x18c>)
 800c73c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c73e:	4b1a      	ldr	r3, [pc, #104]	@ (800c7a8 <pvPortMalloc+0x18c>)
 800c740:	681a      	ldr	r2, [r3, #0]
 800c742:	4b1b      	ldr	r3, [pc, #108]	@ (800c7b0 <pvPortMalloc+0x194>)
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	429a      	cmp	r2, r3
 800c748:	d203      	bcs.n	800c752 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c74a:	4b17      	ldr	r3, [pc, #92]	@ (800c7a8 <pvPortMalloc+0x18c>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	4a18      	ldr	r2, [pc, #96]	@ (800c7b0 <pvPortMalloc+0x194>)
 800c750:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c754:	685a      	ldr	r2, [r3, #4]
 800c756:	4b13      	ldr	r3, [pc, #76]	@ (800c7a4 <pvPortMalloc+0x188>)
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	431a      	orrs	r2, r3
 800c75c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c75e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c762:	2200      	movs	r2, #0
 800c764:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c766:	4b13      	ldr	r3, [pc, #76]	@ (800c7b4 <pvPortMalloc+0x198>)
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	3301      	adds	r3, #1
 800c76c:	4a11      	ldr	r2, [pc, #68]	@ (800c7b4 <pvPortMalloc+0x198>)
 800c76e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c770:	f7fe fbf0 	bl	800af54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c774:	69fb      	ldr	r3, [r7, #28]
 800c776:	f003 0307 	and.w	r3, r3, #7
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d00b      	beq.n	800c796 <pvPortMalloc+0x17a>
	__asm volatile
 800c77e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c782:	f383 8811 	msr	BASEPRI, r3
 800c786:	f3bf 8f6f 	isb	sy
 800c78a:	f3bf 8f4f 	dsb	sy
 800c78e:	60fb      	str	r3, [r7, #12]
}
 800c790:	bf00      	nop
 800c792:	bf00      	nop
 800c794:	e7fd      	b.n	800c792 <pvPortMalloc+0x176>
	return pvReturn;
 800c796:	69fb      	ldr	r3, [r7, #28]
}
 800c798:	4618      	mov	r0, r3
 800c79a:	3728      	adds	r7, #40	@ 0x28
 800c79c:	46bd      	mov	sp, r7
 800c79e:	bd80      	pop	{r7, pc}
 800c7a0:	20004fc8 	.word	0x20004fc8
 800c7a4:	20004fdc 	.word	0x20004fdc
 800c7a8:	20004fcc 	.word	0x20004fcc
 800c7ac:	20004fc0 	.word	0x20004fc0
 800c7b0:	20004fd0 	.word	0x20004fd0
 800c7b4:	20004fd4 	.word	0x20004fd4

0800c7b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b086      	sub	sp, #24
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d04f      	beq.n	800c86a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c7ca:	2308      	movs	r3, #8
 800c7cc:	425b      	negs	r3, r3
 800c7ce:	697a      	ldr	r2, [r7, #20]
 800c7d0:	4413      	add	r3, r2
 800c7d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c7d4:	697b      	ldr	r3, [r7, #20]
 800c7d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c7d8:	693b      	ldr	r3, [r7, #16]
 800c7da:	685a      	ldr	r2, [r3, #4]
 800c7dc:	4b25      	ldr	r3, [pc, #148]	@ (800c874 <vPortFree+0xbc>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	4013      	ands	r3, r2
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d10b      	bne.n	800c7fe <vPortFree+0x46>
	__asm volatile
 800c7e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7ea:	f383 8811 	msr	BASEPRI, r3
 800c7ee:	f3bf 8f6f 	isb	sy
 800c7f2:	f3bf 8f4f 	dsb	sy
 800c7f6:	60fb      	str	r3, [r7, #12]
}
 800c7f8:	bf00      	nop
 800c7fa:	bf00      	nop
 800c7fc:	e7fd      	b.n	800c7fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c7fe:	693b      	ldr	r3, [r7, #16]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d00b      	beq.n	800c81e <vPortFree+0x66>
	__asm volatile
 800c806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c80a:	f383 8811 	msr	BASEPRI, r3
 800c80e:	f3bf 8f6f 	isb	sy
 800c812:	f3bf 8f4f 	dsb	sy
 800c816:	60bb      	str	r3, [r7, #8]
}
 800c818:	bf00      	nop
 800c81a:	bf00      	nop
 800c81c:	e7fd      	b.n	800c81a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c81e:	693b      	ldr	r3, [r7, #16]
 800c820:	685a      	ldr	r2, [r3, #4]
 800c822:	4b14      	ldr	r3, [pc, #80]	@ (800c874 <vPortFree+0xbc>)
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	4013      	ands	r3, r2
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d01e      	beq.n	800c86a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c82c:	693b      	ldr	r3, [r7, #16]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d11a      	bne.n	800c86a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c834:	693b      	ldr	r3, [r7, #16]
 800c836:	685a      	ldr	r2, [r3, #4]
 800c838:	4b0e      	ldr	r3, [pc, #56]	@ (800c874 <vPortFree+0xbc>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	43db      	mvns	r3, r3
 800c83e:	401a      	ands	r2, r3
 800c840:	693b      	ldr	r3, [r7, #16]
 800c842:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c844:	f7fe fb78 	bl	800af38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c848:	693b      	ldr	r3, [r7, #16]
 800c84a:	685a      	ldr	r2, [r3, #4]
 800c84c:	4b0a      	ldr	r3, [pc, #40]	@ (800c878 <vPortFree+0xc0>)
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	4413      	add	r3, r2
 800c852:	4a09      	ldr	r2, [pc, #36]	@ (800c878 <vPortFree+0xc0>)
 800c854:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c856:	6938      	ldr	r0, [r7, #16]
 800c858:	f000 f874 	bl	800c944 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c85c:	4b07      	ldr	r3, [pc, #28]	@ (800c87c <vPortFree+0xc4>)
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	3301      	adds	r3, #1
 800c862:	4a06      	ldr	r2, [pc, #24]	@ (800c87c <vPortFree+0xc4>)
 800c864:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c866:	f7fe fb75 	bl	800af54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c86a:	bf00      	nop
 800c86c:	3718      	adds	r7, #24
 800c86e:	46bd      	mov	sp, r7
 800c870:	bd80      	pop	{r7, pc}
 800c872:	bf00      	nop
 800c874:	20004fdc 	.word	0x20004fdc
 800c878:	20004fcc 	.word	0x20004fcc
 800c87c:	20004fd8 	.word	0x20004fd8

0800c880 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c880:	b480      	push	{r7}
 800c882:	b085      	sub	sp, #20
 800c884:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c886:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c88a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c88c:	4b27      	ldr	r3, [pc, #156]	@ (800c92c <prvHeapInit+0xac>)
 800c88e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	f003 0307 	and.w	r3, r3, #7
 800c896:	2b00      	cmp	r3, #0
 800c898:	d00c      	beq.n	800c8b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	3307      	adds	r3, #7
 800c89e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	f023 0307 	bic.w	r3, r3, #7
 800c8a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c8a8:	68ba      	ldr	r2, [r7, #8]
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	1ad3      	subs	r3, r2, r3
 800c8ae:	4a1f      	ldr	r2, [pc, #124]	@ (800c92c <prvHeapInit+0xac>)
 800c8b0:	4413      	add	r3, r2
 800c8b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c8b8:	4a1d      	ldr	r2, [pc, #116]	@ (800c930 <prvHeapInit+0xb0>)
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c8be:	4b1c      	ldr	r3, [pc, #112]	@ (800c930 <prvHeapInit+0xb0>)
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	68ba      	ldr	r2, [r7, #8]
 800c8c8:	4413      	add	r3, r2
 800c8ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c8cc:	2208      	movs	r2, #8
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	1a9b      	subs	r3, r3, r2
 800c8d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	f023 0307 	bic.w	r3, r3, #7
 800c8da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	4a15      	ldr	r2, [pc, #84]	@ (800c934 <prvHeapInit+0xb4>)
 800c8e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c8e2:	4b14      	ldr	r3, [pc, #80]	@ (800c934 <prvHeapInit+0xb4>)
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c8ea:	4b12      	ldr	r3, [pc, #72]	@ (800c934 <prvHeapInit+0xb4>)
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	68fa      	ldr	r2, [r7, #12]
 800c8fa:	1ad2      	subs	r2, r2, r3
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c900:	4b0c      	ldr	r3, [pc, #48]	@ (800c934 <prvHeapInit+0xb4>)
 800c902:	681a      	ldr	r2, [r3, #0]
 800c904:	683b      	ldr	r3, [r7, #0]
 800c906:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	685b      	ldr	r3, [r3, #4]
 800c90c:	4a0a      	ldr	r2, [pc, #40]	@ (800c938 <prvHeapInit+0xb8>)
 800c90e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c910:	683b      	ldr	r3, [r7, #0]
 800c912:	685b      	ldr	r3, [r3, #4]
 800c914:	4a09      	ldr	r2, [pc, #36]	@ (800c93c <prvHeapInit+0xbc>)
 800c916:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c918:	4b09      	ldr	r3, [pc, #36]	@ (800c940 <prvHeapInit+0xc0>)
 800c91a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c91e:	601a      	str	r2, [r3, #0]
}
 800c920:	bf00      	nop
 800c922:	3714      	adds	r7, #20
 800c924:	46bd      	mov	sp, r7
 800c926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92a:	4770      	bx	lr
 800c92c:	200013c0 	.word	0x200013c0
 800c930:	20004fc0 	.word	0x20004fc0
 800c934:	20004fc8 	.word	0x20004fc8
 800c938:	20004fd0 	.word	0x20004fd0
 800c93c:	20004fcc 	.word	0x20004fcc
 800c940:	20004fdc 	.word	0x20004fdc

0800c944 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c944:	b480      	push	{r7}
 800c946:	b085      	sub	sp, #20
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c94c:	4b28      	ldr	r3, [pc, #160]	@ (800c9f0 <prvInsertBlockIntoFreeList+0xac>)
 800c94e:	60fb      	str	r3, [r7, #12]
 800c950:	e002      	b.n	800c958 <prvInsertBlockIntoFreeList+0x14>
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	60fb      	str	r3, [r7, #12]
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	687a      	ldr	r2, [r7, #4]
 800c95e:	429a      	cmp	r2, r3
 800c960:	d8f7      	bhi.n	800c952 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	685b      	ldr	r3, [r3, #4]
 800c96a:	68ba      	ldr	r2, [r7, #8]
 800c96c:	4413      	add	r3, r2
 800c96e:	687a      	ldr	r2, [r7, #4]
 800c970:	429a      	cmp	r2, r3
 800c972:	d108      	bne.n	800c986 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	685a      	ldr	r2, [r3, #4]
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	685b      	ldr	r3, [r3, #4]
 800c97c:	441a      	add	r2, r3
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	685b      	ldr	r3, [r3, #4]
 800c98e:	68ba      	ldr	r2, [r7, #8]
 800c990:	441a      	add	r2, r3
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	429a      	cmp	r2, r3
 800c998:	d118      	bne.n	800c9cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	681a      	ldr	r2, [r3, #0]
 800c99e:	4b15      	ldr	r3, [pc, #84]	@ (800c9f4 <prvInsertBlockIntoFreeList+0xb0>)
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	429a      	cmp	r2, r3
 800c9a4:	d00d      	beq.n	800c9c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	685a      	ldr	r2, [r3, #4]
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	685b      	ldr	r3, [r3, #4]
 800c9b0:	441a      	add	r2, r3
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	681a      	ldr	r2, [r3, #0]
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	601a      	str	r2, [r3, #0]
 800c9c0:	e008      	b.n	800c9d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c9c2:	4b0c      	ldr	r3, [pc, #48]	@ (800c9f4 <prvInsertBlockIntoFreeList+0xb0>)
 800c9c4:	681a      	ldr	r2, [r3, #0]
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	601a      	str	r2, [r3, #0]
 800c9ca:	e003      	b.n	800c9d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	681a      	ldr	r2, [r3, #0]
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c9d4:	68fa      	ldr	r2, [r7, #12]
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	429a      	cmp	r2, r3
 800c9da:	d002      	beq.n	800c9e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	687a      	ldr	r2, [r7, #4]
 800c9e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c9e2:	bf00      	nop
 800c9e4:	3714      	adds	r7, #20
 800c9e6:	46bd      	mov	sp, r7
 800c9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ec:	4770      	bx	lr
 800c9ee:	bf00      	nop
 800c9f0:	20004fc0 	.word	0x20004fc0
 800c9f4:	20004fc8 	.word	0x20004fc8

0800c9f8 <_Znwj>:
 800c9f8:	2801      	cmp	r0, #1
 800c9fa:	bf38      	it	cc
 800c9fc:	2001      	movcc	r0, #1
 800c9fe:	b510      	push	{r4, lr}
 800ca00:	4604      	mov	r4, r0
 800ca02:	4620      	mov	r0, r4
 800ca04:	f000 f81a 	bl	800ca3c <malloc>
 800ca08:	b100      	cbz	r0, 800ca0c <_Znwj+0x14>
 800ca0a:	bd10      	pop	{r4, pc}
 800ca0c:	f000 f806 	bl	800ca1c <_ZSt15get_new_handlerv>
 800ca10:	b908      	cbnz	r0, 800ca16 <_Znwj+0x1e>
 800ca12:	f000 f80b 	bl	800ca2c <abort>
 800ca16:	4780      	blx	r0
 800ca18:	e7f3      	b.n	800ca02 <_Znwj+0xa>
	...

0800ca1c <_ZSt15get_new_handlerv>:
 800ca1c:	4b02      	ldr	r3, [pc, #8]	@ (800ca28 <_ZSt15get_new_handlerv+0xc>)
 800ca1e:	6818      	ldr	r0, [r3, #0]
 800ca20:	f3bf 8f5b 	dmb	ish
 800ca24:	4770      	bx	lr
 800ca26:	bf00      	nop
 800ca28:	20004fe0 	.word	0x20004fe0

0800ca2c <abort>:
 800ca2c:	b508      	push	{r3, lr}
 800ca2e:	2006      	movs	r0, #6
 800ca30:	f000 f8ea 	bl	800cc08 <raise>
 800ca34:	2001      	movs	r0, #1
 800ca36:	f7f5 f8f7 	bl	8001c28 <_exit>
	...

0800ca3c <malloc>:
 800ca3c:	4b02      	ldr	r3, [pc, #8]	@ (800ca48 <malloc+0xc>)
 800ca3e:	4601      	mov	r1, r0
 800ca40:	6818      	ldr	r0, [r3, #0]
 800ca42:	f000 b825 	b.w	800ca90 <_malloc_r>
 800ca46:	bf00      	nop
 800ca48:	20000040 	.word	0x20000040

0800ca4c <sbrk_aligned>:
 800ca4c:	b570      	push	{r4, r5, r6, lr}
 800ca4e:	4e0f      	ldr	r6, [pc, #60]	@ (800ca8c <sbrk_aligned+0x40>)
 800ca50:	460c      	mov	r4, r1
 800ca52:	6831      	ldr	r1, [r6, #0]
 800ca54:	4605      	mov	r5, r0
 800ca56:	b911      	cbnz	r1, 800ca5e <sbrk_aligned+0x12>
 800ca58:	f000 f8f2 	bl	800cc40 <_sbrk_r>
 800ca5c:	6030      	str	r0, [r6, #0]
 800ca5e:	4621      	mov	r1, r4
 800ca60:	4628      	mov	r0, r5
 800ca62:	f000 f8ed 	bl	800cc40 <_sbrk_r>
 800ca66:	1c43      	adds	r3, r0, #1
 800ca68:	d103      	bne.n	800ca72 <sbrk_aligned+0x26>
 800ca6a:	f04f 34ff 	mov.w	r4, #4294967295
 800ca6e:	4620      	mov	r0, r4
 800ca70:	bd70      	pop	{r4, r5, r6, pc}
 800ca72:	1cc4      	adds	r4, r0, #3
 800ca74:	f024 0403 	bic.w	r4, r4, #3
 800ca78:	42a0      	cmp	r0, r4
 800ca7a:	d0f8      	beq.n	800ca6e <sbrk_aligned+0x22>
 800ca7c:	1a21      	subs	r1, r4, r0
 800ca7e:	4628      	mov	r0, r5
 800ca80:	f000 f8de 	bl	800cc40 <_sbrk_r>
 800ca84:	3001      	adds	r0, #1
 800ca86:	d1f2      	bne.n	800ca6e <sbrk_aligned+0x22>
 800ca88:	e7ef      	b.n	800ca6a <sbrk_aligned+0x1e>
 800ca8a:	bf00      	nop
 800ca8c:	20004fe4 	.word	0x20004fe4

0800ca90 <_malloc_r>:
 800ca90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca94:	1ccd      	adds	r5, r1, #3
 800ca96:	f025 0503 	bic.w	r5, r5, #3
 800ca9a:	3508      	adds	r5, #8
 800ca9c:	2d0c      	cmp	r5, #12
 800ca9e:	bf38      	it	cc
 800caa0:	250c      	movcc	r5, #12
 800caa2:	2d00      	cmp	r5, #0
 800caa4:	4606      	mov	r6, r0
 800caa6:	db01      	blt.n	800caac <_malloc_r+0x1c>
 800caa8:	42a9      	cmp	r1, r5
 800caaa:	d904      	bls.n	800cab6 <_malloc_r+0x26>
 800caac:	230c      	movs	r3, #12
 800caae:	6033      	str	r3, [r6, #0]
 800cab0:	2000      	movs	r0, #0
 800cab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cab6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cb8c <_malloc_r+0xfc>
 800caba:	f000 f869 	bl	800cb90 <__malloc_lock>
 800cabe:	f8d8 3000 	ldr.w	r3, [r8]
 800cac2:	461c      	mov	r4, r3
 800cac4:	bb44      	cbnz	r4, 800cb18 <_malloc_r+0x88>
 800cac6:	4629      	mov	r1, r5
 800cac8:	4630      	mov	r0, r6
 800caca:	f7ff ffbf 	bl	800ca4c <sbrk_aligned>
 800cace:	1c43      	adds	r3, r0, #1
 800cad0:	4604      	mov	r4, r0
 800cad2:	d158      	bne.n	800cb86 <_malloc_r+0xf6>
 800cad4:	f8d8 4000 	ldr.w	r4, [r8]
 800cad8:	4627      	mov	r7, r4
 800cada:	2f00      	cmp	r7, #0
 800cadc:	d143      	bne.n	800cb66 <_malloc_r+0xd6>
 800cade:	2c00      	cmp	r4, #0
 800cae0:	d04b      	beq.n	800cb7a <_malloc_r+0xea>
 800cae2:	6823      	ldr	r3, [r4, #0]
 800cae4:	4639      	mov	r1, r7
 800cae6:	4630      	mov	r0, r6
 800cae8:	eb04 0903 	add.w	r9, r4, r3
 800caec:	f000 f8a8 	bl	800cc40 <_sbrk_r>
 800caf0:	4581      	cmp	r9, r0
 800caf2:	d142      	bne.n	800cb7a <_malloc_r+0xea>
 800caf4:	6821      	ldr	r1, [r4, #0]
 800caf6:	1a6d      	subs	r5, r5, r1
 800caf8:	4629      	mov	r1, r5
 800cafa:	4630      	mov	r0, r6
 800cafc:	f7ff ffa6 	bl	800ca4c <sbrk_aligned>
 800cb00:	3001      	adds	r0, #1
 800cb02:	d03a      	beq.n	800cb7a <_malloc_r+0xea>
 800cb04:	6823      	ldr	r3, [r4, #0]
 800cb06:	442b      	add	r3, r5
 800cb08:	6023      	str	r3, [r4, #0]
 800cb0a:	f8d8 3000 	ldr.w	r3, [r8]
 800cb0e:	685a      	ldr	r2, [r3, #4]
 800cb10:	bb62      	cbnz	r2, 800cb6c <_malloc_r+0xdc>
 800cb12:	f8c8 7000 	str.w	r7, [r8]
 800cb16:	e00f      	b.n	800cb38 <_malloc_r+0xa8>
 800cb18:	6822      	ldr	r2, [r4, #0]
 800cb1a:	1b52      	subs	r2, r2, r5
 800cb1c:	d420      	bmi.n	800cb60 <_malloc_r+0xd0>
 800cb1e:	2a0b      	cmp	r2, #11
 800cb20:	d917      	bls.n	800cb52 <_malloc_r+0xc2>
 800cb22:	1961      	adds	r1, r4, r5
 800cb24:	42a3      	cmp	r3, r4
 800cb26:	6025      	str	r5, [r4, #0]
 800cb28:	bf18      	it	ne
 800cb2a:	6059      	strne	r1, [r3, #4]
 800cb2c:	6863      	ldr	r3, [r4, #4]
 800cb2e:	bf08      	it	eq
 800cb30:	f8c8 1000 	streq.w	r1, [r8]
 800cb34:	5162      	str	r2, [r4, r5]
 800cb36:	604b      	str	r3, [r1, #4]
 800cb38:	4630      	mov	r0, r6
 800cb3a:	f000 f82f 	bl	800cb9c <__malloc_unlock>
 800cb3e:	f104 000b 	add.w	r0, r4, #11
 800cb42:	1d23      	adds	r3, r4, #4
 800cb44:	f020 0007 	bic.w	r0, r0, #7
 800cb48:	1ac2      	subs	r2, r0, r3
 800cb4a:	bf1c      	itt	ne
 800cb4c:	1a1b      	subne	r3, r3, r0
 800cb4e:	50a3      	strne	r3, [r4, r2]
 800cb50:	e7af      	b.n	800cab2 <_malloc_r+0x22>
 800cb52:	6862      	ldr	r2, [r4, #4]
 800cb54:	42a3      	cmp	r3, r4
 800cb56:	bf0c      	ite	eq
 800cb58:	f8c8 2000 	streq.w	r2, [r8]
 800cb5c:	605a      	strne	r2, [r3, #4]
 800cb5e:	e7eb      	b.n	800cb38 <_malloc_r+0xa8>
 800cb60:	4623      	mov	r3, r4
 800cb62:	6864      	ldr	r4, [r4, #4]
 800cb64:	e7ae      	b.n	800cac4 <_malloc_r+0x34>
 800cb66:	463c      	mov	r4, r7
 800cb68:	687f      	ldr	r7, [r7, #4]
 800cb6a:	e7b6      	b.n	800cada <_malloc_r+0x4a>
 800cb6c:	461a      	mov	r2, r3
 800cb6e:	685b      	ldr	r3, [r3, #4]
 800cb70:	42a3      	cmp	r3, r4
 800cb72:	d1fb      	bne.n	800cb6c <_malloc_r+0xdc>
 800cb74:	2300      	movs	r3, #0
 800cb76:	6053      	str	r3, [r2, #4]
 800cb78:	e7de      	b.n	800cb38 <_malloc_r+0xa8>
 800cb7a:	230c      	movs	r3, #12
 800cb7c:	6033      	str	r3, [r6, #0]
 800cb7e:	4630      	mov	r0, r6
 800cb80:	f000 f80c 	bl	800cb9c <__malloc_unlock>
 800cb84:	e794      	b.n	800cab0 <_malloc_r+0x20>
 800cb86:	6005      	str	r5, [r0, #0]
 800cb88:	e7d6      	b.n	800cb38 <_malloc_r+0xa8>
 800cb8a:	bf00      	nop
 800cb8c:	20004fe8 	.word	0x20004fe8

0800cb90 <__malloc_lock>:
 800cb90:	4801      	ldr	r0, [pc, #4]	@ (800cb98 <__malloc_lock+0x8>)
 800cb92:	f000 b88f 	b.w	800ccb4 <__retarget_lock_acquire_recursive>
 800cb96:	bf00      	nop
 800cb98:	20005128 	.word	0x20005128

0800cb9c <__malloc_unlock>:
 800cb9c:	4801      	ldr	r0, [pc, #4]	@ (800cba4 <__malloc_unlock+0x8>)
 800cb9e:	f000 b88a 	b.w	800ccb6 <__retarget_lock_release_recursive>
 800cba2:	bf00      	nop
 800cba4:	20005128 	.word	0x20005128

0800cba8 <memset>:
 800cba8:	4402      	add	r2, r0
 800cbaa:	4603      	mov	r3, r0
 800cbac:	4293      	cmp	r3, r2
 800cbae:	d100      	bne.n	800cbb2 <memset+0xa>
 800cbb0:	4770      	bx	lr
 800cbb2:	f803 1b01 	strb.w	r1, [r3], #1
 800cbb6:	e7f9      	b.n	800cbac <memset+0x4>

0800cbb8 <_raise_r>:
 800cbb8:	291f      	cmp	r1, #31
 800cbba:	b538      	push	{r3, r4, r5, lr}
 800cbbc:	4605      	mov	r5, r0
 800cbbe:	460c      	mov	r4, r1
 800cbc0:	d904      	bls.n	800cbcc <_raise_r+0x14>
 800cbc2:	2316      	movs	r3, #22
 800cbc4:	6003      	str	r3, [r0, #0]
 800cbc6:	f04f 30ff 	mov.w	r0, #4294967295
 800cbca:	bd38      	pop	{r3, r4, r5, pc}
 800cbcc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cbce:	b112      	cbz	r2, 800cbd6 <_raise_r+0x1e>
 800cbd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cbd4:	b94b      	cbnz	r3, 800cbea <_raise_r+0x32>
 800cbd6:	4628      	mov	r0, r5
 800cbd8:	f000 f830 	bl	800cc3c <_getpid_r>
 800cbdc:	4622      	mov	r2, r4
 800cbde:	4601      	mov	r1, r0
 800cbe0:	4628      	mov	r0, r5
 800cbe2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbe6:	f000 b817 	b.w	800cc18 <_kill_r>
 800cbea:	2b01      	cmp	r3, #1
 800cbec:	d00a      	beq.n	800cc04 <_raise_r+0x4c>
 800cbee:	1c59      	adds	r1, r3, #1
 800cbf0:	d103      	bne.n	800cbfa <_raise_r+0x42>
 800cbf2:	2316      	movs	r3, #22
 800cbf4:	6003      	str	r3, [r0, #0]
 800cbf6:	2001      	movs	r0, #1
 800cbf8:	e7e7      	b.n	800cbca <_raise_r+0x12>
 800cbfa:	2100      	movs	r1, #0
 800cbfc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cc00:	4620      	mov	r0, r4
 800cc02:	4798      	blx	r3
 800cc04:	2000      	movs	r0, #0
 800cc06:	e7e0      	b.n	800cbca <_raise_r+0x12>

0800cc08 <raise>:
 800cc08:	4b02      	ldr	r3, [pc, #8]	@ (800cc14 <raise+0xc>)
 800cc0a:	4601      	mov	r1, r0
 800cc0c:	6818      	ldr	r0, [r3, #0]
 800cc0e:	f7ff bfd3 	b.w	800cbb8 <_raise_r>
 800cc12:	bf00      	nop
 800cc14:	20000040 	.word	0x20000040

0800cc18 <_kill_r>:
 800cc18:	b538      	push	{r3, r4, r5, lr}
 800cc1a:	4d07      	ldr	r5, [pc, #28]	@ (800cc38 <_kill_r+0x20>)
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	4604      	mov	r4, r0
 800cc20:	4608      	mov	r0, r1
 800cc22:	4611      	mov	r1, r2
 800cc24:	602b      	str	r3, [r5, #0]
 800cc26:	f7f4 ffef 	bl	8001c08 <_kill>
 800cc2a:	1c43      	adds	r3, r0, #1
 800cc2c:	d102      	bne.n	800cc34 <_kill_r+0x1c>
 800cc2e:	682b      	ldr	r3, [r5, #0]
 800cc30:	b103      	cbz	r3, 800cc34 <_kill_r+0x1c>
 800cc32:	6023      	str	r3, [r4, #0]
 800cc34:	bd38      	pop	{r3, r4, r5, pc}
 800cc36:	bf00      	nop
 800cc38:	20005124 	.word	0x20005124

0800cc3c <_getpid_r>:
 800cc3c:	f7f4 bfdc 	b.w	8001bf8 <_getpid>

0800cc40 <_sbrk_r>:
 800cc40:	b538      	push	{r3, r4, r5, lr}
 800cc42:	4d06      	ldr	r5, [pc, #24]	@ (800cc5c <_sbrk_r+0x1c>)
 800cc44:	2300      	movs	r3, #0
 800cc46:	4604      	mov	r4, r0
 800cc48:	4608      	mov	r0, r1
 800cc4a:	602b      	str	r3, [r5, #0]
 800cc4c:	f7f4 fff8 	bl	8001c40 <_sbrk>
 800cc50:	1c43      	adds	r3, r0, #1
 800cc52:	d102      	bne.n	800cc5a <_sbrk_r+0x1a>
 800cc54:	682b      	ldr	r3, [r5, #0]
 800cc56:	b103      	cbz	r3, 800cc5a <_sbrk_r+0x1a>
 800cc58:	6023      	str	r3, [r4, #0]
 800cc5a:	bd38      	pop	{r3, r4, r5, pc}
 800cc5c:	20005124 	.word	0x20005124

0800cc60 <__errno>:
 800cc60:	4b01      	ldr	r3, [pc, #4]	@ (800cc68 <__errno+0x8>)
 800cc62:	6818      	ldr	r0, [r3, #0]
 800cc64:	4770      	bx	lr
 800cc66:	bf00      	nop
 800cc68:	20000040 	.word	0x20000040

0800cc6c <__libc_init_array>:
 800cc6c:	b570      	push	{r4, r5, r6, lr}
 800cc6e:	4d0d      	ldr	r5, [pc, #52]	@ (800cca4 <__libc_init_array+0x38>)
 800cc70:	4c0d      	ldr	r4, [pc, #52]	@ (800cca8 <__libc_init_array+0x3c>)
 800cc72:	1b64      	subs	r4, r4, r5
 800cc74:	10a4      	asrs	r4, r4, #2
 800cc76:	2600      	movs	r6, #0
 800cc78:	42a6      	cmp	r6, r4
 800cc7a:	d109      	bne.n	800cc90 <__libc_init_array+0x24>
 800cc7c:	4d0b      	ldr	r5, [pc, #44]	@ (800ccac <__libc_init_array+0x40>)
 800cc7e:	4c0c      	ldr	r4, [pc, #48]	@ (800ccb0 <__libc_init_array+0x44>)
 800cc80:	f000 f828 	bl	800ccd4 <_init>
 800cc84:	1b64      	subs	r4, r4, r5
 800cc86:	10a4      	asrs	r4, r4, #2
 800cc88:	2600      	movs	r6, #0
 800cc8a:	42a6      	cmp	r6, r4
 800cc8c:	d105      	bne.n	800cc9a <__libc_init_array+0x2e>
 800cc8e:	bd70      	pop	{r4, r5, r6, pc}
 800cc90:	f855 3b04 	ldr.w	r3, [r5], #4
 800cc94:	4798      	blx	r3
 800cc96:	3601      	adds	r6, #1
 800cc98:	e7ee      	b.n	800cc78 <__libc_init_array+0xc>
 800cc9a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cc9e:	4798      	blx	r3
 800cca0:	3601      	adds	r6, #1
 800cca2:	e7f2      	b.n	800cc8a <__libc_init_array+0x1e>
 800cca4:	0800ce34 	.word	0x0800ce34
 800cca8:	0800ce34 	.word	0x0800ce34
 800ccac:	0800ce34 	.word	0x0800ce34
 800ccb0:	0800ce38 	.word	0x0800ce38

0800ccb4 <__retarget_lock_acquire_recursive>:
 800ccb4:	4770      	bx	lr

0800ccb6 <__retarget_lock_release_recursive>:
 800ccb6:	4770      	bx	lr

0800ccb8 <memcpy>:
 800ccb8:	440a      	add	r2, r1
 800ccba:	4291      	cmp	r1, r2
 800ccbc:	f100 33ff 	add.w	r3, r0, #4294967295
 800ccc0:	d100      	bne.n	800ccc4 <memcpy+0xc>
 800ccc2:	4770      	bx	lr
 800ccc4:	b510      	push	{r4, lr}
 800ccc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ccca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ccce:	4291      	cmp	r1, r2
 800ccd0:	d1f9      	bne.n	800ccc6 <memcpy+0xe>
 800ccd2:	bd10      	pop	{r4, pc}

0800ccd4 <_init>:
 800ccd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccd6:	bf00      	nop
 800ccd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ccda:	bc08      	pop	{r3}
 800ccdc:	469e      	mov	lr, r3
 800ccde:	4770      	bx	lr

0800cce0 <_fini>:
 800cce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cce2:	bf00      	nop
 800cce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cce6:	bc08      	pop	{r3}
 800cce8:	469e      	mov	lr, r3
 800ccea:	4770      	bx	lr
