BRAM.v,verilog,xil_defaultlib,../../../../project_4.srcs/sources_1/ip/BRAM_1/sim/BRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
