Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Oct  1 21:47:24 2018
| Host         : DESKTOP-G3DG20J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lcd1602_timing_summary_routed.rpt -rpx lcd1602_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd1602
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 303 register/latch pins with no clock driven by root clock pin: clk4Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 846 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.676       -0.676                      1                   49        0.291        0.000                      0                   49        3.500        0.000                       0                    27  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -0.676       -0.676                      1                   49        0.291        0.000                      0                   49        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.676ns,  Total Violation       -0.676ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.676ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pot_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 4.594ns (53.036%)  route 4.068ns (46.964%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 13.261 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456     6.197 f  cnt_reg[4]/Q
                         net (fo=29, routed)          0.543     6.740    cnt_reg_n_0_[4]
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.864 r  pot_i_175/O
                         net (fo=1, routed)           0.767     7.631    pot_i_175_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.138 r  pot_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     8.138    pot_reg_i_119_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.472 r  pot_reg_i_63/O[1]
                         net (fo=6, routed)           0.796     9.268    pot_reg_i_63_n_6
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.303     9.571 r  pot_i_77/O
                         net (fo=1, routed)           0.668    10.239    pot_i_77_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.363 r  pot_i_29/O
                         net (fo=1, routed)           0.000    10.363    pot_i_29_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.896 r  pot_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.896    pot_reg_i_14_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.219 r  pot_reg_i_11/O[1]
                         net (fo=2, routed)           0.505    11.724    pot_reg_i_11_n_6
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    12.277 r  pot_reg_i_10/O[0]
                         net (fo=1, routed)           0.347    12.624    pot_reg_i_10_n_7
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.299    12.923 r  pot_i_4/O
                         net (fo=1, routed)           0.000    12.923    pot_i_4_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.324 r  pot_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.324    pot_reg_i_2_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.658 f  pot_reg_i_3/O[1]
                         net (fo=1, routed)           0.442    14.100    pot_reg_i_3_n_6
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.303    14.403 r  pot_i_1/O
                         net (fo=1, routed)           0.000    14.403    pot_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  pot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.496    13.261    clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  pot_reg/C
                         clock pessimism              0.424    13.685    
                         clock uncertainty           -0.035    13.649    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.077    13.726    pot_reg
  -------------------------------------------------------------------
                         required time                         13.726    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                 -0.676    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.952ns (18.777%)  route 4.118ns (81.223%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     6.197 f  cnt_reg[9]/Q
                         net (fo=25, routed)          0.629     6.826    cnt_reg_n_0_[9]
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.950 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.815     7.765    cnt[0]_i_7_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.889 f  cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     8.448    cnt[0]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.804     9.376    cnt[0]_i_2_n_0
    SLICE_X48Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.500 r  cnt[23]_i_1/O
                         net (fo=23, routed)          1.311    10.811    clk4Hz
    SLICE_X46Y48         FDRE                                         r  cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.495    13.260    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.424    13.684    
                         clock uncertainty           -0.035    13.648    
    SLICE_X46Y48         FDRE (Setup_fdre_C_R)       -0.524    13.124    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.952ns (18.777%)  route 4.118ns (81.223%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     6.197 f  cnt_reg[9]/Q
                         net (fo=25, routed)          0.629     6.826    cnt_reg_n_0_[9]
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.950 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.815     7.765    cnt[0]_i_7_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.889 f  cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     8.448    cnt[0]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.804     9.376    cnt[0]_i_2_n_0
    SLICE_X48Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.500 r  cnt[23]_i_1/O
                         net (fo=23, routed)          1.311    10.811    clk4Hz
    SLICE_X46Y48         FDRE                                         r  cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.495    13.260    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.424    13.684    
                         clock uncertainty           -0.035    13.648    
    SLICE_X46Y48         FDRE (Setup_fdre_C_R)       -0.524    13.124    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.952ns (18.777%)  route 4.118ns (81.223%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     6.197 f  cnt_reg[9]/Q
                         net (fo=25, routed)          0.629     6.826    cnt_reg_n_0_[9]
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.950 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.815     7.765    cnt[0]_i_7_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.889 f  cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     8.448    cnt[0]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.804     9.376    cnt[0]_i_2_n_0
    SLICE_X48Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.500 r  cnt[23]_i_1/O
                         net (fo=23, routed)          1.311    10.811    clk4Hz
    SLICE_X46Y48         FDRE                                         r  cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.495    13.260    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.424    13.684    
                         clock uncertainty           -0.035    13.648    
    SLICE_X46Y48         FDRE (Setup_fdre_C_R)       -0.524    13.124    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.952ns (18.777%)  route 4.118ns (81.223%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     6.197 f  cnt_reg[9]/Q
                         net (fo=25, routed)          0.629     6.826    cnt_reg_n_0_[9]
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.950 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.815     7.765    cnt[0]_i_7_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.889 f  cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     8.448    cnt[0]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.804     9.376    cnt[0]_i_2_n_0
    SLICE_X48Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.500 r  cnt[23]_i_1/O
                         net (fo=23, routed)          1.311    10.811    clk4Hz
    SLICE_X46Y48         FDRE                                         r  cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.495    13.260    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.424    13.684    
                         clock uncertainty           -0.035    13.648    
    SLICE_X46Y48         FDRE (Setup_fdre_C_R)       -0.524    13.124    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.952ns (19.339%)  route 3.971ns (80.661%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     6.197 f  cnt_reg[9]/Q
                         net (fo=25, routed)          0.629     6.826    cnt_reg_n_0_[9]
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.950 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.815     7.765    cnt[0]_i_7_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.889 f  cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     8.448    cnt[0]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.804     9.376    cnt[0]_i_2_n_0
    SLICE_X48Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.500 r  cnt[23]_i_1/O
                         net (fo=23, routed)          1.164    10.663    clk4Hz
    SLICE_X46Y49         FDRE                                         r  cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.495    13.260    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.424    13.684    
                         clock uncertainty           -0.035    13.648    
    SLICE_X46Y49         FDRE (Setup_fdre_C_R)       -0.524    13.124    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.952ns (19.339%)  route 3.971ns (80.661%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     6.197 f  cnt_reg[9]/Q
                         net (fo=25, routed)          0.629     6.826    cnt_reg_n_0_[9]
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.950 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.815     7.765    cnt[0]_i_7_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.889 f  cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     8.448    cnt[0]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.804     9.376    cnt[0]_i_2_n_0
    SLICE_X48Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.500 r  cnt[23]_i_1/O
                         net (fo=23, routed)          1.164    10.663    clk4Hz
    SLICE_X46Y49         FDRE                                         r  cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.495    13.260    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.424    13.684    
                         clock uncertainty           -0.035    13.648    
    SLICE_X46Y49         FDRE (Setup_fdre_C_R)       -0.524    13.124    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.952ns (19.339%)  route 3.971ns (80.661%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     6.197 f  cnt_reg[9]/Q
                         net (fo=25, routed)          0.629     6.826    cnt_reg_n_0_[9]
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.950 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.815     7.765    cnt[0]_i_7_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.889 f  cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     8.448    cnt[0]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.804     9.376    cnt[0]_i_2_n_0
    SLICE_X48Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.500 r  cnt[23]_i_1/O
                         net (fo=23, routed)          1.164    10.663    clk4Hz
    SLICE_X46Y49         FDRE                                         r  cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.495    13.260    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  cnt_reg[23]/C
                         clock pessimism              0.424    13.684    
                         clock uncertainty           -0.035    13.648    
    SLICE_X46Y49         FDRE (Setup_fdre_C_R)       -0.524    13.124    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.952ns (19.353%)  route 3.967ns (80.647%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     6.197 f  cnt_reg[9]/Q
                         net (fo=25, routed)          0.629     6.826    cnt_reg_n_0_[9]
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.950 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.815     7.765    cnt[0]_i_7_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.889 f  cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     8.448    cnt[0]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.804     9.376    cnt[0]_i_2_n_0
    SLICE_X48Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.500 r  cnt[23]_i_1/O
                         net (fo=23, routed)          1.160    10.660    clk4Hz
    SLICE_X46Y44         FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.494    13.259    clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.424    13.683    
                         clock uncertainty           -0.035    13.647    
    SLICE_X46Y44         FDRE (Setup_fdre_C_R)       -0.524    13.123    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk rise@8.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.952ns (19.353%)  route 3.967ns (80.647%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.667     5.741    clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     6.197 f  cnt_reg[9]/Q
                         net (fo=25, routed)          0.629     6.826    cnt_reg_n_0_[9]
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.950 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.815     7.765    cnt[0]_i_7_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.889 f  cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     8.448    cnt[0]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.572 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.804     9.376    cnt[0]_i_2_n_0
    SLICE_X48Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.500 r  cnt[23]_i_1/O
                         net (fo=23, routed)          1.160    10.660    clk4Hz
    SLICE_X47Y44         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.494    13.259    clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.424    13.683    
                         clock uncertainty           -0.035    13.647    
    SLICE_X47Y44         FDRE (Setup_fdre_C_R)       -0.429    13.218    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.218    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  2.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.494%)  route 0.151ns (35.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.649    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.813 r  cnt_reg[23]/Q
                         net (fo=6, routed)           0.151     1.964    cnt_reg_n_0_[23]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.074 r  cnt_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.074    data0[23]
    SLICE_X46Y49         FDRE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.523     1.649    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.134     1.783    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.287ns (60.974%)  route 0.184ns (39.026%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  cnt_reg[15]/Q
                         net (fo=18, routed)          0.184     1.973    cnt_reg_n_0_[15]
    SLICE_X46Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.119 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.119    data0[16]
    SLICE_X46Y47         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.489     1.683    
    SLICE_X46Y47         FDRE (Hold_fdre_C_D)         0.134     1.817    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.274ns (60.991%)  route 0.175ns (39.009%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.649    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164     1.813 r  cnt_reg[19]/Q
                         net (fo=13, routed)          0.175     1.988    cnt_reg_n_0_[19]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.098 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.098    data0[19]
    SLICE_X46Y48         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.523     1.649    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.134     1.783    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk4Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  clk4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  clk4Hz_reg/Q
                         net (fo=2, routed)           0.233     2.023    lcd_e_OBUF
    SLICE_X45Y43         LUT3 (Prop_lut3_I2_O)        0.045     2.068 r  clk4Hz_i_1/O
                         net (fo=1, routed)           0.000     2.068    clk4Hz_i_1_n_0
    SLICE_X45Y43         FDRE                                         r  clk4Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.829     2.171    clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  clk4Hz_reg/C
                         clock pessimism             -0.523     1.648    
    SLICE_X45Y43         FDRE (Hold_fdre_C_D)         0.092     1.740    clk4Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.275ns (58.019%)  route 0.199ns (41.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.649    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.813 r  cnt_reg[22]/Q
                         net (fo=7, routed)           0.199     2.012    cnt_reg_n_0_[22]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.123 r  cnt_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.123    data0[22]
    SLICE_X46Y49         FDRE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.523     1.649    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.134     1.783    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.310ns (63.885%)  route 0.175ns (36.115%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.649    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164     1.813 r  cnt_reg[19]/Q
                         net (fo=13, routed)          0.175     1.988    cnt_reg_n_0_[19]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.134 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.134    data0[20]
    SLICE_X46Y48         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism             -0.523     1.649    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.134     1.783    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.279ns (56.000%)  route 0.219ns (44.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.649    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.813 r  cnt_reg[21]/Q
                         net (fo=9, routed)           0.219     2.032    cnt_reg_n_0_[21]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.147 r  cnt_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.147    data0[21]
    SLICE_X46Y49         FDRE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism             -0.523     1.649    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.134     1.783    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.350ns (65.581%)  route 0.184ns (34.419%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  cnt_reg[15]/Q
                         net (fo=18, routed)          0.184     1.973    cnt_reg_n_0_[15]
    SLICE_X46Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.129 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.129    cnt_reg[16]_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.182 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.182    data0[17]
    SLICE_X46Y48         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism             -0.489     1.683    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.134     1.817    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.275ns (52.610%)  route 0.248ns (47.390%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.649    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164     1.813 r  cnt_reg[18]/Q
                         net (fo=14, routed)          0.248     2.061    cnt_reg_n_0_[18]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.172 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.172    data0[18]
    SLICE_X46Y48         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.830     2.172    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.523     1.649    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.134     1.783    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.230ns (46.258%)  route 0.267ns (53.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.648    clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.128     1.776 f  cnt_reg[0]/Q
                         net (fo=27, routed)          0.267     2.043    cnt_reg_n_0_[0]
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.102     2.145 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.145    cnt[0]
    SLICE_X45Y43         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.829     2.171    clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.523     1.648    
    SLICE_X45Y43         FDRE (Hold_fdre_C_D)         0.107     1.755    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.390    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X45Y43    clk4Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y49    cnt_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y49    cnt_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y49    cnt_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X47Y44    cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y44    cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X48Y45    cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X47Y44    cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y45    cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y43    clk4Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y44    cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y44    cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y44    cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y45    cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y45    cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y45    cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y43    clk4Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    cnt_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y49    cnt_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y44    cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y44    cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y44    cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y45    cnt_reg[6]/C



