#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep 12 14:13:16 2018
# Process ID: 11700
# Current directory: D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1
# Command line: vivado.exe -log Microblaze_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Microblaze_wrapper.tcl
# Log file: D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/Microblaze_wrapper.vds
# Journal file: D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Microblaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/sdk_vga_test6_fuben2/sdk_vga4_dis_included_1.0/sdk_vga4_dis_included_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx2018/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 373.078 ; gain = 66.078
Command: synth_design -top Microblaze_wrapper -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 482.938 ; gain = 102.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Microblaze_wrapper' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/hdl/Microblaze_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Microblaze' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:13]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_axi_timer_0_0' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_axi_timer_0_0' (1#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'Microblaze_axi_timer_0_0' requires 26 connections, but only 23 given [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:237]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_axi_uartlite_0_0' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_axi_uartlite_0_0' (2#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'Microblaze_axi_uartlite_0_0' requires 22 connections, but only 21 given [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:261]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_axi_gpio_0_0' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_axi_gpio_0_0' (3#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_clk_wiz_1_1' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_clk_wiz_1_1' (4#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_mdm_1_1' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_mdm_1_1' (5#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_microblaze_0_0' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_microblaze_0_0' (6#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_microblaze_0_axi_intc_0' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_microblaze_0_axi_intc_0' (7#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_microblaze_0_axi_periph_0' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:643]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_J7RHHP' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:1797]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_J7RHHP' (8#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:1797]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_8X4JYJ' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_8X4JYJ' (9#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:1929]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_13TZ9A9' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2061]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_13TZ9A9' (10#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2061]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1T6FG5J' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2193]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1T6FG5J' (11#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2193]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_38M9SK' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2325]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_38M9SK' (12#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2325]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_UQPTN6' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2471]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_UQPTN6' (13#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2471]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1HNOB6G' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2603]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1HNOB6G' (14#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2603]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_ATPVV0' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2983]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_ATPVV0' (15#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2983]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_xbar_0' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_xbar_0' (16#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_microblaze_0_axi_periph_0' (17#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:643]
WARNING: [Synth 8-350] instance 'microblaze_0_axi_periph' of module 'Microblaze_microblaze_0_axi_periph_0' requires 160 connections, but only 149 given [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:403]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_V7YMVB' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2749]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_dlmb_bram_if_cntlr_1' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_dlmb_bram_if_cntlr_1' (18#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_dlmb_v10_1' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_dlmb_v10_1' (19#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'Microblaze_dlmb_v10_1' requires 25 connections, but only 24 given [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2895]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_ilmb_bram_if_cntlr_1' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_ilmb_bram_if_cntlr_1' (20#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_ilmb_v10_1' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_ilmb_v10_1' (21#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'Microblaze_ilmb_v10_1' requires 25 connections, but only 24 given [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2941]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_lmb_bram_1' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_lmb_bram_1' (22#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'Microblaze_lmb_bram_1' requires 16 connections, but only 14 given [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2966]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_V7YMVB' (23#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:2749]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_microblaze_0_xlconcat_0' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_microblaze_0_xlconcat_0' (24#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_rst_clk_wiz_1_100M_1' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_rst_clk_wiz_1_100M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_rst_clk_wiz_1_100M_1' (25#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_rst_clk_wiz_1_100M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'Microblaze_rst_clk_wiz_1_100M_1' requires 10 connections, but only 9 given [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:579]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_sdk_vga4_dis_included_0_0' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_sdk_vga4_dis_included_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_sdk_vga4_dis_included_0_0' (26#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_sdk_vga4_dis_included_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Microblaze_xadc_wiz_0_0' [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_xadc_wiz_0_0' (27#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/.Xil/Vivado-11700-DESKTOP-0P740NJ/realtime/Microblaze_xadc_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'Microblaze_xadc_wiz_0_0' requires 29 connections, but only 23 given [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:617]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze' (28#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/synth/Microblaze.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Microblaze_wrapper' (29#1) [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/hdl/Microblaze_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_ATPVV0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ATPVV0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_ATPVV0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ATPVV0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1HNOB6G has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1HNOB6G has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1HNOB6G has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1HNOB6G has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_UQPTN6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_UQPTN6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_UQPTN6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_UQPTN6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_38M9SK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_38M9SK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_38M9SK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_38M9SK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1T6FG5J has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1T6FG5J has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1T6FG5J has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1T6FG5J has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_13TZ9A9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_13TZ9A9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_13TZ9A9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_13TZ9A9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_8X4JYJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_8X4JYJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_8X4JYJ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_8X4JYJ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_J7RHHP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_J7RHHP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_J7RHHP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_J7RHHP has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 537.594 ; gain = 157.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 537.594 ; gain = 157.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 537.594 ; gain = 157.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_microblaze_0_0/Microblaze_microblaze_0_0/Microblaze_microblaze_0_0_in_context.xdc] for cell 'Microblaze_i/microblaze_0'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_microblaze_0_0/Microblaze_microblaze_0_0/Microblaze_microblaze_0_0_in_context.xdc] for cell 'Microblaze_i/microblaze_0'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_axi_gpio_0_0/Microblaze_axi_gpio_0_0/Microblaze_axi_gpio_0_0_in_context.xdc] for cell 'Microblaze_i/button'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_axi_gpio_0_0/Microblaze_axi_gpio_0_0/Microblaze_axi_gpio_0_0_in_context.xdc] for cell 'Microblaze_i/button'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_axi_uartlite_0_0/Microblaze_axi_uartlite_0_0/Microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'Microblaze_i/axi_uartlite_0'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_axi_uartlite_0_0/Microblaze_axi_uartlite_0_0/Microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'Microblaze_i/axi_uartlite_0'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_xadc_wiz_0_0/Microblaze_xadc_wiz_0_0/Microblaze_xadc_wiz_0_0_in_context.xdc] for cell 'Microblaze_i/xadc_wiz_0'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_xadc_wiz_0_0/Microblaze_xadc_wiz_0_0/Microblaze_xadc_wiz_0_0_in_context.xdc] for cell 'Microblaze_i/xadc_wiz_0'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_microblaze_0_axi_intc_0/Microblaze_microblaze_0_axi_intc_0/Microblaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'Microblaze_i/microblaze_0_axi_intc'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_microblaze_0_axi_intc_0/Microblaze_microblaze_0_axi_intc_0/Microblaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'Microblaze_i/microblaze_0_axi_intc'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_microblaze_0_xlconcat_0/Microblaze_microblaze_0_xlconcat_0/Microblaze_microblaze_0_xlconcat_0_in_context.xdc] for cell 'Microblaze_i/microblaze_0_xlconcat'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_microblaze_0_xlconcat_0/Microblaze_microblaze_0_xlconcat_0/Microblaze_microblaze_0_xlconcat_0_in_context.xdc] for cell 'Microblaze_i/microblaze_0_xlconcat'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_mdm_1_1/Microblaze_mdm_1_1/Microblaze_mdm_1_1_in_context.xdc] for cell 'Microblaze_i/mdm_1'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_mdm_1_1/Microblaze_mdm_1_1/Microblaze_mdm_1_1_in_context.xdc] for cell 'Microblaze_i/mdm_1'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_clk_wiz_1_1/Microblaze_clk_wiz_1_1/Microblaze_clk_wiz_1_1_in_context.xdc] for cell 'Microblaze_i/clk_wiz_1'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_clk_wiz_1_1/Microblaze_clk_wiz_1_1/Microblaze_clk_wiz_1_1_in_context.xdc] for cell 'Microblaze_i/clk_wiz_1'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_rst_clk_wiz_1_100M_1/Microblaze_rst_clk_wiz_1_100M_1/Microblaze_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'Microblaze_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_rst_clk_wiz_1_100M_1/Microblaze_rst_clk_wiz_1_100M_1/Microblaze_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'Microblaze_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_sdk_vga4_dis_included_0_0/Microblaze_sdk_vga4_dis_included_0_0/Microblaze_sdk_vga4_dis_included_0_0_in_context.xdc] for cell 'Microblaze_i/sdk_vga4_dis_included_0'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_sdk_vga4_dis_included_0_0/Microblaze_sdk_vga4_dis_included_0_0/Microblaze_sdk_vga4_dis_included_0_0_in_context.xdc] for cell 'Microblaze_i/sdk_vga4_dis_included_0'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_xbar_0/Microblaze_xbar_0/Microblaze_xbar_0_in_context.xdc] for cell 'Microblaze_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_xbar_0/Microblaze_xbar_0/Microblaze_xbar_0_in_context.xdc] for cell 'Microblaze_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_dlmb_v10_1/Microblaze_dlmb_v10_1/Microblaze_dlmb_v10_1_in_context.xdc] for cell 'Microblaze_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_dlmb_v10_1/Microblaze_dlmb_v10_1/Microblaze_dlmb_v10_1_in_context.xdc] for cell 'Microblaze_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_ilmb_v10_1/Microblaze_ilmb_v10_1/Microblaze_dlmb_v10_1_in_context.xdc] for cell 'Microblaze_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_ilmb_v10_1/Microblaze_ilmb_v10_1/Microblaze_dlmb_v10_1_in_context.xdc] for cell 'Microblaze_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_dlmb_bram_if_cntlr_1/Microblaze_dlmb_bram_if_cntlr_1/Microblaze_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'Microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_dlmb_bram_if_cntlr_1/Microblaze_dlmb_bram_if_cntlr_1/Microblaze_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'Microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_ilmb_bram_if_cntlr_1/Microblaze_ilmb_bram_if_cntlr_1/Microblaze_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'Microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_ilmb_bram_if_cntlr_1/Microblaze_ilmb_bram_if_cntlr_1/Microblaze_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'Microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_lmb_bram_1/Microblaze_lmb_bram_1/Microblaze_lmb_bram_1_in_context.xdc] for cell 'Microblaze_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_lmb_bram_1/Microblaze_lmb_bram_1/Microblaze_lmb_bram_1_in_context.xdc] for cell 'Microblaze_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_axi_timer_0_0/Microblaze_axi_timer_0_0/Microblaze_axi_timer_0_0_in_context.xdc] for cell 'Microblaze_i/axi_timer_0'
Finished Parsing XDC File [d:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/sources_1/bd/Microblaze/ip/Microblaze_axi_timer_0_0/Microblaze_axi_timer_0_0/Microblaze_axi_timer_0_0_in_context.xdc] for cell 'Microblaze_i/axi_timer_0'
Parsing XDC File [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/constrs_1/new/xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp8'. [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/constrs_1/new/xdc.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'vauxp1'. [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/constrs_1/new/xdc.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'vauxn8'. [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/constrs_1/new/xdc.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'vauxn1'. [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/constrs_1/new/xdc.xdc:55]
Finished Parsing XDC File [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/constrs_1/new/xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/constrs_1/new/xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Microblaze_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Microblaze_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Microblaze_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 840.297 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Microblaze_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 840.297 ; gain = 460.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 840.297 ; gain = 460.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Microblaze_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/button. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/sdk_vga4_dis_included_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microblaze_i/axi_timer_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 840.297 ; gain = 460.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 840.297 ; gain = 460.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Microblaze_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 840.297 ; gain = 460.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Microblaze_i/mdm_1/Dbg_Clk_0' to pin 'Microblaze_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Microblaze_i/mdm_1/Dbg_Update_0' to pin 'Microblaze_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Microblaze_i/clk_wiz_1/clk_out1' to pin 'Microblaze_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Microblaze_i/clk_wiz_1/clk_out2' to pin 'Microblaze_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'Microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'Microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 847.535 ; gain = 467.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 847.758 ; gain = 467.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 849.238 ; gain = 469.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 849.238 ; gain = 469.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 849.238 ; gain = 469.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 849.238 ; gain = 469.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 849.238 ; gain = 469.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 849.238 ; gain = 469.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 849.238 ; gain = 469.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |Microblaze_xbar_0                    |         1|
|2     |Microblaze_axi_timer_0_0             |         1|
|3     |Microblaze_axi_uartlite_0_0          |         1|
|4     |Microblaze_axi_gpio_0_0              |         1|
|5     |Microblaze_clk_wiz_1_1               |         1|
|6     |Microblaze_mdm_1_1                   |         1|
|7     |Microblaze_microblaze_0_0            |         1|
|8     |Microblaze_microblaze_0_axi_intc_0   |         1|
|9     |Microblaze_microblaze_0_xlconcat_0   |         1|
|10    |Microblaze_rst_clk_wiz_1_100M_1      |         1|
|11    |Microblaze_sdk_vga4_dis_included_0_0 |         1|
|12    |Microblaze_xadc_wiz_0_0              |         1|
|13    |Microblaze_dlmb_bram_if_cntlr_1      |         1|
|14    |Microblaze_dlmb_v10_1                |         1|
|15    |Microblaze_ilmb_bram_if_cntlr_1      |         1|
|16    |Microblaze_ilmb_v10_1                |         1|
|17    |Microblaze_lmb_bram_1                |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |Microblaze_axi_gpio_0_0              |     1|
|2     |Microblaze_axi_timer_0_0             |     1|
|3     |Microblaze_axi_uartlite_0_0          |     1|
|4     |Microblaze_clk_wiz_1_1               |     1|
|5     |Microblaze_dlmb_bram_if_cntlr_1      |     1|
|6     |Microblaze_dlmb_v10_1                |     1|
|7     |Microblaze_ilmb_bram_if_cntlr_1      |     1|
|8     |Microblaze_ilmb_v10_1                |     1|
|9     |Microblaze_lmb_bram_1                |     1|
|10    |Microblaze_mdm_1_1                   |     1|
|11    |Microblaze_microblaze_0_0            |     1|
|12    |Microblaze_microblaze_0_axi_intc_0   |     1|
|13    |Microblaze_microblaze_0_xlconcat_0   |     1|
|14    |Microblaze_rst_clk_wiz_1_100M_1      |     1|
|15    |Microblaze_sdk_vga4_dis_included_0_0 |     1|
|16    |Microblaze_xadc_wiz_0_0              |     1|
|17    |Microblaze_xbar_0                    |     1|
|18    |IBUF                                 |    12|
|19    |OBUF                                 |    15|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1896|
|2     |  Microblaze_i                |Microblaze                           |  1869|
|3     |    microblaze_0_axi_periph   |Microblaze_microblaze_0_axi_periph_0 |   818|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_V7YMVB |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 849.238 ; gain = 469.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 849.238 ; gain = 166.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 849.238 ; gain = 469.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 866.723 ; gain = 493.645
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/vivado/sdk_vga_test6_fuben2/sdk_vga_test6_fuben2.runs/synth_1/Microblaze_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Microblaze_wrapper_utilization_synth.rpt -pb Microblaze_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 866.723 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 12 14:13:54 2018...
