Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" into library work
Parsing module <labkit>.
Parsing module <pong_game>.
Parsing module <power_pack2>.
Parsing module <power_pack>.
Parsing module <collision>.
Parsing module <rndm_gen>.
Parsing module <random_gen>.
Parsing module <draw_box>.
WARNING:HDLCompiler:568 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1094: Constant value is truncated to fit in <8> bits.
Parsing module <move_paddle>.
Parsing module <round_piped>.
INFO:HDLCompiler:693 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1240. parameter declaration becomes local in round_piped with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1241. parameter declaration becomes local in round_piped with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1242. parameter declaration becomes local in round_piped with formal parameter declaration list
Parsing module <vga_general>.
Parsing module <debounce>.
Parsing module <display_4hex>.
Parsing module <dcm_all_v2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <labkit>.

Elaborating module <dcm_all_v2(DCM_DIVIDE=20,DCM_MULTIPLY=13)>.

Elaborating module <BUFG>.

Elaborating module <DCM(CLK_FEEDBACK="1X",CLKDV_DIVIDE=4.0,CLKFX_DIVIDE=20,CLKFX_MULTIPLY=13,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10000.0,CLKOUT_PHASE_SHIFT="NONE",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 75: Assignment to clk_100mhz_buf ignored, since the identifier is never used

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1390: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <vga_general>.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1359: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1360: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 107: Assignment to hblank1 ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 345: Port object_width is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 356: Port object_width is not connected to this instance

Elaborating module <pong_game>.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 254: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <draw_box(COLOR=8'b011100)>.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1183: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1184: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1190: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1191: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 283: Size mismatch in connection of port <x>. Formal port size is 11-bit while actual signal size is 10-bit.

Elaborating module <move_paddle>.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1214: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1216: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1219: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1221: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 319: Result of 7-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 320: Result of 7-bit expression is truncated to fit in 5-bit target.

Elaborating module <collision>.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 872: Result of 12-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 874: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 875: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 876: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 877: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 878: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 879: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 880: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 881: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 882: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 883: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 884: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 885: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 886: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 887: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 889: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 891: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 892: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 893: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 894: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 895: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 896: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 897: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 898: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 899: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 900: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 901: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 902: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 903: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 904: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 907: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 908: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 909: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 910: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 911: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 912: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 913: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 914: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 915: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 916: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 917: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 918: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 919: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 920: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 921: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 923: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 924: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 925: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 926: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 927: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 928: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 929: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 930: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 931: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 932: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 933: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 934: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 935: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 936: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 937: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 938: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 350: Size mismatch in connection of port <object_x>. Formal port size is 10-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 352: Size mismatch in connection of port <object_r>. Formal port size is 10-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 353: Size mismatch in connection of port <object_isCircle>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 361: Size mismatch in connection of port <object_x>. Formal port size is 10-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 363: Size mismatch in connection of port <object_r>. Formal port size is 10-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 364: Size mismatch in connection of port <object_isCircle>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <power_pack>.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 719: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 720: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 758: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 764: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 770: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 775: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 834: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 835: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 388: Size mismatch in connection of port <rx>. Formal port size is 11-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 388: Assignment to pack1x ignored, since the identifier is never used

Elaborating module <power_pack2>.

Elaborating module <rndm_gen>.
WARNING:HDLCompiler:872 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1005: Using initial value of reset_value since it is never assigned
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1020: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 673: Signal <display> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 674: Signal <randx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 397: Size mismatch in connection of port <r2pixel>. Formal port size is 10-bit while actual signal size is 8-bit.

Elaborating module <round_piped(COLOR=8'b11100011)>.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1250: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1251: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1251: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1253: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1253: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1255: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1256: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1256: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1258: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1258: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 403: Size mismatch in connection of port <ball_size>. Formal port size is 1-bit while actual signal size is 7-bit.

Elaborating module <round_piped(COLOR=8'b11111100)>.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1250: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1251: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1251: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1253: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1253: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1255: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1256: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1256: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1258: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1258: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 406: Size mismatch in connection of port <ball_size>. Formal port size is 1-bit while actual signal size is 7-bit.

Elaborating module <round_piped(COLOR=8'b011)>.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1250: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1251: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1251: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1253: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1253: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1255: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1256: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1256: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1258: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1258: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 409: Size mismatch in connection of port <ball_size>. Formal port size is 1-bit while actual signal size is 7-bit.

Elaborating module <round_piped>.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1250: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1251: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1251: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1253: Signal <rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1253: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1255: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1256: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1256: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:91 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1258: Signal <ry> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1258: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 412: Size mismatch in connection of port <ball_size>. Formal port size is 1-bit while actual signal size is 7-bit.
WARNING:HDLCompiler:552 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 345: Input port object_width[9] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 356: Input port object_width[9] is not connected on this instance
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 166: Result of 32-bit expression is truncated to fit in 31-bit target.

Elaborating module <display_4hex>.
WARNING:HDLCompiler:413 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" Line 1431: Result of 15-bit expression is truncated to fit in 14-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <labkit>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
WARNING:Xst:647 - Input <jd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" line 73: Output port <CLKSYS> of the instance <my_clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" line 106: Output port <hblank> of the instance <video_driver> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <b>.
    Found 8-bit register for signal <rgb>.
    Found 31-bit register for signal <counter>.
    Found 1-bit register for signal <hsync>.
    Found 31-bit adder for signal <counter[30]_GND_1_o_add_16_OUT> created at line 166.
    Found 8-bit 4-to-1 multiplexer for signal <switch[1]_pong_pixel[7]_wide_mux_12_OUT> created at line 118.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <labkit> synthesized.

Synthesizing Unit <dcm_all_v2>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
        DCM_DIVIDE = 20
        DCM_MULTIPLY = 13
    Summary:
	no macro.
Unit <dcm_all_v2> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
        DELAY = 400000
    Found 1-bit register for signal <new>.
    Found 1-bit register for signal <clean>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_5_o_add_3_OUT> created at line 1390.
    Found 1-bit comparator equal for signal <n0000> created at line 1382
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <debounce> synthesized.

Synthesizing Unit <vga_general>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
        hfp = 24
        hsy = 136
        hbp = 160
        vfp = 3
        vsy = 6
        vbp = 29
        hsize = 1023
        vsize = 767
    Found 10-bit register for signal <vcount>.
    Found 11-bit register for signal <hcount>.
    Found 12-bit adder for signal <n0033[11:0]> created at line 1359.
    Found 11-bit adder for signal <n0035[10:0]> created at line 1360.
    Found 11-bit comparator greater for signal <hcount[10]_PWR_6_o_LessThan_3_o> created at line 1349
    Found 11-bit comparator greater for signal <PWR_6_o_hcount[10]_LessThan_4_o> created at line 1349
    Found 10-bit comparator greater for signal <vcount[9]_PWR_6_o_LessThan_5_o> created at line 1350
    Found 10-bit comparator greater for signal <PWR_6_o_vcount[9]_LessThan_6_o> created at line 1350
    Found 11-bit comparator lessequal for signal <n0008> created at line 1352
    Found 10-bit comparator lessequal for signal <n0010> created at line 1353
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_general> synthesized.

Synthesizing Unit <pong_game>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
        BALL_SIZE = 7'b1000000
        MAX_BALL_Y = 32'b00000000000000000000001010111111
        MIN_BALL_Y = 1
        MAX_BALL_X = 32'b00000000000000000000001110111111
        MIN_BALL_X = 5
WARNING:Xst:2898 - Port 'object_width', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 'object_height', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 'object_width', unconnected in block instance 'c2', is tied to GND.
WARNING:Xst:2898 - Port 'object_height', unconnected in block instance 'c2', is tied to GND.
INFO:Xst:3210 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" line 388: Output port <rx> of the instance <pack1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" line 388: Output port <ry> of the instance <pack1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" line 391: Output port <rx> of the instance <pack2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v" line 391: Output port <ry> of the instance <pack2> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <vsync_delay>.
    Found 2-bit register for signal <blank_delay>.
    Found 16-bit register for signal <paddle_pix_delay>.
    Found 8-bit register for signal <pixel>.
    Found 6-bit register for signal <boost>.
    Found 1-bit register for signal <vsync_delayed>.
    Found 5-bit register for signal <speed_x>.
    Found 5-bit register for signal <speed_y>.
    Found 11-bit register for signal <ball_x>.
    Found 10-bit register for signal <ball_y>.
    Found 1-bit register for signal <ball_up>.
    Found 1-bit register for signal <ball_right>.
    Found 11-bit register for signal <ball_x2>.
    Found 10-bit register for signal <ball_y2>.
    Found 1-bit register for signal <ball_up2>.
    Found 1-bit register for signal <ball_right2>.
    Found 11-bit register for signal <ball_x3>.
    Found 10-bit register for signal <ball_y3>.
    Found 1-bit register for signal <ball_up3>.
    Found 1-bit register for signal <ball_right3>.
    Found 11-bit register for signal <ball_x4>.
    Found 10-bit register for signal <ball_y4>.
    Found 1-bit register for signal <ball_up4>.
    Found 1-bit register for signal <ball_right4>.
    Found 2-bit register for signal <hsync_delay>.
    Found 11-bit subtractor for signal <ball_x[10]_GND_7_o_sub_32_OUT> created at line 330.
    Found 10-bit subtractor for signal <ball_y[9]_GND_7_o_sub_34_OUT> created at line 331.
    Found 11-bit subtractor for signal <ball_x2[10]_GND_7_o_sub_38_OUT> created at line 333.
    Found 10-bit subtractor for signal <ball_y2[9]_GND_7_o_sub_40_OUT> created at line 334.
    Found 11-bit subtractor for signal <ball_x3[10]_GND_7_o_sub_44_OUT> created at line 336.
    Found 10-bit subtractor for signal <ball_y3[9]_GND_7_o_sub_46_OUT> created at line 337.
    Found 11-bit subtractor for signal <ball_x4[10]_GND_7_o_sub_50_OUT> created at line 339.
    Found 10-bit subtractor for signal <ball_y4[9]_GND_7_o_sub_52_OUT> created at line 340.
    Found 6-bit adder for signal <n0235> created at line 319.
    Found 6-bit adder for signal <n0236> created at line 320.
    Found 11-bit adder for signal <ball_x[10]_GND_7_o_add_30_OUT> created at line 330.
    Found 10-bit adder for signal <ball_y[9]_GND_7_o_add_34_OUT> created at line 331.
    Found 11-bit adder for signal <ball_x2[10]_GND_7_o_add_36_OUT> created at line 333.
    Found 10-bit adder for signal <ball_y2[9]_GND_7_o_add_40_OUT> created at line 334.
    Found 11-bit adder for signal <ball_x3[10]_GND_7_o_add_42_OUT> created at line 336.
    Found 10-bit adder for signal <ball_y3[9]_GND_7_o_add_46_OUT> created at line 337.
    Found 11-bit adder for signal <ball_x4[10]_GND_7_o_add_48_OUT> created at line 339.
    Found 10-bit adder for signal <ball_y4[9]_GND_7_o_add_52_OUT> created at line 340.
    Found 10-bit comparator greater for signal <new_ball_y[9]_GND_7_o_LessThan_56_o> created at line 430
    Found 10-bit comparator greater for signal <PWR_7_o_new_ball_y[9]_LessThan_57_o> created at line 430
    Found 11-bit comparator greater for signal <new_ball_x[10]_GND_7_o_LessThan_61_o> created at line 440
    Found 11-bit comparator greater for signal <GND_7_o_new_ball_x[10]_LessThan_62_o> created at line 440
    Found 10-bit comparator greater for signal <new_ball_y2[9]_GND_7_o_LessThan_73_o> created at line 484
    Found 10-bit comparator greater for signal <PWR_7_o_new_ball_y2[9]_LessThan_74_o> created at line 484
    Found 11-bit comparator greater for signal <new_ball_x2[10]_GND_7_o_LessThan_78_o> created at line 494
    Found 11-bit comparator greater for signal <GND_7_o_new_ball_x2[10]_LessThan_79_o> created at line 494
    Found 10-bit comparator greater for signal <new_ball_y3[9]_GND_7_o_LessThan_90_o> created at line 530
    Found 10-bit comparator greater for signal <PWR_7_o_new_ball_y3[9]_LessThan_91_o> created at line 530
    Found 11-bit comparator greater for signal <new_ball_x3[10]_GND_7_o_LessThan_95_o> created at line 540
    Found 11-bit comparator greater for signal <GND_7_o_new_ball_x3[10]_LessThan_96_o> created at line 540
    Found 10-bit comparator greater for signal <new_ball_y4[9]_GND_7_o_LessThan_107_o> created at line 571
    Found 10-bit comparator greater for signal <PWR_7_o_new_ball_y4[9]_LessThan_108_o> created at line 571
    Found 11-bit comparator greater for signal <new_ball_x4[10]_GND_7_o_LessThan_112_o> created at line 581
    Found 11-bit comparator greater for signal <GND_7_o_new_ball_x4[10]_LessThan_113_o> created at line 581
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 139 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <pong_game> synthesized.

Synthesizing Unit <draw_box>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
        COLOR = 8'b00011100
    Found 32-bit register for signal <HEIGHT>.
    Found 1-bit register for signal <Rpressed>.
    Found 1-bit register for signal <Rreleased>.
    Found 1-bit register for signal <Lpressed>.
    Found 1-bit register for signal <Lreleased>.
    Found 1-bit register for signal <Upressed>.
    Found 1-bit register for signal <Ureleased>.
    Found 1-bit register for signal <Dpressed>.
    Found 1-bit register for signal <Dreleased>.
    Found 32-bit register for signal <WIDTH>.
    Found 32-bit adder for signal <WIDTH[31]_GND_8_o_add_13_OUT> created at line 1156.
    Found 32-bit adder for signal <HEIGHT[31]_GND_8_o_add_14_OUT> created at line 1157.
    Found 32-bit adder for signal <GND_8_o_WIDTH[31]_add_38_OUT> created at line 1183.
    Found 32-bit adder for signal <GND_8_o_HEIGHT[31]_add_41_OUT> created at line 1184.
    Found 11-bit comparator lessequal for signal <n0074> created at line 1183
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_40_o> created at line 1183
    Found 10-bit comparator lessequal for signal <n0079> created at line 1184
    Found 32-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_43_o> created at line 1184
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <draw_box> synthesized.

Synthesizing Unit <move_paddle>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
    Found 10-bit register for signal <paddle_y>.
    Found 10-bit register for signal <paddle_x>.
    Found 11-bit subtractor for signal <n0026[10:0]> created at line 1214.
    Found 11-bit subtractor for signal <n0030[10:0]> created at line 1219.
    Found 11-bit adder for signal <n0040> created at line 1216.
    Found 11-bit adder for signal <n0043> created at line 1221.
    Found 32-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_3_o> created at line 1213
    Found 11-bit comparator greater for signal <BUS_0001_GND_9_o_LessThan_6_o> created at line 1215
    Found 32-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_11_o> created at line 1218
    Found 11-bit comparator greater for signal <BUS_0003_GND_9_o_LessThan_14_o> created at line 1220
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <move_paddle> synthesized.

Synthesizing Unit <collision>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
    Found 1-bit register for signal <collide_reg>.
    Found 11-bit adder for signal <n1096> created at line 872.
    Found 10-bit adder for signal <object_y[9]_object_r[9]_add_1_OUT> created at line 873.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_2_OUT> created at line 874.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_3_OUT> created at line 875.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_4_OUT> created at line 876.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_5_OUT> created at line 877.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_6_OUT> created at line 878.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_7_OUT> created at line 879.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_8_OUT> created at line 880.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_9_OUT> created at line 881.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_10_OUT> created at line 882.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_11_OUT> created at line 883.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_12_OUT> created at line 884.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_13_OUT> created at line 885.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_14_OUT> created at line 886.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_15_OUT> created at line 887.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_16_OUT> created at line 889.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_17_OUT> created at line 891.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_19_OUT> created at line 893.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_21_OUT> created at line 895.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_23_OUT> created at line 897.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_25_OUT> created at line 899.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_27_OUT> created at line 901.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_29_OUT> created at line 903.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_31_OUT> created at line 907.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_33_OUT> created at line 909.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_35_OUT> created at line 911.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_37_OUT> created at line 913.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_39_OUT> created at line 915.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_41_OUT> created at line 917.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_43_OUT> created at line 919.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_45_OUT> created at line 921.
    Found 10-bit adder for signal <object_x[9]_GND_10_o_add_46_OUT> created at line 923.
    Found 10-bit adder for signal <object_y[9]_GND_10_o_add_47_OUT> created at line 924.
    Found 10-bit adder for signal <object_x[9]_object_width[9]_add_319_OUT> created at line 982.
    Found 10-bit adder for signal <paddle_x[9]_paddle_width[9]_add_322_OUT> created at line 982.
    Found 10-bit adder for signal <paddle_y[9]_paddle_height[9]_add_328_OUT> created at line 983.
    Found 10-bit adder for signal <object_y[9]_object_height[9]_add_330_OUT> created at line 983.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a2_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a3_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a4_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a5_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a6_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a7_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a8_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b1_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b2_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b3_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b4_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b4_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b4_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b4_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b4_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b4_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b4_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b4_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b4_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b4_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b5_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b5_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b5_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b5_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b5_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b5_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b5_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b5_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b5_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b5_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b6_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b6_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b6_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b6_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b6_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b6_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b6_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b6_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b6_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b6_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b7_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b7_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b7_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b7_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b7_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b7_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b7_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b7_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b7_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b7_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b8_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b8_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b8_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b8_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b8_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b8_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b8_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b8_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b8_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b8_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c1_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c2_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c2_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c2_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c2_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c2_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c2_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c2_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c2_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c2_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c2_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c3_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c3_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c3_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c3_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c3_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c3_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c3_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c3_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c3_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c3_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c4_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c4_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c4_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c4_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c4_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c4_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c4_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c4_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c4_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c4_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c5_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c5_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c5_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c5_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c5_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c5_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c5_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c5_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c5_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c5_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c6_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c6_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c6_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c6_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c6_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c6_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c6_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c6_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c6_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c6_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c7_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c7_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c7_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c7_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c7_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c7_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c7_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c7_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c7_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c7_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c8_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c8_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c8_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c8_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c8_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c8_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c8_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c8_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c8_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c8_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <d1_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a1_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <n0674> created at line 945
    Found 10-bit comparator lessequal for signal <n0676> created at line 945
    Found 10-bit comparator lessequal for signal <n0679> created at line 945
    Found 10-bit comparator lessequal for signal <n0682> created at line 945
    Found 10-bit comparator greater for signal <n0685> created at line 946
    Found 10-bit comparator greater for signal <n0687> created at line 946
    Found 10-bit comparator greater for signal <n0690> created at line 946
    Found 10-bit comparator greater for signal <n0693> created at line 946
    Found 10-bit comparator greater for signal <n0697> created at line 947
    Found 10-bit comparator greater for signal <n0699> created at line 947
    Found 10-bit comparator greater for signal <n0702> created at line 947
    Found 10-bit comparator greater for signal <n0705> created at line 947
    Found 10-bit comparator greater for signal <n0709> created at line 948
    Found 10-bit comparator greater for signal <n0711> created at line 948
    Found 10-bit comparator greater for signal <n0714> created at line 948
    Found 10-bit comparator greater for signal <n0717> created at line 948
    Found 10-bit comparator greater for signal <n0721> created at line 949
    Found 10-bit comparator greater for signal <n0723> created at line 949
    Found 10-bit comparator greater for signal <n0726> created at line 949
    Found 10-bit comparator greater for signal <n0729> created at line 949
    Found 10-bit comparator greater for signal <n0733> created at line 950
    Found 10-bit comparator greater for signal <n0735> created at line 950
    Found 10-bit comparator greater for signal <n0738> created at line 950
    Found 10-bit comparator greater for signal <n0741> created at line 950
    Found 10-bit comparator greater for signal <n0745> created at line 951
    Found 10-bit comparator greater for signal <n0747> created at line 951
    Found 10-bit comparator greater for signal <n0750> created at line 951
    Found 10-bit comparator greater for signal <n0753> created at line 951
    Found 10-bit comparator greater for signal <n0757> created at line 952
    Found 10-bit comparator greater for signal <n0759> created at line 952
    Found 10-bit comparator greater for signal <n0762> created at line 952
    Found 10-bit comparator greater for signal <n0765> created at line 952
    Found 10-bit comparator lessequal for signal <n0769> created at line 954
    Found 10-bit comparator lessequal for signal <n0771> created at line 954
    Found 10-bit comparator lessequal for signal <n0774> created at line 954
    Found 10-bit comparator lessequal for signal <n0777> created at line 954
    Found 10-bit comparator greater for signal <n0781> created at line 955
    Found 10-bit comparator greater for signal <n0783> created at line 955
    Found 10-bit comparator greater for signal <n0793> created at line 956
    Found 10-bit comparator greater for signal <n0795> created at line 956
    Found 10-bit comparator greater for signal <n0805> created at line 957
    Found 10-bit comparator greater for signal <n0807> created at line 957
    Found 10-bit comparator greater for signal <n0817> created at line 958
    Found 10-bit comparator greater for signal <n0819> created at line 958
    Found 10-bit comparator greater for signal <n0829> created at line 959
    Found 10-bit comparator greater for signal <n0831> created at line 959
    Found 10-bit comparator greater for signal <n0841> created at line 960
    Found 10-bit comparator greater for signal <n0843> created at line 960
    Found 10-bit comparator greater for signal <n0853> created at line 961
    Found 10-bit comparator greater for signal <n0855> created at line 961
    Found 10-bit comparator lessequal for signal <n0865> created at line 963
    Found 10-bit comparator lessequal for signal <n0867> created at line 963
    Found 10-bit comparator lessequal for signal <n0870> created at line 963
    Found 10-bit comparator lessequal for signal <n0873> created at line 963
    Found 10-bit comparator greater for signal <n0882> created at line 964
    Found 10-bit comparator greater for signal <n0885> created at line 964
    Found 10-bit comparator greater for signal <n0894> created at line 965
    Found 10-bit comparator greater for signal <n0897> created at line 965
    Found 10-bit comparator greater for signal <n0906> created at line 966
    Found 10-bit comparator greater for signal <n0909> created at line 966
    Found 10-bit comparator greater for signal <n0918> created at line 967
    Found 10-bit comparator greater for signal <n0921> created at line 967
    Found 10-bit comparator greater for signal <n0930> created at line 968
    Found 10-bit comparator greater for signal <n0933> created at line 968
    Found 10-bit comparator greater for signal <n0942> created at line 969
    Found 10-bit comparator greater for signal <n0945> created at line 969
    Found 10-bit comparator greater for signal <n0954> created at line 970
    Found 10-bit comparator greater for signal <n0957> created at line 970
    Found 10-bit comparator lessequal for signal <n0961> created at line 972
    Found 10-bit comparator lessequal for signal <n0963> created at line 972
    Found 10-bit comparator lessequal for signal <n0966> created at line 972
    Found 10-bit comparator lessequal for signal <n0969> created at line 972
    Found 10-bit comparator lessequal for signal <n1058> created at line 982
    Found 10-bit comparator lessequal for signal <n1061> created at line 982
    Found 10-bit comparator lessequal for signal <n1064> created at line 982
    Found 10-bit comparator lessequal for signal <n1066> created at line 982
    Found 10-bit comparator lessequal for signal <n1070> created at line 983
    Found 10-bit comparator lessequal for signal <n1073> created at line 983
    Found 10-bit comparator lessequal for signal <n1077> created at line 983
    Found 10-bit comparator lessequal for signal <n1079> created at line 983
    Summary:
	inferred  38 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred 360 Latch(s).
	inferred  80 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <collision> synthesized.

Synthesizing Unit <power_pack>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
        WIDTH = 30
        HEIGHT = 30
        box_size = 7'b1000000
        COLOR = 8'b11100000
    Found 10-bit register for signal <ry>.
    Found 1-bit register for signal <Rpressed>.
    Found 1-bit register for signal <Rreleased>.
    Found 1-bit register for signal <Lpressed>.
    Found 1-bit register for signal <Lreleased>.
    Found 1-bit register for signal <Upressed>.
    Found 1-bit register for signal <Ureleased>.
    Found 1-bit register for signal <Dpressed>.
    Found 1-bit register for signal <Dreleased>.
    Found 32-bit register for signal <rxreg>.
    Found 32-bit register for signal <ryreg>.
    Found 6-bit register for signal <leftcount>.
    Found 6-bit register for signal <rightcount>.
    Found 6-bit register for signal <upcount>.
    Found 6-bit register for signal <downcount>.
    Found 11-bit register for signal <rx>.
    Found 6-bit adder for signal <leftcount[5]_GND_651_o_add_17_OUT> created at line 758.
    Found 6-bit adder for signal <rightcount[5]_GND_651_o_add_21_OUT> created at line 764.
    Found 6-bit adder for signal <upcount[5]_GND_651_o_add_25_OUT> created at line 770.
    Found 6-bit adder for signal <downcount[5]_GND_651_o_add_29_OUT> created at line 775.
    Found 7-bit adder for signal <n0243[6:0]> created at line 811.
    Found 8-bit adder for signal <n0246[7:0]> created at line 811.
    Found 9-bit adder for signal <n0228> created at line 811.
    Found 12-bit adder for signal <n0230> created at line 834.
    Found 11-bit adder for signal <n0232> created at line 835.
    Found 9-bit comparator greater for signal <GND_651_o_BUS_0007_LessThan_44_o> created at line 811
    Found 11-bit comparator greater for signal <GND_651_o_rx[10]_LessThan_78_o> created at line 825
    Found 10-bit comparator greater for signal <PWR_13_o_ry[9]_LessThan_79_o> created at line 825
    Found 11-bit comparator lessequal for signal <n0127> created at line 834
    Found 12-bit comparator greater for signal <GND_651_o_BUS_0008_LessThan_94_o> created at line 834
    Found 10-bit comparator lessequal for signal <n0132> created at line 835
    Found 11-bit comparator greater for signal <GND_651_o_BUS_0009_LessThan_97_o> created at line 835
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <power_pack> synthesized.

Synthesizing Unit <power_pack2>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
        WIDTH = 20
        HEIGHT = 20
        box_size = 7'b1000000
        COLOR = 8'b00000011
WARNING:Xst:653 - Signal <rx> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ry> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 11-bit adder for signal <n0031> created at line 674.
    Found 11-bit adder for signal <n0033> created at line 674.
    Found 11-bit comparator lessequal for signal <n0001> created at line 674
    Found 11-bit comparator greater for signal <hcount[10]_BUS_0001_LessThan_4_o> created at line 674
    Found 10-bit comparator lessequal for signal <n0006> created at line 674
    Found 11-bit comparator greater for signal <GND_653_o_BUS_0002_LessThan_7_o> created at line 674
    WARNING:Xst:2404 -  FFs/Latches <display<0:0>> (without init value) have a constant value of 1 in block <power_pack2>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <power_pack2> synthesized.

Synthesizing Unit <rndm_gen>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
    Found 10-bit register for signal <rnd>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <rndm_gen> synthesized.

Synthesizing Unit <round_piped_1>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
        COLOR = 8'b11100011
WARNING:Xst:647 - Input <pixel_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ball_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit adder for signal <n0032> created at line 1253.
    Found 11-bit adder for signal <n0038> created at line 1258.
    Found 22-bit adder for signal <n0046> created at line 1263.
    Found 11-bit subtractor for signal <GND_666_o_GND_666_o_sub_4_OUT<10:0>> created at line 1251.
    Found 11-bit subtractor for signal <GND_666_o_GND_666_o_sub_6_OUT<10:0>> created at line 1253.
    Found 10-bit subtractor for signal <GND_666_o_GND_666_o_sub_11_OUT<9:0>> created at line 1256.
    Found 10-bit subtractor for signal <GND_666_o_GND_666_o_sub_13_OUT<9:0>> created at line 1258.
    Found 11x11-bit multiplier for signal <n0023> created at line 1260.
    Found 10x10-bit multiplier for signal <n0024> created at line 1261.
    Found 12-bit comparator greater for signal <BUS_0001_GND_666_o_LessThan_2_o> created at line 1250
    Found 11-bit comparator greater for signal <BUS_0004_GND_666_o_LessThan_9_o> created at line 1255
    Found 22-bit comparator lessequal for signal <n0013> created at line 1263
    Summary:
	inferred   2 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <round_piped_1> synthesized.

Synthesizing Unit <round_piped_2>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
        COLOR = 8'b11111100
WARNING:Xst:647 - Input <pixel_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ball_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit adder for signal <n0032> created at line 1253.
    Found 11-bit adder for signal <n0038> created at line 1258.
    Found 22-bit adder for signal <n0046> created at line 1263.
    Found 11-bit subtractor for signal <GND_669_o_GND_669_o_sub_4_OUT<10:0>> created at line 1251.
    Found 11-bit subtractor for signal <GND_669_o_GND_669_o_sub_6_OUT<10:0>> created at line 1253.
    Found 10-bit subtractor for signal <GND_669_o_GND_669_o_sub_11_OUT<9:0>> created at line 1256.
    Found 10-bit subtractor for signal <GND_669_o_GND_669_o_sub_13_OUT<9:0>> created at line 1258.
    Found 11x11-bit multiplier for signal <n0023> created at line 1260.
    Found 10x10-bit multiplier for signal <n0024> created at line 1261.
    Found 12-bit comparator greater for signal <BUS_0001_GND_669_o_LessThan_2_o> created at line 1250
    Found 11-bit comparator greater for signal <BUS_0004_GND_669_o_LessThan_9_o> created at line 1255
    Found 22-bit comparator lessequal for signal <n0013> created at line 1263
    Summary:
	inferred   2 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <round_piped_2> synthesized.

Synthesizing Unit <round_piped_3>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
        COLOR = 8'b00000011
WARNING:Xst:647 - Input <pixel_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ball_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit adder for signal <n0032> created at line 1253.
    Found 11-bit adder for signal <n0038> created at line 1258.
    Found 22-bit adder for signal <n0046> created at line 1263.
    Found 11-bit subtractor for signal <GND_670_o_GND_670_o_sub_4_OUT<10:0>> created at line 1251.
    Found 11-bit subtractor for signal <GND_670_o_GND_670_o_sub_6_OUT<10:0>> created at line 1253.
    Found 10-bit subtractor for signal <GND_670_o_GND_670_o_sub_11_OUT<9:0>> created at line 1256.
    Found 10-bit subtractor for signal <GND_670_o_GND_670_o_sub_13_OUT<9:0>> created at line 1258.
    Found 11x11-bit multiplier for signal <n0023> created at line 1260.
    Found 10x10-bit multiplier for signal <n0024> created at line 1261.
    Found 12-bit comparator greater for signal <BUS_0001_GND_670_o_LessThan_2_o> created at line 1250
    Found 11-bit comparator greater for signal <BUS_0004_GND_670_o_LessThan_9_o> created at line 1255
    Found 22-bit comparator lessequal for signal <n0013> created at line 1263
    Summary:
	inferred   2 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <round_piped_3> synthesized.

Synthesizing Unit <round_piped>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
        COLOR = 8'b11100000
WARNING:Xst:647 - Input <pixel_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ball_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit adder for signal <n0032> created at line 1253.
    Found 11-bit adder for signal <n0038> created at line 1258.
    Found 22-bit adder for signal <n0046> created at line 1263.
    Found 11-bit subtractor for signal <GND_671_o_GND_671_o_sub_4_OUT<10:0>> created at line 1251.
    Found 11-bit subtractor for signal <GND_671_o_GND_671_o_sub_6_OUT<10:0>> created at line 1253.
    Found 10-bit subtractor for signal <GND_671_o_GND_671_o_sub_11_OUT<9:0>> created at line 1256.
    Found 10-bit subtractor for signal <GND_671_o_GND_671_o_sub_13_OUT<9:0>> created at line 1258.
    Found 11x11-bit multiplier for signal <n0023> created at line 1260.
    Found 10x10-bit multiplier for signal <n0024> created at line 1261.
    Found 12-bit comparator greater for signal <BUS_0001_GND_671_o_LessThan_2_o> created at line 1250
    Found 11-bit comparator greater for signal <BUS_0004_GND_671_o_LessThan_9_o> created at line 1255
    Found 22-bit comparator lessequal for signal <n0013> created at line 1263
    Summary:
	inferred   2 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <round_piped> synthesized.

Synthesizing Unit <display_4hex>.
    Related source file is "C:\Users\chris\Documents\Current in use\Lab5Pong - Collision\Verilog Files\labkit_vga_partialsol_one.v".
    Found 7-bit register for signal <seg>.
    Found 4-bit register for signal <strobe>.
    Found 14-bit register for signal <counter>.
    Found 14-bit adder for signal <counter[13]_GND_672_o_add_17_OUT> created at line 1431.
    Found 4x4-bit Read Only RAM for signal <counter[13]_PWR_23_o_wide_mux_23_OUT>
    Found 7-bit 4-to-1 multiplexer for signal <counter[13]_data[3]_wide_mux_22_OUT> created at line 1432.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <display_4hex> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 8
 10x10-bit multiplier                                  : 4
 11x11-bit multiplier                                  : 4
# Adders/Subtractors                                   : 134
 10-bit adder                                          : 74
 10-bit addsub                                         : 4
 10-bit subtractor                                     : 4
 11-bit adder                                          : 12
 11-bit addsub                                         : 4
 11-bit subtractor                                     : 6
 12-bit adder                                          : 6
 14-bit adder                                          : 1
 20-bit adder                                          : 5
 22-bit adder                                          : 4
 31-bit adder                                          : 1
 32-bit adder                                          : 4
 6-bit adder                                           : 6
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 82
 1-bit register                                        : 40
 10-bit register                                       : 10
 11-bit register                                       : 6
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 3
 20-bit register                                       : 5
 31-bit register                                       : 1
 32-bit register                                       : 4
 4-bit register                                        : 1
 5-bit register                                        : 2
 6-bit register                                        : 5
 7-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 720
 1-bit latch                                           : 720
# Comparators                                          : 218
 1-bit comparator equal                                : 5
 10-bit comparator greater                             : 123
 10-bit comparator lessequal                           : 52
 11-bit comparator greater                             : 20
 11-bit comparator lessequal                           : 4
 12-bit comparator greater                             : 5
 22-bit comparator lessequal                           : 4
 32-bit comparator greater                             : 4
 9-bit comparator greater                              : 1
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 22
 11-bit 2-to-1 multiplexer                             : 20
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 12
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <ryreg_2> in Unit <pack1> is equivalent to the following FF/Latch, which will be removed : <ryreg_5> 
INFO:Xst:2261 - The FF/Latch <rxreg_2> in Unit <pack1> is equivalent to the following 2 FFs/Latches, which will be removed : <rxreg_8> <ryreg_8> 
INFO:Xst:2261 - The FF/Latch <rxreg_4> in Unit <pack1> is equivalent to the following FF/Latch, which will be removed : <ryreg_9> 
INFO:Xst:2261 - The FF/Latch <rxreg_9> in Unit <pack1> is equivalent to the following FF/Latch, which will be removed : <ryreg_4> 
INFO:Xst:2261 - The FF/Latch <rxreg_0> in Unit <pack1> is equivalent to the following 4 FFs/Latches, which will be removed : <rxreg_1> <rxreg_10> <ryreg_0> <ryreg_1> 
INFO:Xst:2261 - The FF/Latch <vsync_delay_0> in Unit <psolution> is equivalent to the following FF/Latch, which will be removed : <vsync_delayed> 
WARNING:Xst:1426 - The value init of the FF/Latch rxreg_5 hinder the constant cleaning in the block pack1.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ryreg_6 hinder the constant cleaning in the block pack1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <boost_5> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <boost_3> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <boost_2> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <boost_1> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <boost_0> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <paddle_pix_delay_7> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <paddle_pix_delay_6> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <paddle_pix_delay_5> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <paddle_pix_delay_1> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <paddle_pix_delay_0> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_9> (without init value) has a constant value of 0 in block <y_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_8> (without init value) has a constant value of 0 in block <y_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_7> (without init value) has a constant value of 0 in block <y_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_6> (without init value) has a constant value of 0 in block <y_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_5> (without init value) has a constant value of 0 in block <y_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rxreg_0> has a constant value of 0 in block <pack1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_0> (without init value) has a constant value of 0 in block <x_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_1> (without init value) has a constant value of 0 in block <x_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_2> (without init value) has a constant value of 0 in block <x_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_3> (without init value) has a constant value of 0 in block <x_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_4> (without init value) has a constant value of 0 in block <x_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_5> (without init value) has a constant value of 0 in block <x_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_6> (without init value) has a constant value of 0 in block <x_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_7> (without init value) has a constant value of 0 in block <x_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_8> (without init value) has a constant value of 0 in block <x_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_9> (without init value) has a constant value of 0 in block <x_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_0> (without init value) has a constant value of 0 in block <y_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_1> (without init value) has a constant value of 0 in block <y_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_2> (without init value) has a constant value of 0 in block <y_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_3> (without init value) has a constant value of 0 in block <y_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_4> (without init value) has a constant value of 0 in block <y_coor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_pix_delay_8> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_pix_delay_9> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_pix_delay_13> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_pix_delay_14> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_pix_delay_15> (without init value) has a constant value of 0 in block <psolution>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rxreg_11> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_12> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_13> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_14> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_15> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_16> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_17> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_18> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_19> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_20> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_21> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_22> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_23> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_24> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_25> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_26> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_27> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_28> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_29> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_30> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <rxreg_31> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_10> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_11> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_12> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_13> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_14> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_15> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_16> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_17> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_18> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_19> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_20> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_21> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_22> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_23> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_24> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_25> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_26> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_27> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_28> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_29> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_30> of sequential type is unconnected in block <pack1>.
WARNING:Xst:2677 - Node <ryreg_31> of sequential type is unconnected in block <pack1>.
WARNING:Xst:1294 - Latch <b1_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a2_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a3_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a4_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a5_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a6_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a7_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a8_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b2_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b2_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b2_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b2_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b2_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b2_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b2_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b2_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b2_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b2_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b3_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b3_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b3_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b3_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b3_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b3_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b3_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b3_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b3_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b3_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b4_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b4_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b4_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b4_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b4_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b4_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b4_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b4_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b4_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b4_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b5_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b5_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b5_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b5_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b5_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b5_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b5_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b5_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b5_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b5_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b6_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b6_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b6_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b6_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b6_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b6_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b6_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b6_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b6_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b6_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b7_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b7_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b7_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b7_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b7_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b7_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b7_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b7_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b7_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b7_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b8_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b8_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b8_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b8_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b8_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b8_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b8_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b8_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b8_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b8_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c1_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c2_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c2_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c2_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c2_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c2_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c2_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c2_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c2_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c2_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c2_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c3_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c3_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c3_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c3_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c3_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c3_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c3_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c3_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c3_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c3_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c4_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c4_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c4_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c4_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c4_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c4_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c4_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c4_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c4_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c4_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c5_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c5_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c5_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c5_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c5_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c5_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c5_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c5_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c5_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c5_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c6_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c6_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c6_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c6_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c6_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c6_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c6_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c6_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c6_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c6_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c7_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c7_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c7_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c7_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c7_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c7_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c7_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c7_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c7_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c7_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c8_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c8_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c8_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c8_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c8_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c8_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c8_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c8_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c8_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <c8_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_x_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_x_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_x_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_x_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_x_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_x_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_x_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_x_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_x_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_y_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_y_8> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_y_5> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_y_7> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_y_6> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_y_4> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_y_3> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_y_2> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_y_1> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <d1_y_0> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <a1_x_9> is equivalent to a wire in block <c1>.
WARNING:Xst:1294 - Latch <b1_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a2_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a3_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a4_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a5_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a6_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a7_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a8_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b1_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b2_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b2_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b2_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b2_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b2_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b2_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b2_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b2_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b2_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b2_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b3_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b3_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b3_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b3_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b3_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b3_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b3_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b3_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b3_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b3_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b4_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b4_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b4_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b4_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b4_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b4_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b4_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b4_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b4_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b4_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b5_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b5_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b5_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b5_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b5_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b5_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b5_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b5_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b5_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b5_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b6_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b6_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b6_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b6_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b6_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b6_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b6_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b6_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b6_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b6_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b7_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b7_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b7_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b7_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b7_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b7_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b7_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b7_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b7_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b7_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b8_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b8_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b8_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b8_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b8_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b8_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b8_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b8_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b8_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <b8_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c1_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c2_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c2_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c2_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c2_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c2_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c2_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c2_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c2_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c2_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c2_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c3_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c3_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c3_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c3_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c3_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c3_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c3_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c3_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c3_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c3_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c4_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c4_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c4_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c4_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c4_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c4_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c4_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c4_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c4_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c4_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c5_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c5_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c5_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c5_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c5_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c5_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c5_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c5_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c5_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c5_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c6_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c6_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c6_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c6_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c6_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c6_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c6_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c6_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c6_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c6_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c7_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c7_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c7_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c7_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c7_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c7_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c7_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c7_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c7_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c7_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c8_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c8_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c8_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c8_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c8_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c8_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c8_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c8_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c8_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <c8_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_x_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_x_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_x_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_x_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_x_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_x_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_x_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_x_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_x_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_x_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_y_9> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_y_8> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_y_5> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_y_7> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_y_6> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_y_4> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_y_3> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_y_2> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_y_1> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <d1_y_0> is equivalent to a wire in block <c2>.
WARNING:Xst:1294 - Latch <a1_x_9> is equivalent to a wire in block <c2>.

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <display_4hex>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram_counter[13]_PWR_23_o_wide_mux_23_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <display_4hex> synthesized (advanced).

Synthesizing (advanced) Unit <draw_box>.
The following registers are absorbed into accumulator <HEIGHT>: 1 register on signal <HEIGHT>.
The following registers are absorbed into accumulator <WIDTH>: 1 register on signal <WIDTH>.
Unit <draw_box> synthesized (advanced).

Synthesizing (advanced) Unit <labkit>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <labkit> synthesized (advanced).

Synthesizing (advanced) Unit <power_pack>.
	The following adders/subtractors are grouped into adder tree <Madd_n02281> :
 	<Madd_n0243[6:0]> in block <power_pack>, 	<Madd_n0246[7:0]> in block <power_pack>, 	<Madd_n0228> in block <power_pack>.
Unit <power_pack> synthesized (advanced).

Synthesizing (advanced) Unit <vga_general>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
Unit <vga_general> synthesized (advanced).
WARNING:Xst:2677 - Node <boost_5> of sequential type is unconnected in block <pong_game>.
WARNING:Xst:2677 - Node <rxreg_11> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_12> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_13> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_14> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_15> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_16> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_17> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_18> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_19> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_20> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_21> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_22> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_23> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_24> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_25> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_26> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_27> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_28> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_29> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_30> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <rxreg_31> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_10> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_11> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_12> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_13> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_14> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_15> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_16> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_17> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_18> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_19> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_20> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_21> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_22> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_23> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_24> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_25> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_26> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_27> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_28> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_29> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_30> of sequential type is unconnected in block <power_pack>.
WARNING:Xst:2677 - Node <ryreg_31> of sequential type is unconnected in block <power_pack>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 8
 10x10-bit multiplier                                  : 4
 11x11-bit multiplier                                  : 4
# Adders/Subtractors                                   : 120
 10-bit adder                                          : 76
 10-bit addsub                                         : 4
 10-bit subtractor                                     : 4
 11-bit adder                                          : 9
 11-bit addsub                                         : 4
 11-bit subtractor                                     : 6
 12-bit adder                                          : 5
 22-bit adder                                          : 4
 32-bit adder                                          : 2
 5-bit adder                                           : 2
 6-bit adder                                           : 4
# Adder Trees                                          : 1
 9-bit / 4-inputs adder tree                           : 1
# Counters                                             : 9
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 20-bit up counter                                     : 5
 31-bit up counter                                     : 1
# Accumulators                                         : 2
 32-bit up accumulator                                 : 2
# Registers                                            : 294
 Flip-Flops                                            : 294
# Comparators                                          : 218
 1-bit comparator equal                                : 5
 10-bit comparator greater                             : 123
 10-bit comparator lessequal                           : 52
 11-bit comparator greater                             : 20
 11-bit comparator lessequal                           : 4
 12-bit comparator greater                             : 5
 22-bit comparator lessequal                           : 4
 32-bit comparator greater                             : 4
 9-bit comparator greater                              : 1
# Multiplexers                                         : 69
 1-bit 2-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 22
 11-bit 2-to-1 multiplexer                             : 20
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 12
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <power_pack2>: instances <x_coor>, <y_coor> of unit <rndm_gen> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <boost_0> (without init value) has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <boost_1> (without init value) has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <boost_2> (without init value) has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <boost_3> (without init value) has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch rxreg_5 hinder the constant cleaning in the block power_pack.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ryreg_6 hinder the constant cleaning in the block power_pack.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <rxreg_0> has a constant value of 0 in block <power_pack>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rxreg_1> has a constant value of 0 in block <power_pack>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rxreg_10> has a constant value of 0 in block <power_pack>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ryreg_0> has a constant value of 0 in block <power_pack>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ryreg_1> has a constant value of 0 in block <power_pack>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rnd_0> (without init value) has a constant value of 0 in block <rndm_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rnd_1> (without init value) has a constant value of 0 in block <rndm_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rnd_2> (without init value) has a constant value of 0 in block <rndm_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rnd_3> (without init value) has a constant value of 0 in block <rndm_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rnd_4> (without init value) has a constant value of 0 in block <rndm_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rnd_5> (without init value) has a constant value of 0 in block <rndm_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rnd_6> (without init value) has a constant value of 0 in block <rndm_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rnd_7> (without init value) has a constant value of 0 in block <rndm_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rnd_8> (without init value) has a constant value of 0 in block <rndm_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rnd_9> (without init value) has a constant value of 0 in block <rndm_gen>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <vsync_delay_0> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <vsync_delayed> 
INFO:Xst:2261 - The FF/Latch <ryreg_2> in Unit <power_pack> is equivalent to the following FF/Latch, which will be removed : <ryreg_5> 
INFO:Xst:2261 - The FF/Latch <rxreg_4> in Unit <power_pack> is equivalent to the following FF/Latch, which will be removed : <ryreg_9> 
INFO:Xst:2261 - The FF/Latch <rxreg_2> in Unit <power_pack> is equivalent to the following 2 FFs/Latches, which will be removed : <rxreg_8> <ryreg_8> 
INFO:Xst:2261 - The FF/Latch <rxreg_9> in Unit <power_pack> is equivalent to the following FF/Latch, which will be removed : <ryreg_4> 
INFO:Xst:2146 - In block <draw_box>, Accumulator <HEIGHT> <WIDTH> are equivalent, XST will keep only <HEIGHT>.
WARNING:Xst:1710 - FF/Latch <speed_x_0> (without init value) has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_x_3> (without init value) has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_y_0> (without init value) has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_y_3> (without init value) has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <HEIGHT_0> has a constant value of 0 in block <draw_box>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ry_0> (without init value) has a constant value of 0 in block <power_pack>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ry_1> (without init value) has a constant value of 0 in block <power_pack>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_0> (without init value) has a constant value of 0 in block <power_pack>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_1> (without init value) has a constant value of 0 in block <power_pack>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_10> (without init value) has a constant value of 0 in block <power_pack>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <paddle_y_0> (without init value) has a constant value of 0 in block <move_paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_y_1> (without init value) has a constant value of 0 in block <move_paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_y_2> (without init value) has a constant value of 0 in block <move_paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_x_0> (without init value) has a constant value of 0 in block <move_paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_x_1> (without init value) has a constant value of 0 in block <move_paddle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddle_x_2> (without init value) has a constant value of 0 in block <move_paddle>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance my_clocks/DCM_inst in unit labkit of type DCM has been replaced by DCM_SP
INFO:Xst:2261 - The FF/Latch <speed_x_4> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <speed_y_4> 
INFO:Xst:2261 - The FF/Latch <ry_4> in Unit <power_pack> is equivalent to the following FF/Latch, which will be removed : <rx_9> 
INFO:Xst:2261 - The FF/Latch <ry_2> in Unit <power_pack> is equivalent to the following FF/Latch, which will be removed : <ry_5> 
INFO:Xst:2261 - The FF/Latch <ry_8> in Unit <power_pack> is equivalent to the following FF/Latch, which will be removed : <rx_8> 
INFO:Xst:2261 - The FF/Latch <a5_x_2> in Unit <collision> is equivalent to the following 2 FFs/Latches, which will be removed : <a8_x_2> <b4_x_2> 
INFO:Xst:2261 - The FF/Latch <a2_x_2> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <d1_x_2> 
INFO:Xst:2261 - The FF/Latch <b1_y_3> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <d1_y_3> 
INFO:Xst:2261 - The FF/Latch <c1_x_0> in Unit <collision> is equivalent to the following 8 FFs/Latches, which will be removed : <a1_x_0> <a4_x_0> <a5_x_0> <a7_x_0> <a8_x_0> <b1_x_0> <b4_x_0> <b7_x_0> 
INFO:Xst:2261 - The FF/Latch <a4_x_2> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <b7_x_2> 
INFO:Xst:2261 - The FF/Latch <a2_x_0> in Unit <collision> is equivalent to the following 8 FFs/Latches, which will be removed : <a3_x_0> <a6_x_0> <b2_x_0> <b3_x_0> <b5_x_0> <b6_x_0> <b8_x_0> <d1_x_0> 
INFO:Xst:2261 - The FF/Latch <a6_y_2> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <c7_y_2> 
INFO:Xst:2261 - The FF/Latch <c1_y_3> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <c8_y_3> 
INFO:Xst:2261 - The FF/Latch <a4_y_2> in Unit <collision> is equivalent to the following 2 FFs/Latches, which will be removed : <c2_y_2> <c5_y_2> 
INFO:Xst:2261 - The FF/Latch <a2_y_0> in Unit <collision> is equivalent to the following 8 FFs/Latches, which will be removed : <a3_y_0> <a5_y_0> <a6_y_0> <a8_y_0> <c1_y_0> <c4_y_0> <c7_y_0> <c8_y_0> 
INFO:Xst:2261 - The FF/Latch <b1_y_4> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <d1_y_4> 
INFO:Xst:2261 - The FF/Latch <a3_y_1> in Unit <collision> is equivalent to the following 2 FFs/Latches, which will be removed : <c1_y_1> <c8_y_1> 
INFO:Xst:2261 - The FF/Latch <c1_x_2> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <b1_x_2> 
INFO:Xst:2261 - The FF/Latch <a4_x_1> in Unit <collision> is equivalent to the following 4 FFs/Latches, which will be removed : <a5_x_1> <a8_x_1> <b4_x_1> <b7_x_1> 
INFO:Xst:2261 - The FF/Latch <b2_x_3> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <b5_x_3> 
INFO:Xst:2261 - The FF/Latch <b1_y_0> in Unit <collision> is equivalent to the following 7 FFs/Latches, which will be removed : <a4_y_0> <a7_y_0> <c2_y_0> <c3_y_0> <c5_y_0> <c6_y_0> <d1_y_0> 
INFO:Xst:2261 - The FF/Latch <a8_y_3> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <c4_y_3> 
INFO:Xst:2261 - The FF/Latch <a2_x_4> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <d1_x_4> 
INFO:Xst:2261 - The FF/Latch <a7_y_2> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <c6_y_2> 
INFO:Xst:2261 - The FF/Latch <c2_y_3> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <c5_y_3> 
INFO:Xst:2261 - The FF/Latch <a6_x_2> in Unit <collision> is equivalent to the following 3 FFs/Latches, which will be removed : <b2_x_2> <b5_x_2> <b8_x_2> 
INFO:Xst:2261 - The FF/Latch <c1_x_4> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <b1_x_4> 
INFO:Xst:2261 - The FF/Latch <a2_y_1> in Unit <collision> is equivalent to the following 5 FFs/Latches, which will be removed : <a5_y_1> <a6_y_1> <a8_y_1> <c4_y_1> <c7_y_1> 
INFO:Xst:2261 - The FF/Latch <c1_x_3> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <b1_x_3> 
INFO:Xst:2261 - The FF/Latch <c1_x_1> in Unit <collision> is equivalent to the following 2 FFs/Latches, which will be removed : <a7_x_1> <b1_x_1> 
INFO:Xst:2261 - The FF/Latch <a5_x_3> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <a8_x_3> 
INFO:Xst:2261 - The FF/Latch <a6_x_3> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <b8_x_3> 
INFO:Xst:2261 - The FF/Latch <a2_y_2> in Unit <collision> is equivalent to the following 3 FFs/Latches, which will be removed : <a5_y_2> <a8_y_2> <c4_y_2> 
INFO:Xst:2261 - The FF/Latch <b1_y_2> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <d1_y_2> 
INFO:Xst:2261 - The FF/Latch <a2_x_3> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <d1_x_3> 
INFO:Xst:2261 - The FF/Latch <b1_y_1> in Unit <collision> is equivalent to the following 2 FFs/Latches, which will be removed : <c3_y_1> <d1_y_1> 
INFO:Xst:2261 - The FF/Latch <a2_x_1> in Unit <collision> is equivalent to the following 2 FFs/Latches, which will be removed : <b3_x_1> <d1_x_1> 
INFO:Xst:2261 - The FF/Latch <a4_y_1> in Unit <collision> is equivalent to the following 4 FFs/Latches, which will be removed : <a7_y_1> <c2_y_1> <c5_y_1> <c6_y_1> 
INFO:Xst:2261 - The FF/Latch <a3_x_1> in Unit <collision> is equivalent to the following 5 FFs/Latches, which will be removed : <a6_x_1> <b2_x_1> <b5_x_1> <b6_x_1> <b8_x_1> 
INFO:Xst:2261 - The FF/Latch <a3_x_2> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <b6_x_2> 
INFO:Xst:2261 - The FF/Latch <c1_y_4> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <c8_y_4> 
INFO:Xst:2261 - The FF/Latch <a2_y_3> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <a5_y_3> 
INFO:Xst:2261 - The FF/Latch <b1_y_5> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <d1_y_5> 
INFO:Xst:2261 - The FF/Latch <c1_y_2> in Unit <collision> is equivalent to the following FF/Latch, which will be removed : <c8_y_2> 

Optimizing unit <labkit> ...

Optimizing unit <debounce> ...

Optimizing unit <pong_game> ...
WARNING:Xst:1293 - FF/Latch <ball_x_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x2_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x3_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x4_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_x_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x2_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x3_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x4_10> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <draw_box> ...

Optimizing unit <power_pack> ...

Optimizing unit <round_piped_1> ...

Optimizing unit <round_piped_2> ...

Optimizing unit <round_piped_3> ...

Optimizing unit <round_piped> ...

Optimizing unit <move_paddle> ...

Optimizing unit <collision> ...

Optimizing unit <vga_general> ...

Optimizing unit <display_4hex> ...
WARNING:Xst:1710 - FF/Latch <psolution/paddle_pix_delay_7> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psolution/paddle_pix_delay_6> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psolution/paddle_pix_delay_5> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psolution/paddle_pix_delay_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <psolution/paddle_pix_delay_0> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <psolution/paddle_pix_delay_15> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <psolution/paddle_pix_delay_14> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <psolution/paddle_pix_delay_13> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <psolution/paddle_pix_delay_9> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <psolution/paddle_pix_delay_8> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <psolution/c2/a1_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/d1_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/d1_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/d1_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/d1_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/d1_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/d1_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/d1_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/d1_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/d1_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c8_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c8_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c8_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c8_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c8_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c7_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c7_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c7_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c7_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c7_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c7_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c7_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c6_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c6_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c6_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c6_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c6_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c6_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c6_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c5_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c5_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c5_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c5_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c5_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c5_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c4_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c4_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c4_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c4_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c4_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c4_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c3_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c3_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c3_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c3_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c3_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c3_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c3_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c3_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c2_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c2_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c2_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c2_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c2_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c2_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c2_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b8_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b8_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b8_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b8_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b8_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b8_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b7_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b7_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b7_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b7_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b7_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b7_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b7_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b6_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b6_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b6_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b6_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b6_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b6_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b6_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b5_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b5_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b5_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b5_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b5_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b5_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b4_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b4_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b4_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b4_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b4_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b4_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b4_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b3_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b3_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b3_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b3_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b3_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b3_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b3_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b3_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b2_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b2_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b2_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b2_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b2_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b2_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b2_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a8_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a7_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a6_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a5_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_y_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_x_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a4_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_y_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_x_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_y_0> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_y_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a3_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_x_0> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_x_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a2_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_y_0> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_y_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_x_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/a1_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_x_0> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_x_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/c1_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_y_0> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_y_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c2/b1_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/d1_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/d1_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/d1_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/d1_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/d1_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/d1_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/d1_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/d1_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/d1_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c8_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c8_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c8_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c8_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c8_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c7_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c7_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c7_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c7_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c7_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c7_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c7_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c6_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c6_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c6_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c6_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c6_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c6_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c6_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c5_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c5_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c5_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c5_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c5_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c5_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c4_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c4_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c4_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c4_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c4_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c4_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c3_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c3_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c3_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c3_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c3_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c3_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c3_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c3_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c2_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c2_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c2_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c2_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c2_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c2_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c2_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b8_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b8_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b8_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b8_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b8_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b8_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b7_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b7_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b7_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b7_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b7_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b7_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b7_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b6_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b6_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b6_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b6_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b6_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b6_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b6_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b5_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b5_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b5_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b5_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b5_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b5_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b4_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b4_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b4_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b4_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b4_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b4_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b4_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b3_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b3_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b3_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b3_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b3_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b3_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b3_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b3_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b2_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b2_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b2_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b2_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b2_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b2_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b2_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a8_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a7_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a6_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a5_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_y_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_x_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a4_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_y_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_x_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_y_0> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_y_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a3_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_x_0> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_x_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a2_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_y_0> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_y_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_x_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/a1_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_x_0> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_x_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_x_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_x_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_x_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_x_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_x_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_x_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_x_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/c1_x_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_y_0> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_y_1> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_y_2> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_y_3> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_y_5> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_y_6> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_y_4> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_y_7> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_y_8> is equivalent to a wire in block <labkit>.
WARNING:Xst:1294 - Latch <psolution/c1/b1_y_9> is equivalent to a wire in block <labkit>.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/downcount_5> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/downcount_4> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/downcount_3> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/upcount_5> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/upcount_4> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/upcount_3> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/leftcount_5> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/leftcount_4> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/leftcount_3> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/leftcount_2> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/rightcount_5> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/rightcount_4> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/rightcount_3> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <psolution/pack1/rightcount_2> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <psolution/paddle_pix_delay_4> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <psolution/paddle_pix_delay_3> <psolution/paddle_pix_delay_2> 
INFO:Xst:2261 - The FF/Latch <psolution/pixel_1> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <psolution/pixel_0> 
INFO:Xst:2261 - The FF/Latch <psolution/pixel_4> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <psolution/pixel_3> <psolution/pixel_2> 
INFO:Xst:2261 - The FF/Latch <psolution/pixel_7> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <psolution/pixel_6> <psolution/pixel_5> 
INFO:Xst:2261 - The FF/Latch <counter_10> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <my_display/counter_10> 
INFO:Xst:2261 - The FF/Latch <counter_11> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <my_display/counter_11> 
INFO:Xst:2261 - The FF/Latch <counter_12> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <my_display/counter_12> 
INFO:Xst:2261 - The FF/Latch <counter_13> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <my_display/counter_13> 
INFO:Xst:2261 - The FF/Latch <counter_0> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <video_driver/hcount_0> <my_display/counter_0> 
INFO:Xst:2261 - The FF/Latch <counter_1> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <video_driver/hcount_1> <my_display/counter_1> 
INFO:Xst:2261 - The FF/Latch <counter_2> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <video_driver/hcount_2> <my_display/counter_2> 
INFO:Xst:2261 - The FF/Latch <counter_3> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <video_driver/hcount_3> <my_display/counter_3> 
INFO:Xst:2261 - The FF/Latch <counter_4> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <video_driver/hcount_4> <my_display/counter_4> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <video_driver/hcount_5> <my_display/counter_5> 
INFO:Xst:2261 - The FF/Latch <counter_6> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <my_display/counter_6> 
INFO:Xst:2261 - The FF/Latch <counter_7> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <my_display/counter_7> 
INFO:Xst:2261 - The FF/Latch <counter_8> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <my_display/counter_8> 
INFO:Xst:2261 - The FF/Latch <counter_9> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <my_display/counter_9> 
INFO:Xst:2261 - The FF/Latch <rgb_0> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <rgb_1> 
INFO:Xst:2261 - The FF/Latch <rgb_2> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <rgb_3> <rgb_4> 
INFO:Xst:2261 - The FF/Latch <rgb_5> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <rgb_6> <rgb_7> 
INFO:Xst:2261 - The FF/Latch <psolution/paddle_pix_delay_12> in Unit <labkit> is equivalent to the following 2 FFs/Latches, which will be removed : <psolution/paddle_pix_delay_11> <psolution/paddle_pix_delay_10> 
INFO:Xst:3203 - The FF/Latch <psolution/pack1/rxreg_6> in Unit <labkit> is the opposite to the following FF/Latch, which will be removed : <psolution/pack1/rxreg_2> 
INFO:Xst:3203 - The FF/Latch <psolution/pack1/ryreg_2> in Unit <labkit> is the opposite to the following FF/Latch, which will be removed : <psolution/pack1/rxreg_4> 
INFO:Xst:3203 - The FF/Latch <psolution/pack1/ryreg_3> in Unit <labkit> is the opposite to the following FF/Latch, which will be removed : <psolution/pack1/rxreg_7> 
INFO:Xst:3203 - The FF/Latch <psolution/pack1/ryreg_6> in Unit <labkit> is the opposite to the following FF/Latch, which will be removed : <psolution/pack1/rxreg_5> 
INFO:Xst:3203 - The FF/Latch <psolution/pack1/ryreg_7> in Unit <labkit> is the opposite to the following FF/Latch, which will be removed : <psolution/pack1/rxreg_3> 
INFO:Xst:3203 - The FF/Latch <psolution/pack1/ry_9> in Unit <labkit> is the opposite to the following FF/Latch, which will be removed : <psolution/pack1/ry_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 45.
FlipFlop psolution/ball_x2_5 has been replicated 1 time(s)
FlipFlop psolution/ball_x_5 has been replicated 1 time(s)
FlipFlop psolution/ball_x_6 has been replicated 1 time(s)
FlipFlop psolution/ball_x_7 has been replicated 1 time(s)
FlipFlop psolution/ball_y_5 has been replicated 1 time(s)
FlipFlop psolution/ball_y_6 has been replicated 1 time(s)
FlipFlop psolution/ball_y_7 has been replicated 1 time(s)
FlipFlop psolution/ball_y_8 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <labkit> :
	Found 2-bit shift register for signal <psolution/hsync_delay_1>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 375
 Flip-Flops                                            : 375
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : labkit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5061
#      GND                         : 1
#      INV                         : 53
#      LUT1                        : 271
#      LUT2                        : 482
#      LUT3                        : 258
#      LUT4                        : 1448
#      LUT5                        : 333
#      LUT6                        : 360
#      MUXCY                       : 1273
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 576
# FlipFlops/Latches                : 376
#      FD                          : 103
#      FDE                         : 18
#      FDR                         : 22
#      FDR_1                       : 8
#      FDRE                        : 193
#      FDS                         : 12
#      FDSE                        : 20
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 44
#      IBUF                        : 13
#      IBUFG                       : 1
#      OBUF                        : 30
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 8
#      DSP48A1                     : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             376  out of  18224     2%  
 Number of Slice LUTs:                 3206  out of   9112    35%  
    Number used as Logic:              3205  out of   9112    35%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3313
   Number with an unused Flip Flop:    2937  out of   3313    88%  
   Number with an unused LUT:           107  out of   3313     3%  
   Number of fully used LUT-FF pairs:   269  out of   3313     8%  
   Number of unique control sets:        39

IO Utilization: 
 Number of IOs:                         116
 Number of bonded IOBs:                  44  out of    232    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      8  out of     32    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100mhz                         | DCM_SP:CLKFX           | 377   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.125ns (Maximum Frequency: 109.589MHz)
   Minimum input arrival time before clock: 4.228ns
   Maximum output required time after clock: 4.627ns
   Maximum combinational path delay: 4.595ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 9.125ns (frequency: 109.589MHz)
  Total number of paths / destination ports: 43625002 / 851
-------------------------------------------------------------------------
Delay:               7.019ns (Levels of Logic = 11)
  Source:            psolution/paddle/HEIGHT_3 (FF)
  Destination:       psolution/c2/collide_reg (FF)
  Source Clock:      clk_100mhz falling 0.6X
  Destination Clock: clk_100mhz rising 0.6X

  Data Path: psolution/paddle/HEIGHT_3 to psolution/c2/collide_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.447   0.774  psolution/paddle/HEIGHT_3 (psolution/paddle/HEIGHT_3)
     LUT2:I1->O            1   0.205   0.000  psolution/c2/Madd_paddle_x[9]_paddle_width[9]_add_322_OUT_lut<3> (psolution/c2/Madd_paddle_x[9]_paddle_width[9]_add_322_OUT_lut<3>)
     MUXCY:S->O            1   0.172   0.000  psolution/c2/Madd_paddle_x[9]_paddle_width[9]_add_322_OUT_cy<3> (psolution/c2/Madd_paddle_x[9]_paddle_width[9]_add_322_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  psolution/c2/Madd_paddle_x[9]_paddle_width[9]_add_322_OUT_cy<4> (psolution/c2/Madd_paddle_x[9]_paddle_width[9]_add_322_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  psolution/c2/Madd_paddle_x[9]_paddle_width[9]_add_322_OUT_cy<5> (psolution/c2/Madd_paddle_x[9]_paddle_width[9]_add_322_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  psolution/c2/Madd_paddle_x[9]_paddle_width[9]_add_322_OUT_cy<6> (psolution/c2/Madd_paddle_x[9]_paddle_width[9]_add_322_OUT_cy<6>)
     XORCY:CI->O          36   0.180   1.596  psolution/c2/Madd_paddle_x[9]_paddle_width[9]_add_322_OUT_xor<7> (psolution/c2/paddle_x[9]_paddle_width[9]_add_322_OUT<7>)
     LUT4:I0->O            0   0.203   0.000  psolution/c2/Mcompar_n0795_lutdi3 (psolution/c2/Mcompar_n0795_lutdi3)
     MUXCY:DI->O           1   0.339   0.580  psolution/c2/Mcompar_n0795_cy<3> (psolution/c2/Mcompar_n0795_cy<3>)
     LUT5:I4->O            1   0.205   0.808  psolution/c2/Mcompar_n0795_cy<4> (psolution/c2/Mcompar_n0795_cy<4>)
     LUT5:I2->O            1   0.205   0.944  psolution/c2/Mmux_paddle_x[9]_paddle_x[9]_MUX_822_o120 (psolution/c2/Mmux_paddle_x[9]_paddle_x[9]_MUX_822_o119)
     LUT6:I0->O            1   0.203   0.000  psolution/c2/Mmux_paddle_x[9]_paddle_x[9]_MUX_822_o121 (psolution/c2/paddle_x[9]_paddle_x[9]_MUX_822_o)
     FD:D                      0.102          psolution/c2/collide_reg
    ----------------------------------------
    Total                      7.019ns (2.318ns logic, 4.701ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 145 / 133
-------------------------------------------------------------------------
Offset:              4.228ns (Levels of Logic = 3)
  Source:            btn_enter (PAD)
  Destination:       db_enter/clean (FF)
  Destination Clock: clk_100mhz rising 0.6X

  Data Path: btn_enter to db_enter/clean
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  btn_enter_IBUF (btn_enter_IBUF)
     LUT2:I0->O            1   0.203   0.944  db_enter/n00001 (db_enter/n00001)
     LUT6:I0->O            1   0.203   0.579  db_enter/_n0032_inv1 (db_enter/_n0032_inv)
     FDE:CE                    0.322          db_enter/clean
    ----------------------------------------
    Total                      4.228ns (1.950ns logic, 2.278ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 29 / 21
-------------------------------------------------------------------------
Offset:              4.627ns (Levels of Logic = 2)
  Source:            b (FF)
  Destination:       vgared<2> (PAD)
  Source Clock:      clk_100mhz rising 0.6X

  Data Path: b to vgared<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.755  b (b)
     LUT2:I0->O            3   0.203   0.650  Mmux_vgared31 (vgared_0_OBUF)
     OBUF:I->O                 2.571          vgared_0_OBUF (vgared<0>)
    ----------------------------------------
    Total                      4.627ns (3.221ns logic, 1.405ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               4.595ns (Levels of Logic = 2)
  Source:            switch<1> (PAD)
  Destination:       led<1> (PAD)

  Data Path: switch<1> to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  switch_1_IBUF (led_1_OBUF)
     OBUF:I->O                 2.571          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      4.595ns (3.793ns logic, 0.802ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |   13.219|    7.019|    4.698|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 72.00 secs
Total CPU time to Xst completion: 71.59 secs
 
--> 

Total memory usage is 409212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1981 (   0 filtered)
Number of infos    :   92 (   0 filtered)

