Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Tue May  7 16:05:57 2024
| Host              : WD850X2TB running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xcau15p-ffvb676
| Speed File        : -2  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
AVAL-324   Critical Warning  Hard_block_needs_LOC                         1           
TIMING-17  Critical Warning  Non-clocked sequential cell                  1000        
LUTAR-1    Warning           LUT drives async reset alert                 7           
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62153)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (177551)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62153)
----------------------------
 There are 1806 register/latch pins with no clock driven by root clock pin: system_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2 (HIGH)

 There are 60347 register/latch pins with no clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (177551)
-----------------------------------------------------
 There are 177551 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.846        0.000                      0                  292        0.048        0.000                      0                  292        3.725        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                                                                  ------------         ----------      --------------
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                    {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.966        0.000                      0                   50        0.051        0.000                      0                   50        3.725        0.000                       0                    31  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.864        0.000                      0                   50        0.048        0.000                      0                   50        3.725        0.000                       0                    31  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.001        0.000                      0                   50        0.059        0.000                      0                   50        3.725        0.000                       0                    31  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.846        0.000                      0                   50        0.050        0.000                      0                   50        3.725        0.000                       0                    31  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                        999.177        0.000                      0                   20        0.050        0.000                      0                   20      499.725        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                                                             From Clock                                                                                                                                                                                                                                                                                                                                                                                                                                             To Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                                             ----------                                                                                                                                                                                                                                                                                                                                                                                                                                             --------                                                                                                                                                                                                                                                                                                                                                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.435        0.000                      0                   18        0.139        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.296        0.000                      0                   18        0.161        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.238        0.000                      0                   18        0.181        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.375        0.000                      0                   18        0.165        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.227%)  route 0.617ns (72.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 9.181 - 8.000 ) 
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.346ns (routing 0.535ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.483ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.346     1.346    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y9          FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.425 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.664    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X50Y9          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.816 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.378     2.194    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X52Y7          FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.181     9.181    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X52Y7          FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.086     9.267    
                         clock uncertainty           -0.046     9.221    
    SLICE_X52Y7          FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     9.161    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                  6.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.574%)  route 0.066ns (63.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.748ns (routing 0.298ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.334ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.748     0.748    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y9          FDSE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.786 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.066     0.852    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X50Y9          FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.853     0.853    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y9          FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.099     0.754    
    SLICE_X50Y9          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.801    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X52Y7  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X52Y7  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X52Y7  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.228ns (24.302%)  route 0.710ns (75.698%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.039ns = ( 9.039 - 8.000 ) 
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.201ns (routing 0.393ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.355ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.201     1.201    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X53Y125        FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.277 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.225     1.502    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X53Y125        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     1.654 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0/O
                         net (fo=18, routed)          0.486     2.140    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0
    SLICE_X52Y130        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.039     9.039    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X52Y130        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.071     9.110    
                         clock uncertainty           -0.046     9.064    
    SLICE_X52Y130        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     9.004    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -2.140    
  -------------------------------------------------------------------
                         slack                                  6.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.666ns (routing 0.220ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.244ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.666     0.666    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X53Y125        FDSE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y125        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.704 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.063     0.767    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X53Y125        FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.758     0.758    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X53Y125        FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.087     0.672    
    SLICE_X53Y125        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.719    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X52Y129  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X52Y129  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X52Y129  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.179ns (21.803%)  route 0.642ns (78.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.037ns = ( 9.037 - 8.000 ) 
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.391ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.353ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.182     1.182    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y163        FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.261 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.261     1.522    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X50Y165        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.622 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1/O
                         net (fo=18, routed)          0.381     2.003    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0
    SLICE_X49Y166        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.037     9.037    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X49Y166        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.074     9.110    
                         clock uncertainty           -0.046     9.064    
    SLICE_X49Y166        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     9.004    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                  7.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.659ns (routing 0.218ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.749ns (routing 0.242ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.659     0.659    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X49Y165        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y165        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.698 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.048     0.745    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X49Y165        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.762 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.007     0.769    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1__1_n_12
    SLICE_X49Y165        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.749     0.749    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X49Y165        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.085     0.665    
    SLICE_X49Y165        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.711    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X49Y165  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X49Y165  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X49Y165  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.228ns (23.631%)  route 0.737ns (76.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.042ns = ( 9.042 - 8.000 ) 
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.391ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.353ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.197     1.197    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X53Y169        FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y169        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.273 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.266     1.539    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X53Y169        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     1.691 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__2/O
                         net (fo=18, routed)          0.471     2.162    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__2_n_0
    SLICE_X48Y168        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.042     9.042    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y168        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.073     9.115    
                         clock uncertainty           -0.046     9.069    
    SLICE_X48Y168        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     9.008    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                  6.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (37.008%)  route 0.065ns (62.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.664ns (routing 0.218ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.242ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.664     0.664    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X53Y169        FDSE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y169        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.702 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.065     0.766    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X53Y169        FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.756     0.756    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X53Y169        FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.087     0.670    
    SLICE_X53Y169        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.717    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X48Y168  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X48Y168  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X48Y168  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O

Setup :            0  Failing Endpoints,  Worst Slack      999.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.177ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.179ns (26.499%)  route 0.496ns (73.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 1000.457 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.540ns (routing 0.002ns, distribution 0.538ns)
  Clock Net Delay (Destination): 0.457ns (routing 0.001ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y42        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.540     0.540    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X52Y95         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.620 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.143     0.763    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X52Y95         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     0.862 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.353     1.215    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y42        BUFG_GT                      0.000  1000.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.457  1000.457    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X52Y95         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                         clock pessimism              0.057  1000.513    
                         clock uncertainty           -0.046  1000.467    
    SLICE_X52Y95         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074  1000.393    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       1000.393    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                999.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.345ns
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Net Delay (Source):      0.302ns (routing 0.001ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.345ns (routing 0.001ns, distribution 0.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y42        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.302     0.302    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X52Y95         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.341 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.025     0.365    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X52Y95         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.398 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     0.404    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__11[2]
    SLICE_X52Y95         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y42        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.345     0.345    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X52Y95         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                         clock pessimism             -0.038     0.308    
    SLICE_X52Y95         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.355    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X52Y95  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X52Y95  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X52Y95  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.079ns (18.961%)  route 0.338ns (81.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 9.179 - 8.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.535ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.483ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.349     1.349    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X52Y9          FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.428 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.338     1.766    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X52Y7          FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.179     9.179    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X52Y7          FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.135     9.313    
                         clock uncertainty           -0.046     9.267    
    SLICE_X52Y7          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     9.201    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                  7.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.083%)  route 0.100ns (71.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.748ns (routing 0.298ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.334ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.748     0.748    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X52Y9          FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.787 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.100     0.886    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X52Y8          FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.852     0.852    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X52Y8          FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.085     0.767    
    SLICE_X52Y8          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.747    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.296ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.076ns (15.111%)  route 0.427ns (84.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.037ns = ( 9.037 - 8.000 ) 
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.393ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.355ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.197     1.197    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X50Y134        FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.273 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.427     1.700    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X52Y129        FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.037     9.037    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X52Y129        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.071     9.108    
                         clock uncertainty           -0.046     9.062    
    SLICE_X52Y129        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.996    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                  7.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.038ns (21.424%)  route 0.139ns (78.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.665ns (routing 0.220ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.244ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.665     0.665    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X50Y134        FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.703 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.139     0.842    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X52Y131        FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y46        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.746     0.746    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X52Y131        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.045     0.701    
    SLICE_X52Y131        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.681    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.076ns (13.347%)  route 0.493ns (86.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 9.030 - 8.000 ) 
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.184ns (routing 0.391ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.353ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.184     1.184    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X51Y166        FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y166        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.260 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.493     1.753    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X49Y167        FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.030     9.030    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X49Y167        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.074     9.104    
                         clock uncertainty           -0.046     9.057    
    SLICE_X49Y167        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.991    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  7.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.038ns (18.003%)  route 0.173ns (81.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.659ns (routing 0.218ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.242ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.659     0.659    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X51Y166        FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y166        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.697 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.173     0.870    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X49Y166        FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.754     0.754    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X49Y166        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.045     0.709    
    SLICE_X49Y166        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.689    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.076ns (15.609%)  route 0.411ns (84.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 9.044 - 8.000 ) 
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.391ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.353ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.189     1.189    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X48Y171        FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.265 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.411     1.676    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X48Y169        FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.044     9.044    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y169        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.120     9.163    
                         clock uncertainty           -0.046     9.117    
    SLICE_X48Y169        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     9.051    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -1.676    
  -------------------------------------------------------------------
                         slack                                  7.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.038ns (22.995%)  route 0.127ns (77.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.661ns (routing 0.218ns, distribution 0.443ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.242ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.661     0.661    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X48Y171        FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.699 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.127     0.826    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X48Y170        FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y44        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.754     0.754    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y170        FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.073     0.681    
    SLICE_X48Y170        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.661    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.165    





