Analysis & Synthesis report for TMP_8
Tue Dec 03 02:44:31 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Dec 03 02:44:31 2024           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name               ; TMP_8                                           ;
; Top-level Entity Name       ; Main_Block                                      ;
; Family                      ; MAX II                                          ;
; Total logic elements        ; 105                                             ;
; Total pins                  ; 52                                              ;
; Total virtual pins          ; 0                                               ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                   ;
+-----------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM240T100C5       ;                    ;
; Top-level entity name                                            ; Main_Block         ; TMP_8              ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+---------+
; MAR_8bit.v                       ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/MAR_8bit.v                 ;         ;
; buffer_8bit.v                    ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v              ;         ;
; Main_Block.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf             ;         ;
; counter_8bit.v                   ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/counter_8bit.v             ;         ;
; register_8bit.v                  ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/register_8bit.v            ;         ;
; adder_subtractor_control.v       ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/adder_subtractor_control.v ;         ;
; bus_splitter_8bit.v              ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_splitter_8bit.v        ;         ;
; bus_combiner_10bit.v             ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_combiner_10bit.v       ;         ;
; decoder_3x8.v                    ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/decoder_3x8.v              ;         ;
; counter_3bit.v                   ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/counter_3bit.v             ;         ;
; bus_combiner_ISA.v               ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_combiner_ISA.v         ;         ;
; d_flip_flop.v                    ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/d_flip_flop.v              ;         ;
; bus_splitter_16bit.v             ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_splitter_16bit.v       ;         ;
; bus_combine_2bit.v               ; yes             ; User Verilog HDL File              ; C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_combine_2bit.v         ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 105   ;
;     -- Combinational with no register       ; 57    ;
;     -- Register only                        ; 40    ;
;     -- Combinational with a register        ; 8     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 25    ;
;     -- 3 input functions                    ; 25    ;
;     -- 2 input functions                    ; 12    ;
;     -- 1 input functions                    ; 2     ;
;     -- 0 input functions                    ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 90    ;
;     -- arithmetic mode                      ; 15    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 8     ;
;     -- asynchronous clear/load mode         ; 48    ;
;                                             ;       ;
; Total registers                             ; 48    ;
; Total logic cells in carry chains           ; 17    ;
; I/O pins                                    ; 52    ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 48    ;
; Total fan-out                               ; 413   ;
; Average fan-out                             ; 2.63  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                             ;
+-------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node          ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                        ; Entity Name              ; Library Name ;
+-------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------+--------------------------+--------------+
; |Main_Block                         ; 105 (5)     ; 48           ; 0          ; 52   ; 0            ; 57 (5)       ; 40 (0)            ; 8 (0)            ; 17 (0)          ; 0 (0)      ; |Main_Block                                ; Main_Block               ; work         ;
;    |MAR_8bit:inst2|                 ; 8 (8)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Main_Block|MAR_8bit:inst2                 ; MAR_8bit                 ; work         ;
;    |adder_subtractor_control:inst6| ; 17 (17)     ; 0            ; 0          ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |Main_Block|adder_subtractor_control:inst6 ; adder_subtractor_control ; work         ;
;    |buffer_8bit:inst16|             ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Main_Block|buffer_8bit:inst16             ; buffer_8bit              ; work         ;
;    |buffer_8bit:inst8|              ; 26 (26)     ; 0            ; 0          ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Main_Block|buffer_8bit:inst8              ; buffer_8bit              ; work         ;
;    |counter_8bit:inst|              ; 9 (9)       ; 8            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |Main_Block|counter_8bit:inst              ; counter_8bit             ; work         ;
;    |register_8bit:inst13|           ; 8 (8)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Main_Block|register_8bit:inst13           ; register_8bit            ; work         ;
;    |register_8bit:inst3|            ; 8 (8)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Main_Block|register_8bit:inst3            ; register_8bit            ; work         ;
;    |register_8bit:inst4|            ; 8 (8)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Main_Block|register_8bit:inst4            ; register_8bit            ; work         ;
;    |register_8bit:inst5|            ; 8 (8)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Main_Block|register_8bit:inst5            ; register_8bit            ; work         ;
+-------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                           ;
+---------------------------------------+--------------------------------------+
; Register name                         ; Reason for Removal                   ;
+---------------------------------------+--------------------------------------+
; counter_3bit:inst22|count[0..2]       ; Stuck at GND due to stuck port clock ;
; d_flip_flop:inst32|d_out              ; Lost fanout                          ;
; Total Number of Removed Registers = 4 ;                                      ;
+---------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                     ;
+------------------------------+-------------------------+----------------------------------------+
; Register name                ; Reason for Removal      ; Registers Removed due to This Register ;
+------------------------------+-------------------------+----------------------------------------+
; counter_3bit:inst22|count[0] ; Stuck at GND            ; d_flip_flop:inst32|d_out               ;
;                              ; due to stuck port clock ;                                        ;
+------------------------------+-------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 48    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main_Block|counter_8bit:inst|count[7] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main_Block|counter_8bit:inst|count[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Dec 03 02:44:20 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TMP_8 -c TMP_8
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mar_8bit.v
    Info (12023): Found entity 1: MAR_8bit File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/MAR_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer_8bit.v
    Info (12023): Found entity 1: buffer_8bit File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_block.bdf
    Info (12023): Found entity 1: Main_Block
Info (12021): Found 1 design units, including 1 entities, in source file counter_8bit.v
    Info (12023): Found entity 1: counter_8bit File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/counter_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_8bit.v
    Info (12023): Found entity 1: register_8bit File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/register_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_splitter_2bit.v
    Info (12023): Found entity 1: bus_splitter_2bit File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_splitter_2bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_subtractor_control.v
    Info (12023): Found entity 1: adder_subtractor_control File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/adder_subtractor_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_splitter_8bit.v
    Info (12023): Found entity 1: bus_splitter_8bit File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_splitter_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_combiner_10bit.v
    Info (12023): Found entity 1: bus_combiner_10bit File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_combiner_10bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_3x8.v
    Info (12023): Found entity 1: decoder_3x8 File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/decoder_3x8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_3bit.v
    Info (12023): Found entity 1: counter_3bit File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/counter_3bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_combiner_4bit.v
    Info (12023): Found entity 1: bus_combiner_4bit File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_combiner_4bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_combiner_isa.v
    Info (12023): Found entity 1: bus_combiner_ISA File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_combiner_ISA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_flip_flop.v
    Info (12023): Found entity 1: d_flip_flop File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/d_flip_flop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_splitter_16bit.v
    Info (12023): Found entity 1: bus_splitter_16bit File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_splitter_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_combine_2bit.v
    Info (12023): Found entity 1: bus_combiner_2bit File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_combine_2bit.v Line: 1
Info (12127): Elaborating entity "Main_Block" for the top level hierarchy
Warning (275013): Port "clk" of type counter_3bit and instance "inst22" is missing source signal
Info (12128): Elaborating entity "MAR_8bit" for hierarchy "MAR_8bit:inst2"
Info (12128): Elaborating entity "buffer_8bit" for hierarchy "buffer_8bit:inst1"
Info (12128): Elaborating entity "bus_splitter_16bit" for hierarchy "bus_splitter_16bit:inst33"
Info (12128): Elaborating entity "counter_8bit" for hierarchy "counter_8bit:inst"
Warning (10230): Verilog HDL assignment warning at counter_8bit.v(15): truncated value with size 32 to match size of target (8) File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/counter_8bit.v Line: 15
Info (12128): Elaborating entity "bus_combiner_ISA" for hierarchy "bus_combiner_ISA:inst31"
Info (12128): Elaborating entity "bus_splitter_8bit" for hierarchy "bus_splitter_8bit:inst19"
Info (12128): Elaborating entity "register_8bit" for hierarchy "register_8bit:inst13"
Info (12128): Elaborating entity "adder_subtractor_control" for hierarchy "adder_subtractor_control:inst6"
Info (12128): Elaborating entity "bus_combiner_2bit" for hierarchy "bus_combiner_2bit:inst35"
Info (12128): Elaborating entity "bus_combiner_10bit" for hierarchy "bus_combiner_10bit:inst20"
Info (12128): Elaborating entity "decoder_3x8" for hierarchy "decoder_3x8:inst21"
Info (12128): Elaborating entity "counter_3bit" for hierarchy "counter_3bit:inst22"
Warning (10230): Verilog HDL assignment warning at counter_3bit.v(10): truncated value with size 32 to match size of target (3) File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/counter_3bit.v Line: 10
Info (12128): Elaborating entity "d_flip_flop" for hierarchy "d_flip_flop:inst32"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "buffer_8bit:inst1|data_out[0]" feeding internal logic into a wire File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13049): Converted tri-state buffer "buffer_8bit:inst1|data_out[1]" feeding internal logic into a wire File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13049): Converted tri-state buffer "buffer_8bit:inst1|data_out[2]" feeding internal logic into a wire File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13049): Converted tri-state buffer "buffer_8bit:inst1|data_out[3]" feeding internal logic into a wire File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13049): Converted tri-state buffer "buffer_8bit:inst1|data_out[4]" feeding internal logic into a wire File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13049): Converted tri-state buffer "buffer_8bit:inst1|data_out[5]" feeding internal logic into a wire File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13049): Converted tri-state buffer "buffer_8bit:inst1|data_out[6]" feeding internal logic into a wire File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13049): Converted tri-state buffer "buffer_8bit:inst1|data_out[7]" feeding internal logic into a wire File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst18|data_out[3]" to the node "register_8bit:inst13|data_out[3]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst18|data_out[2]" to the node "register_8bit:inst13|data_out[2]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst18|data_out[1]" to the node "register_8bit:inst13|data_out[1]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst18|data_out[0]" to the node "register_8bit:inst13|data_out[0]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst11|data_out[7]" to the node "register_8bit:inst5|data_out[7]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst11|data_out[6]" to the node "register_8bit:inst5|data_out[6]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst11|data_out[5]" to the node "register_8bit:inst5|data_out[5]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst11|data_out[4]" to the node "register_8bit:inst5|data_out[4]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst11|data_out[3]" to the node "register_8bit:inst5|data_out[3]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst11|data_out[2]" to the node "register_8bit:inst5|data_out[2]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst11|data_out[1]" to the node "register_8bit:inst5|data_out[1]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst11|data_out[0]" to the node "register_8bit:inst5|data_out[0]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst18|data_out[7]" to the node "register_8bit:inst13|data_out[7]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst18|data_out[6]" to the node "register_8bit:inst13|data_out[6]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst18|data_out[5]" to the node "register_8bit:inst13|data_out[5]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst18|data_out[4]" to the node "register_8bit:inst13|data_out[4]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst9|data_out[3]" to the node "register_8bit:inst3|data_out[3]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst10|data_out[3]" to the node "register_8bit:inst4|data_out[3]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst9|data_out[2]" to the node "register_8bit:inst3|data_out[2]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst10|data_out[2]" to the node "register_8bit:inst4|data_out[2]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst9|data_out[1]" to the node "register_8bit:inst3|data_out[1]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst10|data_out[1]" to the node "register_8bit:inst4|data_out[1]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst9|data_out[0]" to the node "register_8bit:inst3|data_out[0]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst10|data_out[0]" to the node "register_8bit:inst4|data_out[0]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst9|data_out[7]" to the node "register_8bit:inst3|data_out[7]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst10|data_out[7]" to the node "register_8bit:inst4|data_out[7]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst9|data_out[6]" to the node "register_8bit:inst3|data_out[6]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst10|data_out[6]" to the node "register_8bit:inst4|data_out[6]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst9|data_out[5]" to the node "register_8bit:inst3|data_out[5]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst10|data_out[5]" to the node "register_8bit:inst4|data_out[5]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst9|data_out[4]" to the node "register_8bit:inst3|data_out[4]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst10|data_out[4]" to the node "register_8bit:inst4|data_out[4]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst8|data_out[3]" to the node "buffer_8bit:inst18|data_out[3]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst8|data_out[2]" to the node "buffer_8bit:inst18|data_out[2]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst8|data_out[1]" to the node "buffer_8bit:inst18|data_out[1]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst8|data_out[0]" to the node "buffer_8bit:inst18|data_out[0]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst8|data_out[7]" to the node "buffer_8bit:inst11|data_out[7]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst8|data_out[6]" to the node "buffer_8bit:inst11|data_out[6]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst8|data_out[5]" to the node "buffer_8bit:inst11|data_out[5]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
    Warning (13047): Converted the fan-out from the tri-state buffer "buffer_8bit:inst8|data_out[4]" to the node "buffer_8bit:inst11|data_out[4]" into an OR gate File: C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v Line: 5
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ISA_Addr[5]" is stuck at GND
    Warning (13410): Pin "ISA_Addr[4]" is stuck at GND
    Warning (13410): Pin "ISA_Addr[3]" is stuck at GND
    Warning (13410): Pin "ISA_Addr[2]" is stuck at GND
    Warning (13410): Pin "ISA_Addr[1]" is stuck at GND
    Warning (13410): Pin "ISA_Addr[0]" is stuck at VCC
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ISA[15]"
    Warning (15610): No output dependent on input pin "ISA[13]"
    Warning (15610): No output dependent on input pin "ISA[4]"
Info (21057): Implemented 157 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 105 logic cells
Info (144001): Generated suppressed messages file C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/output_files/TMP_8.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 4706 megabytes
    Info: Processing ended: Tue Dec 03 02:44:31 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/output_files/TMP_8.map.smsg.


