// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module leading_ones_brutefo (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        din_V,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] din_V;
output  [0:0] ap_return_0;
output  [4:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[0:0] ap_return_0;
reg[4:0] ap_return_1;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] tmp_17_fu_495_p3;
wire   [0:0] tmp_fu_375_p3;
wire   [0:0] tmp_3_fu_383_p3;
wire   [0:0] tmp_4_fu_391_p3;
wire   [0:0] tmp_5_fu_399_p3;
wire   [0:0] tmp_6_fu_407_p3;
wire   [0:0] tmp_7_fu_415_p3;
wire   [0:0] tmp_8_fu_423_p3;
wire   [0:0] tmp_9_fu_431_p3;
wire   [0:0] tmp_10_fu_439_p3;
wire   [0:0] tmp_11_fu_447_p3;
wire   [0:0] tmp_12_fu_455_p3;
wire   [0:0] tmp_13_fu_463_p3;
wire   [0:0] tmp_14_fu_471_p3;
wire   [0:0] tmp_15_fu_479_p3;
wire   [0:0] tmp_16_fu_487_p3;
wire   [4:0] select_ln13_fu_503_p3;
wire   [3:0] zext_ln20_fu_619_p1;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_18_fu_511_p3;
wire   [0:0] tmp_19_fu_518_p3;
wire   [0:0] tmp_20_fu_525_p3;
wire   [0:0] tmp_21_fu_532_p3;
wire   [0:0] tmp_22_fu_539_p3;
wire   [0:0] tmp_23_fu_546_p3;
wire   [0:0] tmp_24_fu_553_p3;
wire   [0:0] tmp_25_fu_560_p3;
wire   [0:0] tmp_26_fu_567_p3;
wire   [0:0] tmp_27_fu_574_p3;
wire   [0:0] tmp_28_fu_581_p3;
wire   [0:0] tmp_29_fu_588_p3;
wire   [0:0] tmp_30_fu_595_p3;
wire   [0:0] tmp_31_fu_602_p3;
wire   [0:0] or_ln20_fu_623_p2;
reg   [4:0] phi_ln25_reg_140;
reg   [0:0] flagu_0_reg_208;
reg   [3:0] phi_ln25_1_reg_262;
reg   [0:0] flagl_0_reg_325;
wire   [0:0] tmp_32_fu_609_p3;
wire   [0:0] trunc_ln791_fu_616_p1;
wire    ap_CS_fsm_state3;
wire   [4:0] zext_ln25_fu_629_p1;
wire   [0:0] or_ln26_fu_641_p2;
wire   [4:0] select_ln25_fu_633_p3;
reg   [0:0] ap_return_0_preg;
reg   [4:0] ap_return_1_preg;
reg   [2:0] ap_NS_fsm;
reg    ap_condition_221;
reg    ap_condition_225;
reg    ap_condition_229;
reg    ap_condition_233;
reg    ap_condition_237;
reg    ap_condition_241;
reg    ap_condition_245;
reg    ap_condition_249;
reg    ap_condition_253;
reg    ap_condition_257;
reg    ap_condition_261;
reg    ap_condition_265;
reg    ap_condition_128;
reg    ap_condition_144;
reg    ap_condition_148;
reg    ap_condition_152;
reg    ap_condition_156;
reg    ap_condition_160;
reg    ap_condition_164;
reg    ap_condition_168;
reg    ap_condition_172;
reg    ap_condition_176;
reg    ap_condition_180;
reg    ap_condition_184;
reg    ap_condition_188;
reg    ap_condition_192;
reg    ap_condition_77;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_return_0_preg = 1'd0;
#0 ap_return_1_preg = 5'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_0_preg <= or_ln26_fu_641_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 5'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_return_1_preg <= select_ln25_fu_633_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_31_fu_602_p3 == 1'd0) & (tmp_30_fu_595_p3 == 1'd0) & (tmp_29_fu_588_p3 == 1'd0) & (tmp_28_fu_581_p3 == 1'd0) & (tmp_27_fu_574_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        flagl_0_reg_325 <= or_ln20_fu_623_p2;
    end else if ((((tmp_22_fu_539_p3 == 1'd1) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_23_fu_546_p3 == 1'd1)) | ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_24_fu_553_p3 == 1'd1)) | ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_25_fu_560_p3 == 1'd1)) | ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_26_fu_567_p3 == 1'd1)) | ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_27_fu_574_p3 == 1'd1)) | ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_27_fu_574_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_28_fu_581_p3 == 1'd1)) | ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_28_fu_581_p3 == 1'd0) & (tmp_27_fu_574_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_29_fu_588_p3 == 1'd1)) | ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_29_fu_588_p3 == 1'd0) & (tmp_28_fu_581_p3 == 1'd0) & (tmp_27_fu_574_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_30_fu_595_p3 == 1'd1)) | ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_30_fu_595_p3 == 1'd0) & (tmp_29_fu_588_p3 == 1'd0) & (tmp_28_fu_581_p3 == 1'd0) & (tmp_27_fu_574_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_fu_602_p3 == 1'd1)) | ((tmp_21_fu_532_p3 == 1'd1) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_20_fu_525_p3 == 1'd1) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_19_fu_518_p3 == 1'd1) & (tmp_18_fu_511_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_18_fu_511_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        flagl_0_reg_325 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (tmp_16_fu_487_p3 == 1'd0) & (tmp_15_fu_479_p3 == 1'd0) & (tmp_14_fu_471_p3 == 1'd0) & (tmp_13_fu_463_p3 == 1'd0) & (tmp_12_fu_455_p3 == 1'd0) & (tmp_11_fu_447_p3 == 1'd0) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        flagu_0_reg_208 <= din_V[32'd16];
    end else if ((((ap_start == 1'b1) & (tmp_16_fu_487_p3 == 1'd1) & (tmp_15_fu_479_p3 == 1'd0) & (tmp_14_fu_471_p3 == 1'd0) & (tmp_13_fu_463_p3 == 1'd0) & (tmp_12_fu_455_p3 == 1'd0) & (tmp_11_fu_447_p3 == 1'd0) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_15_fu_479_p3 == 1'd1) & (tmp_14_fu_471_p3 == 1'd0) & (tmp_13_fu_463_p3 == 1'd0) & (tmp_12_fu_455_p3 == 1'd0) & (tmp_11_fu_447_p3 == 1'd0) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_14_fu_471_p3 == 1'd1) & (tmp_13_fu_463_p3 == 1'd0) & (tmp_12_fu_455_p3 == 1'd0) & (tmp_11_fu_447_p3 == 1'd0) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_13_fu_463_p3 == 1'd1) & (tmp_12_fu_455_p3 == 1'd0) & (tmp_11_fu_447_p3 == 1'd0) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_12_fu_455_p3 == 1'd1) & (tmp_11_fu_447_p3 == 1'd0) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_11_fu_447_p3 == 1'd1) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_10_fu_439_p3 == 1'd1) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_9_fu_431_p3 == 1'd1) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_8_fu_423_p3 == 1'd1) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_7_fu_415_p3 == 1'd1) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_6_fu_407_p3 == 1'd1) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_5_fu_399_p3 == 1'd1) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_4_fu_391_p3 == 1'd1) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_3_fu_383_p3 == 1'd1) & (tmp_fu_375_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (tmp_fu_375_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1)))) begin
        flagu_0_reg_208 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_128)) begin
            phi_ln25_1_reg_262 <= zext_ln20_fu_619_p1;
        end else if ((1'b1 == ap_condition_265)) begin
            phi_ln25_1_reg_262 <= 4'd2;
        end else if ((1'b1 == ap_condition_261)) begin
            phi_ln25_1_reg_262 <= 4'd3;
        end else if ((1'b1 == ap_condition_257)) begin
            phi_ln25_1_reg_262 <= 4'd4;
        end else if ((1'b1 == ap_condition_253)) begin
            phi_ln25_1_reg_262 <= 4'd5;
        end else if ((1'b1 == ap_condition_249)) begin
            phi_ln25_1_reg_262 <= 4'd6;
        end else if ((1'b1 == ap_condition_245)) begin
            phi_ln25_1_reg_262 <= 4'd7;
        end else if ((1'b1 == ap_condition_241)) begin
            phi_ln25_1_reg_262 <= 4'd8;
        end else if ((1'b1 == ap_condition_237)) begin
            phi_ln25_1_reg_262 <= 4'd9;
        end else if ((1'b1 == ap_condition_233)) begin
            phi_ln25_1_reg_262 <= 4'd10;
        end else if ((1'b1 == ap_condition_229)) begin
            phi_ln25_1_reg_262 <= 4'd11;
        end else if ((1'b1 == ap_condition_225)) begin
            phi_ln25_1_reg_262 <= 4'd12;
        end else if ((1'b1 == ap_condition_221)) begin
            phi_ln25_1_reg_262 <= 4'd13;
        end else if (((tmp_19_fu_518_p3 == 1'd1) & (tmp_18_fu_511_p3 == 1'd0))) begin
            phi_ln25_1_reg_262 <= 4'd14;
        end else if ((tmp_18_fu_511_p3 == 1'd1)) begin
            phi_ln25_1_reg_262 <= 4'd15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((1'b1 == ap_condition_77)) begin
            phi_ln25_reg_140 <= select_ln13_fu_503_p3;
        end else if ((1'b1 == ap_condition_192)) begin
            phi_ln25_reg_140 <= 5'd17;
        end else if ((1'b1 == ap_condition_188)) begin
            phi_ln25_reg_140 <= 5'd18;
        end else if ((1'b1 == ap_condition_184)) begin
            phi_ln25_reg_140 <= 5'd19;
        end else if ((1'b1 == ap_condition_180)) begin
            phi_ln25_reg_140 <= 5'd20;
        end else if ((1'b1 == ap_condition_176)) begin
            phi_ln25_reg_140 <= 5'd21;
        end else if ((1'b1 == ap_condition_172)) begin
            phi_ln25_reg_140 <= 5'd22;
        end else if ((1'b1 == ap_condition_168)) begin
            phi_ln25_reg_140 <= 5'd23;
        end else if ((1'b1 == ap_condition_164)) begin
            phi_ln25_reg_140 <= 5'd24;
        end else if ((1'b1 == ap_condition_160)) begin
            phi_ln25_reg_140 <= 5'd25;
        end else if ((1'b1 == ap_condition_156)) begin
            phi_ln25_reg_140 <= 5'd26;
        end else if ((1'b1 == ap_condition_152)) begin
            phi_ln25_reg_140 <= 5'd27;
        end else if ((1'b1 == ap_condition_148)) begin
            phi_ln25_reg_140 <= 5'd28;
        end else if ((1'b1 == ap_condition_144)) begin
            phi_ln25_reg_140 <= 5'd29;
        end else if (((tmp_3_fu_383_p3 == 1'd1) & (tmp_fu_375_p3 == 1'd0))) begin
            phi_ln25_reg_140 <= 5'd30;
        end else if ((tmp_fu_375_p3 == 1'd1)) begin
            phi_ln25_reg_140 <= 5'd31;
        end
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_0 = or_ln26_fu_641_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_return_1 = select_ln25_fu_633_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_condition_128 = ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_31_fu_602_p3 == 1'd0) & (tmp_30_fu_595_p3 == 1'd0) & (tmp_29_fu_588_p3 == 1'd0) & (tmp_28_fu_581_p3 == 1'd0) & (tmp_27_fu_574_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_144 = ((tmp_4_fu_391_p3 == 1'd1) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_148 = ((tmp_5_fu_399_p3 == 1'd1) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_152 = ((tmp_6_fu_407_p3 == 1'd1) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_156 = ((tmp_7_fu_415_p3 == 1'd1) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_160 = ((tmp_8_fu_423_p3 == 1'd1) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_164 = ((tmp_9_fu_431_p3 == 1'd1) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_168 = ((tmp_10_fu_439_p3 == 1'd1) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_172 = ((tmp_11_fu_447_p3 == 1'd1) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_176 = ((tmp_12_fu_455_p3 == 1'd1) & (tmp_11_fu_447_p3 == 1'd0) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_180 = ((tmp_13_fu_463_p3 == 1'd1) & (tmp_12_fu_455_p3 == 1'd0) & (tmp_11_fu_447_p3 == 1'd0) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_184 = ((tmp_14_fu_471_p3 == 1'd1) & (tmp_13_fu_463_p3 == 1'd0) & (tmp_12_fu_455_p3 == 1'd0) & (tmp_11_fu_447_p3 == 1'd0) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_188 = ((tmp_15_fu_479_p3 == 1'd1) & (tmp_14_fu_471_p3 == 1'd0) & (tmp_13_fu_463_p3 == 1'd0) & (tmp_12_fu_455_p3 == 1'd0) & (tmp_11_fu_447_p3 == 1'd0) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_192 = ((tmp_16_fu_487_p3 == 1'd1) & (tmp_15_fu_479_p3 == 1'd0) & (tmp_14_fu_471_p3 == 1'd0) & (tmp_13_fu_463_p3 == 1'd0) & (tmp_12_fu_455_p3 == 1'd0) & (tmp_11_fu_447_p3 == 1'd0) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_221 = ((tmp_20_fu_525_p3 == 1'd1) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_225 = ((tmp_21_fu_532_p3 == 1'd1) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_229 = ((tmp_22_fu_539_p3 == 1'd1) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_233 = ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_237 = ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_241 = ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_245 = ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_249 = ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (tmp_27_fu_574_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_253 = ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_27_fu_574_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (tmp_28_fu_581_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_257 = ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_28_fu_581_p3 == 1'd0) & (tmp_27_fu_574_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (tmp_29_fu_588_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_261 = ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_29_fu_588_p3 == 1'd0) & (tmp_28_fu_581_p3 == 1'd0) & (tmp_27_fu_574_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (tmp_30_fu_595_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_265 = ((tmp_22_fu_539_p3 == 1'd0) & (tmp_21_fu_532_p3 == 1'd0) & (tmp_20_fu_525_p3 == 1'd0) & (tmp_19_fu_518_p3 == 1'd0) & (tmp_18_fu_511_p3 == 1'd0) & (tmp_30_fu_595_p3 == 1'd0) & (tmp_29_fu_588_p3 == 1'd0) & (tmp_28_fu_581_p3 == 1'd0) & (tmp_27_fu_574_p3 == 1'd0) & (tmp_26_fu_567_p3 == 1'd0) & (tmp_25_fu_560_p3 == 1'd0) & (tmp_24_fu_553_p3 == 1'd0) & (tmp_23_fu_546_p3 == 1'd0) & (tmp_31_fu_602_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_77 = ((tmp_16_fu_487_p3 == 1'd0) & (tmp_15_fu_479_p3 == 1'd0) & (tmp_14_fu_471_p3 == 1'd0) & (tmp_13_fu_463_p3 == 1'd0) & (tmp_12_fu_455_p3 == 1'd0) & (tmp_11_fu_447_p3 == 1'd0) & (tmp_10_fu_439_p3 == 1'd0) & (tmp_9_fu_431_p3 == 1'd0) & (tmp_8_fu_423_p3 == 1'd0) & (tmp_7_fu_415_p3 == 1'd0) & (tmp_6_fu_407_p3 == 1'd0) & (tmp_5_fu_399_p3 == 1'd0) & (tmp_4_fu_391_p3 == 1'd0) & (tmp_3_fu_383_p3 == 1'd0) & (tmp_fu_375_p3 == 1'd0));
end

assign or_ln20_fu_623_p2 = (trunc_ln791_fu_616_p1 | tmp_32_fu_609_p3);

assign or_ln26_fu_641_p2 = (flagu_0_reg_208 | flagl_0_reg_325);

assign select_ln13_fu_503_p3 = ((tmp_17_fu_495_p3[0:0] === 1'b1) ? 5'd16 : 5'd0);

assign select_ln25_fu_633_p3 = ((flagu_0_reg_208[0:0] === 1'b1) ? phi_ln25_reg_140 : zext_ln25_fu_629_p1);

assign tmp_10_fu_439_p3 = din_V[32'd23];

assign tmp_11_fu_447_p3 = din_V[32'd22];

assign tmp_12_fu_455_p3 = din_V[32'd21];

assign tmp_13_fu_463_p3 = din_V[32'd20];

assign tmp_14_fu_471_p3 = din_V[32'd19];

assign tmp_15_fu_479_p3 = din_V[32'd18];

assign tmp_16_fu_487_p3 = din_V[32'd17];

assign tmp_17_fu_495_p3 = din_V[32'd16];

assign tmp_18_fu_511_p3 = din_V[32'd15];

assign tmp_19_fu_518_p3 = din_V[32'd14];

assign tmp_20_fu_525_p3 = din_V[32'd13];

assign tmp_21_fu_532_p3 = din_V[32'd12];

assign tmp_22_fu_539_p3 = din_V[32'd11];

assign tmp_23_fu_546_p3 = din_V[32'd10];

assign tmp_24_fu_553_p3 = din_V[32'd9];

assign tmp_25_fu_560_p3 = din_V[32'd8];

assign tmp_26_fu_567_p3 = din_V[32'd7];

assign tmp_27_fu_574_p3 = din_V[32'd6];

assign tmp_28_fu_581_p3 = din_V[32'd5];

assign tmp_29_fu_588_p3 = din_V[32'd4];

assign tmp_30_fu_595_p3 = din_V[32'd3];

assign tmp_31_fu_602_p3 = din_V[32'd2];

assign tmp_32_fu_609_p3 = din_V[32'd1];

assign tmp_3_fu_383_p3 = din_V[32'd30];

assign tmp_4_fu_391_p3 = din_V[32'd29];

assign tmp_5_fu_399_p3 = din_V[32'd28];

assign tmp_6_fu_407_p3 = din_V[32'd27];

assign tmp_7_fu_415_p3 = din_V[32'd26];

assign tmp_8_fu_423_p3 = din_V[32'd25];

assign tmp_9_fu_431_p3 = din_V[32'd24];

assign tmp_fu_375_p3 = din_V[32'd31];

assign trunc_ln791_fu_616_p1 = din_V[0:0];

assign zext_ln20_fu_619_p1 = tmp_32_fu_609_p3;

assign zext_ln25_fu_629_p1 = phi_ln25_1_reg_262;

endmodule //leading_ones_brutefo
