library verilog;
use verilog.vl_types.all;
entity tb_vry_divider is
end tb_vry_divider;
