ARM R0009
"DMBdWW Wse PodWR DpAddrdR DpCtrlIsbdR Fre"
Cycle=Fre DMBdWW Wse PodWR DpAddrdR DpCtrlIsbdR
Relax=[Fre,DMBdWW,Wse]
Safe=PodWR DpAddrdR DpCtrlIsbdR
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Ws Fr
Orig=DMBdWW Wse PodWR DpAddrdR DpCtrlIsbdR Fre
{
%x0=x; %y0=y;
%y1=y; %z1=z; %a1=a; %x1=x;
}
 P0           | P1              ;
 MOV R0,#1    | MOV R0,#2       ;
 STR R0,[%x0] | STR R0,[%y1]    ;
 DMB          | LDR R1,[%z1]    ;
 MOV R1,#1    | EOR R2,R1,R1    ;
 STR R1,[%y0] | LDR R3,[R2,%a1] ;
              | CMP R3,R3       ;
              | BNE LC00        ;
              | LC00:           ;
              | ISB             ;
              | LDR R4,[%x1]    ;
exists
(y=2 /\ 1:R4=0)
