<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: AhbSlave</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_AhbSlave'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_AhbSlave')">AhbSlave</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.94</td>
<td class="s8 cl rt"><a href="mod241.html#Line" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod241.html#Cond" > 81.82</a></td>
<td class="s9 cl rt"><a href="mod241.html#Toggle" > 93.66</a></td>
<td class="s5 cl rt"><a href="mod241.html#FSM" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod241.html#Branch" > 75.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/FPGA_AHB_S0/AHB_LM_IP/AhbSlave.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/FPGA_AHB_S0/AHB_LM_IP/AhbSlave.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod241.html#inst_tag_12291"  onclick="showContent('inst_tag_12291')">gemini_tb.u_AhbSlave1</a></td>
<td class="s7 cl rt"> 76.94</td>
<td class="s8 cl rt"><a href="mod241.html#Line" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod241.html#Cond" > 81.82</a></td>
<td class="s9 cl rt"><a href="mod241.html#Toggle" > 93.66</a></td>
<td class="s5 cl rt"><a href="mod241.html#FSM" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod241.html#Branch" > 75.86</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_AhbSlave'>
<hr>
<a name="inst_tag_12291"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_12291" >gemini_tb.u_AhbSlave1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.94</td>
<td class="s8 cl rt"><a href="mod241.html#Line" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod241.html#Cond" > 81.82</a></td>
<td class="s9 cl rt"><a href="mod241.html#Toggle" > 93.66</a></td>
<td class="s5 cl rt"><a href="mod241.html#FSM" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod241.html#Branch" > 75.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.94</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s9 cl rt"> 93.66</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.86</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.26</td>
<td class="s8 cl rt"> 84.03</td>
<td class="s7 cl rt"> 76.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.33</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod2535.html#inst_tag_182886" >gemini_tb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_AhbSlave'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod241.html" >AhbSlave</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>66</td><td>55</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79</td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>128</td><td>12</td><td>9</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>155</td><td>25</td><td>17</td><td>68.00</td></tr>
</table>
<pre class="code"><br clear=all>
78                          always_comb begin
79         1/1                  if(curr_state == DATA_PHASE &amp;&amp; d_write &amp;&amp; (((d_trans == SEQ || d_trans == NON_SEQ) &amp;&amp; h_trans!=BUSY) || (d_trans==BUSY &amp;&amp; h_trans == SEQ))) begin
80         1/1                       wr_en = 1;
81         1/1                  addr = d_addr;
82         1/1                  w_data = h_wdata;
83         1/1                  h_rdata = r_data;
84                              
85         1/1                end	else if ((curr_state == ADDR_PHASE || curr_state == DATA_PHASE) &amp;&amp; !h_write &amp;&amp; h_sel_0 &amp;&amp; (h_trans == SEQ || h_trans == NON_SEQ)) begin
86         1/1                      wr_en = 0;
87         1/1                      addr = h_addr;
88         1/1                         w_data = 'bzz;
89         1/1                      h_rdata = r_data;
90                                end else begin
91         1/1                      wr_en = 1'bz;
92         1/1                          addr = 'b0;
93         1/1                      w_data = 'bz;
94         1/1                      h_rdata = r_data;
95                                end
96                              
97         1/1                  if (h_size == 3'd0)
98         1/1                          mem_mask = 4'b0001;
99         1/1                    else if (h_size == 3'd1)
100        1/1                         mem_mask = 4'b0011;
101        1/1                    else 	mem_mask = 4'b1111; 
102                               
103                         end
104                         
105                         // signals latching
106                         always@(posedge h_clk) begin
107        1/1                if (h_sel_0) begin
108        1/1                 if ( h_trans!=BUSY)
109        1/1                   d_addr  &lt;= h_addr; 
110                            else 
111        1/1                  d_addr  &lt;= d_addr;
112        1/1                d_trans &lt;= h_trans;
113        1/1                d_write &lt;= h_write;
114        1/1                d_resp  &lt;= h_resp; 
115                           end	
                        MISSING_ELSE
116                         end
117                         
118                         
119                         always@(posedge h_clk or negedge h_reset_n)  begin: state_memory
120        1/1                if (~h_reset_n)
121        1/1                  curr_state &lt;= ADDR_PHASE;
122                           else
123        1/1                  curr_state &lt;= next_state;
124                         end
125                         
126                         
127                         always_comb begin: NSL
128        1/1                case (curr_state)
129                           //  IDLE: if (h_sel_0)
130                            //   next_state =  ADDR_PHASE;
131                             //  else next_state = IDLE;
132                             ADDR_PHASE: begin
133        1/1                    if (~h_sel_0)
134        1/1                      next_state &lt;= ADDR_PHASE;
135        1/1                      else if (h_ready)
136        1/1                      next_state = DATA_PHASE;
137        <font color = "red">0/1     ==>              else next_state = ADDR_PHASE;  </font>
138                              end
139                              
140                             DATA_PHASE: begin
141        1/1                    if (~h_sel_0)
142        1/1                      next_state &lt;= ADDR_PHASE;
143        1/1                    else if (ahb_slverr) 
144        <font color = "red">0/1     ==>                next_state =  ERROR;</font>
145                               else
146        1/1                        next_state = DATA_PHASE;
147                             end
148                         
149                              ERROR:
150        <font color = "red">0/1     ==>               next_state =  ADDR_PHASE; </font>
                        MISSING_DEFAULT
151                           endcase
152                         end
153                         
154                         always@(*)  begin
155        1/1                case (curr_state) 
156                           //  IDLE: begin	
157                           //    h_ready_out = 1'b1; 
158                           //    h_resp = OKAY;
159                           //  end
160                         
161                              ADDR_PHASE: begin
162        1/1                        h_ready_out = 1'b1;
163        1/1                       h_resp = OKAY;
164                              end
165                         
166                             DATA_PHASE: begin
167        1/1                    if (d_trans == NON_SEQ) begin
168        1/1                        if (d_write &amp;&amp; !h_write) begin 
169        <font color = "red">0/1     ==>                  h_resp = OKAY;</font>
170        <font color = "red">0/1     ==>                  h_ready_out=1'b0;</font>
171                                   end
172        1/1                      else if (ahb_slverr) begin
173        1/1                          h_resp = ERROR_R; 
174        1/1                          h_ready_out=1'b0; 
175                                   end else begin 
176        1/1                          h_resp = OKAY;
177        1/1                          h_ready_out=1'b1;
178                                   end
179        1/1                    end else if (d_trans == SEQ) begin
180        1/1                        if (d_write &amp;&amp; !h_write) begin 
181        <font color = "red">0/1     ==>                  h_resp = OKAY;</font>
182        <font color = "red">0/1     ==>                  h_ready_out=1'b0;</font>
183                                   end
184        1/1                      else if (ahb_slverr) begin
185        <font color = "red">0/1     ==>                  h_resp = ERROR_R; </font>
186        <font color = "red">0/1     ==>                  h_ready_out=1'b0; </font>
187                                   end else begin 
188        1/1                          h_resp = OKAY;
189        1/1                          h_ready_out=1'b1;
190                                   end
191                               end else begin	
192        1/1                      h_ready_out=1'b1;
193        1/1                      h_resp = OKAY;
194                               end
195                             end
196                             ERROR:  begin
197        <font color = "red">0/1     ==>            h_ready_out = 1'b1;</font>
198        <font color = "red">0/1     ==>              h_resp &lt;= d_resp;</font>
199                             end
                        MISSING_DEFAULT
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod241.html" >AhbSlave</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>33</td><td>27</td><td>81.82</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>33</td><td>27</td><td>81.82</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       79
 EXPRESSION 
 Number  Term
      1  (curr_state == DATA_PHASE) &amp;&amp; 
      2  d_write &amp;&amp; 
      3  ((((d_trans == SEQ) || (d_trans == NON_SEQ)) &amp;&amp; (h_trans != BUSY)) || ((d_trans == BUSY) &amp;&amp; (h_trans == SEQ))))
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       79
 SUB-EXPRESSION ((((d_trans == SEQ) || (d_trans == NON_SEQ)) &amp;&amp; (h_trans != BUSY)) || ((d_trans == BUSY) &amp;&amp; (h_trans == SEQ)))
                 --------------------------------1--------------------------------    -------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       79
 SUB-EXPRESSION (((d_trans == SEQ) || (d_trans == NON_SEQ)) &amp;&amp; (h_trans != BUSY))
                 ---------------------1--------------------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       79
 SUB-EXPRESSION ((d_trans == SEQ) || (d_trans == NON_SEQ))
                 --------1-------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       79
 SUB-EXPRESSION ((d_trans == BUSY) &amp;&amp; (h_trans == SEQ))
                 --------1--------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION (((curr_state == ADDR_PHASE) || (curr_state == DATA_PHASE)) &amp;&amp; ((!h_write)) &amp;&amp; h_sel_0 &amp;&amp; ((h_trans == SEQ) || (h_trans == NON_SEQ)))
             -----------------------------1----------------------------    ------2-----    ---3---    ---------------------4--------------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 SUB-EXPRESSION ((curr_state == ADDR_PHASE) || (curr_state == DATA_PHASE))
                 -------------1------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 SUB-EXPRESSION ((h_trans == SEQ) || (h_trans == NON_SEQ))
                 --------1-------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       168
 EXPRESSION (d_write &amp;&amp; ((!h_write)))
             ---1---    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       180
 EXPRESSION (d_write &amp;&amp; ((!h_write)))
             ---1---    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod241.html" >AhbSlave</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">13</td>
<td class="rt">68.42 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">426</td>
<td class="rt">399</td>
<td class="rt">93.66 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">213</td>
<td class="rt">199</td>
<td class="rt">93.43 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">213</td>
<td class="rt">200</td>
<td class="rt">93.90 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">13</td>
<td class="rt">68.42 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">426</td>
<td class="rt">399</td>
<td class="rt">93.66 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">213</td>
<td class="rt">199</td>
<td class="rt">93.43 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">213</td>
<td class="rt">200</td>
<td class="rt">93.90 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>h_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>h_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>h_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>h_addr[28:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>h_addr[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>h_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>h_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>h_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>h_burst[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>h_trans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>h_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>h_sel_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ahb_slverr</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>h_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>h_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>h_resp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>h_ready_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_mask[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_mask[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[28:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>r_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod241.html" >AhbSlave</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: curr_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
<td>(Not included in score)</td>
</tr><tr class="s5">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: curr_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>ADDR_PHASE</td>
<td class="rt">121</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>DATA_PHASE</td>
<td class="rt">136</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR</td>
<td class="rt">144</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>ADDR_PHASE->DATA_PHASE</td>
<td class="rt">136</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>DATA_PHASE->ADDR_PHASE</td>
<td class="rt">121</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>DATA_PHASE->ERROR</td>
<td class="rt">144</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>ERROR->ADDR_PHASE</td>
<td class="rt">121</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod241.html" >AhbSlave</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">97</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">128</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">155</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79                 if(curr_state == DATA_PHASE && d_write && (((d_trans == SEQ || d_trans == NON_SEQ) && h_trans!=BUSY) || (d_trans==BUSY && h_trans == SEQ))) begin
                   <font color = "green">-1-</font>  
80                      wr_en = 1;
           <font color = "green">             ==></font>
81                 addr = d_addr;
82                 w_data = h_wdata;
83                 h_rdata = r_data;
84                 
85               end	else if ((curr_state == ADDR_PHASE || curr_state == DATA_PHASE) && !h_write && h_sel_0 && (h_trans == SEQ || h_trans == NON_SEQ)) begin
                    	     <font color = "green">-2-</font>  
86                     wr_en = 0;
           <font color = "green">            ==></font>
87                     addr = h_addr;
88                        w_data = 'bzz;
89                     h_rdata = r_data;
90                   end else begin
91                     wr_en = 1'bz;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
97                 if (h_size == 3'd0)
                   <font color = "green">-1-</font>  
98                         mem_mask = 4'b0001;
           <font color = "green">                ==></font>
99                   else if (h_size == 3'd1)
                          <font color = "green">-2-</font>  
100                       mem_mask = 4'b0011;
           <font color = "green">               ==></font>
101                  else 	mem_mask = 4'b1111; 
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107              if (h_sel_0) begin
                 <font color = "green">-1-</font>  
108               if ( h_trans!=BUSY)
                  <font color = "green">-2-</font>  
109                 d_addr  <= h_addr; 
           <font color = "green">         ==></font>
110               else 
111                d_addr  <= d_addr;
           <font color = "green">        ==></font>
112              d_trans <= h_trans;
113              d_write <= h_write;
114              d_resp  <= h_resp; 
115              end	
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120              if (~h_reset_n)
                 <font color = "green">-1-</font>  
121                curr_state <= ADDR_PHASE;
           <font color = "green">        ==></font>
122              else
123                curr_state <= next_state;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
128              case (curr_state)
                 <font color = "red">-1-</font>  
129              //  IDLE: if (h_sel_0)
130               //   next_state =  ADDR_PHASE;
131                //  else next_state = IDLE;
132                ADDR_PHASE: begin
133                  if (~h_sel_0)
                     <font color = "green">-2-</font>  
134                    next_state <= ADDR_PHASE;
           <font color = "green">            ==></font>
135                    else if (h_ready)
                            <font color = "red">-3-</font>  
136                    next_state = DATA_PHASE;
           <font color = "green">            ==></font>
137                    else next_state = ADDR_PHASE;  
           <font color = "red">            ==></font>
138                 end
139                 
140                DATA_PHASE: begin
141                  if (~h_sel_0)
                     <font color = "green">-4-</font>  
142                    next_state <= ADDR_PHASE;
           <font color = "green">            ==></font>
143                  else if (ahb_slverr) 
                          <font color = "red">-5-</font>  
144                      next_state =  ERROR;
           <font color = "red">              ==></font>
145                  else
146                      next_state = DATA_PHASE;
           <font color = "green">              ==></font>
147                end
148            
149                 ERROR:
150                     next_state =  ADDR_PHASE; 
           <font color = "red">             ==></font>
                        MISSING_DEFAULT
           <font color = "green">             ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>ADDR_PHASE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ADDR_PHASE </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ADDR_PHASE </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DATA_PHASE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DATA_PHASE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DATA_PHASE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
155              case (curr_state) 
                 <font color = "red">-1-</font>  
156              //  IDLE: begin	
157              //    h_ready_out = 1'b1; 
158              //    h_resp = OKAY;
159              //  end
160            
161                 ADDR_PHASE: begin
162                      h_ready_out = 1'b1;
           <font color = "green">              ==></font>
163                     h_resp = OKAY;
164                 end
165            
166                DATA_PHASE: begin
167                  if (d_trans == NON_SEQ) begin
                     <font color = "green">-2-</font>  
168                      if (d_write && !h_write) begin 
                         <font color = "red">-3-</font>  
169                        h_resp = OKAY;
           <font color = "red">                ==></font>
170                        h_ready_out=1'b0;
171                      end
172                    else if (ahb_slverr) begin
                            <font color = "green">-4-</font>  
173                        h_resp = ERROR_R; 
           <font color = "green">                ==></font>
174                        h_ready_out=1'b0; 
175                      end else begin 
176                        h_resp = OKAY;
           <font color = "green">                ==></font>
177                        h_ready_out=1'b1;
178                      end
179                  end else if (d_trans == SEQ) begin
                              <font color = "green">-5-</font>  
180                      if (d_write && !h_write) begin 
                         <font color = "red">-6-</font>  
181                        h_resp = OKAY;
           <font color = "red">                ==></font>
182                        h_ready_out=1'b0;
183                      end
184                    else if (ahb_slverr) begin
                            <font color = "red">-7-</font>  
185                        h_resp = ERROR_R; 
           <font color = "red">                ==></font>
186                        h_ready_out=1'b0; 
187                      end else begin 
188                        h_resp = OKAY;
           <font color = "green">                ==></font>
189                        h_ready_out=1'b1;
190                      end
191                  end else begin	
192                    h_ready_out=1'b1;
           <font color = "green">            ==></font>
193                    h_resp = OKAY;
194                  end
195                end
196                ERROR:  begin
197                  h_ready_out = 1'b1;
           <font color = "red">          ==></font>
198                    h_resp <= d_resp;
199                end
                   MISSING_DEFAULT
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>ADDR_PHASE </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DATA_PHASE </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DATA_PHASE </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DATA_PHASE </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DATA_PHASE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DATA_PHASE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DATA_PHASE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DATA_PHASE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>ERROR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12291">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_AhbSlave">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
