// Seed: 4216986827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = {'b0{~^1}};
  if (1) wire id_6;
  else real id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2
    , id_5,
    output uwire id_3
);
  assign id_2 = 1;
  module_0(
      id_5, id_5, id_5, id_5
  );
  wire id_6;
  integer id_7;
endmodule
