git clone --depth 1 --no-tags https://github.com/ibrahemdhade33/Advanced-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495905377
git clone --depth 1 --no-tags https://github.com/arpiths/RV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495276914
git clone --depth 1 --no-tags https://github.com/benstobbs/mfsc-example-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495770379
git clone --depth 1 --no-tags https://github.com/mikhailbuslaev/8-to-3-commutator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495173149
git clone --depth 1 --no-tags https://github.com/Gavin125-tech/Bimode_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497554423
git clone --depth 1 --no-tags https://github.com/ahan321/mips-pipelined-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497604366
git clone --depth 1 --no-tags https://github.com/waxters-osu/ece272_term_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497449890
git clone --depth 1 --no-tags https://github.com/quanta7/CUT-Circuit-Under-Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497105472
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab06-2022-1-grupo09-22-1-jopaju.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503854955
git clone --depth 1 --no-tags https://github.com/sujit-saravanan/PipelinedMipsProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503745454
git clone --depth 1 --no-tags https://github.com/Ch1-n/RICS-MIPS-32bitCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503760322
git clone --depth 1 --no-tags https://github.com/wulala50/geofence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505107742
git clone --depth 1 --no-tags https://github.com/ILoveBacteria/elevator-state-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505053576
git clone --depth 1 --no-tags https://github.com/three-bee/16-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505188275
git clone --depth 1 --no-tags https://github.com/stativeboss/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498336127
git clone --depth 1 --no-tags https://github.com/Haitham-Babbili/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500754146
git clone --depth 1 --no-tags https://github.com/SomeSadBears/PPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500516244
git clone --depth 1 --no-tags https://github.com/DhruviS48/Microprocessor_MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498514965
git clone --depth 1 --no-tags https://github.com/seungjaejeon/verilog_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500131225
git clone --depth 1 --no-tags https://github.com/termias19/AND_logic_gate.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500122016
git clone --depth 1 --no-tags https://github.com/LeoYaobaijian/Valid-Ready.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500273219
git clone --depth 1 --no-tags https://github.com/SanaPudding/rv32i-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500221531
git clone --depth 1 --no-tags https://github.com/zhenghang1/Arch-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506106958
git clone --depth 1 --no-tags https://github.com/hactinhhai123/Floatingpoint-to-binary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505923199
git clone --depth 1 --no-tags https://github.com/MohammadHDehghani/Computer_Architecture_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505934132
git clone --depth 1 --no-tags https://github.com/vladgabriel24/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499089267
git clone --depth 1 --no-tags https://github.com/adwaithkj/verilog-coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499175240
git clone --depth 1 --no-tags https://github.com/hactinhhai123/CPU-Singcle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505879549
git clone --depth 1 --no-tags https://github.com/MiangMG/DatenLord_t3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501990335
git clone --depth 1 --no-tags https://github.com/r09g/iadc_caravel_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500696213
git clone --depth 1 --no-tags https://github.com/KOmar48/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501878457
git clone --depth 1 --no-tags https://github.com/krishagrawal112/Autonomous-Rover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495369985
git clone --depth 1 --no-tags https://github.com/Namu-Lee/comorg_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497490963
git clone --depth 1 --no-tags https://github.com/opensource-fr/wavelet_transform_hw_accel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497483180
git clone --depth 1 --no-tags https://github.com/William0908/IC_Contest_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497214602
git clone --depth 1 --no-tags https://github.com/amirhbv/CAD-CA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496078644
git clone --depth 1 --no-tags https://github.com/ViiniciusK9/sistemas_digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506426506
git clone --depth 1 --no-tags https://github.com/zyad19975/digital-IC-design-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502642725
git clone --depth 1 --no-tags https://github.com/Jerry-hyl/pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502350240
git clone --depth 1 --no-tags https://github.com/KevinKarnadi/Logic-Design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501556621
git clone --depth 1 --no-tags https://github.com/Gurpreet11903460/a-function-using-32-pmos-and-32-nmos-on-NCSIM-CADENCE-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501503608
git clone --depth 1 --no-tags https://github.com/emresagiroglu/Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501414741
git clone --depth 1 --no-tags https://github.com/WitchElaina/single-circle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501463838
git clone --depth 1 --no-tags https://github.com/whoizca/MedianFillter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501464636
git clone --depth 1 --no-tags https://github.com/alirezaek/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503503629
git clone --depth 1 --no-tags https://github.com/sarin20/SPILEDCONTROL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506268796
git clone --depth 1 --no-tags https://github.com/casval5fn28/NYCU-2022-COmputer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506315358
git clone --depth 1 --no-tags https://github.com/alirezanaserinia/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506210829
git clone --depth 1 --no-tags https://github.com/cyberseihis/CadExercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499301744
git clone --depth 1 --no-tags https://github.com/AbdulrahmanNourEldeen/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498936261
git clone --depth 1 --no-tags https://github.com/NestorMatajira/caravel_Nestor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498898173
git clone --depth 1 --no-tags https://github.com/arianniakan/MipsSingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499079992
git clone --depth 1 --no-tags https://github.com/AureliusLim/hdl-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498220582
git clone --depth 1 --no-tags https://github.com/sundaewaffle/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498275342
git clone --depth 1 --no-tags https://github.com/Najah-Nasir/Najah-Nasir-FPU_half_precision_dummy2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498402396
git clone --depth 1 --no-tags https://github.com/DonjetaMorina9/CPU16BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498293882
git clone --depth 1 --no-tags https://github.com/Sairam-Ganti/verilogPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499578766
git clone --depth 1 --no-tags https://github.com/donghoon-io/spring2022comporg_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497305629
git clone --depth 1 --no-tags https://github.com/AshVenKo/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498608438
git clone --depth 1 --no-tags https://github.com/oldiss/NES_MAPPERS_GEN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498567609
git clone --depth 1 --no-tags https://github.com/ChenNie99/mtlRL-xmg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494490807
git clone --depth 1 --no-tags https://github.com/linxiamiao/Tne-bus-shake-hands.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495771677
git clone --depth 1 --no-tags https://github.com/IshaanReni/Vision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495782558
git clone --depth 1 --no-tags https://github.com/zhermin/VOICcinE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495787800
git clone --depth 1 --no-tags https://github.com/mattthewbeach/wrapped_memLCDdriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495609183
git clone --depth 1 --no-tags https://github.com/0901122/0520.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494291907
git clone --depth 1 --no-tags https://github.com/ivanisakov99/EC311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494589247
git clone --depth 1 --no-tags https://github.com/Hiteshiitg123/sudoku_solver_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494344301
git clone --depth 1 --no-tags https://github.com/philpem/datatrak-rom-emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495167664
git clone --depth 1 --no-tags https://github.com/3ab3at/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494907014
git clone --depth 1 --no-tags https://github.com/JunhaoGoo/test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494671712
git clone --depth 1 --no-tags https://github.com/saul-rodriguez/OpenLane_reference_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495009300
git clone --depth 1 --no-tags https://github.com/KevinCerqueira/tec499-problema-02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496198440
git clone --depth 1 --no-tags https://github.com/aleeau/MPW-6-Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500620810
git clone --depth 1 --no-tags https://github.com/umangs30/fpga-team-c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500849214
git clone --depth 1 --no-tags https://github.com/flyingpig72/hw-primitives.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501090563
git clone --depth 1 --no-tags https://github.com/zero1777/VLSI-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505042198
git clone --depth 1 --no-tags https://github.com/NicolasOrcasitas/caravel_norcasitas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504668992
git clone --depth 1 --no-tags https://github.com/elberthomay/Bhargava.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505080281
git clone --depth 1 --no-tags https://github.com/ARUNMAHESH007/apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502614492
git clone --depth 1 --no-tags https://github.com/kotushkens/circuitry_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504333871
git clone --depth 1 --no-tags https://github.com/KaiwenLiu1227/Mars-Rover-2022-Design-and-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505240364
git clone --depth 1 --no-tags https://github.com/tictactoeid/logic-design-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498775064
git clone --depth 1 --no-tags https://github.com/RobertCrist/ECE-371-Lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496492716
git clone --depth 1 --no-tags https://github.com/sabrinayhu/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496733711
git clone --depth 1 --no-tags https://github.com/skyline123-boomer/ECE658_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496824113
git clone --depth 1 --no-tags https://github.com/Entropy-xcy/logic_synthesis_benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496819790
git clone --depth 1 --no-tags https://github.com/FrederickPu/matrix-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497107979
git clone --depth 1 --no-tags https://github.com/xinyuey/basic_verilog_yxy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498321012
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/ControlGate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499259197
git clone --depth 1 --no-tags https://github.com/dxsumit/Computer-Architrcture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494721828
git clone --depth 1 --no-tags https://github.com/andreiT14/SummerPractice2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494717290
git clone --depth 1 --no-tags https://github.com/duyang92/jigsaw-sketch-paper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495354774
git clone --depth 1 --no-tags https://github.com/Momtahin-Ahammed/VLSI_Circuit_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495523308
git clone --depth 1 --no-tags https://github.com/MarcoGhercioiu/VerilogVendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494903637
git clone --depth 1 --no-tags https://github.com/MelonJ/Multi-Peripheral-Implementation-Basys3-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496320046
git clone --depth 1 --no-tags https://github.com/WangHao-Hua/Mr.Dope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497619432
git clone --depth 1 --no-tags https://github.com/syper4-github/PS2_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500870673
git clone --depth 1 --no-tags https://github.com/orionfernandes/Stopwatch-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499734415
git clone --depth 1 --no-tags https://github.com/ShounakHerekar/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502130203
git clone --depth 1 --no-tags https://github.com/Libra-SKY/UnderTheHood_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503728798
git clone --depth 1 --no-tags https://github.com/rd2606/D-FlipFlop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502219891
git clone --depth 1 --no-tags https://github.com/giaan-nguyen/ECEN-689-FPGA-Info.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502279309
git clone --depth 1 --no-tags https://github.com/SomeSadBears/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500508540
git clone --depth 1 --no-tags https://github.com/GewoonMidas/HDMI-TX-Clash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504132350
git clone --depth 1 --no-tags https://github.com/sarthak-deore/smart-traffic-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502050120
git clone --depth 1 --no-tags https://github.com/retar-kamuy/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502294118
git clone --depth 1 --no-tags https://github.com/axyn45/2022_Logisim_Curriculum_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502808041
git clone --depth 1 --no-tags https://github.com/willlogs/my-arm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502997084
git clone --depth 1 --no-tags https://github.com/dadaozhijian22/TeQuan_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499446432
git clone --depth 1 --no-tags https://github.com/sigeryang/hdlbits-solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500258175
git clone --depth 1 --no-tags https://github.com/LabIVUFBA/TesteMemoVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500126814
git clone --depth 1 --no-tags https://github.com/Rexllnia/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504167966
git clone --depth 1 --no-tags https://github.com/tarush-g/alternating-step-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505653621
git clone --depth 1 --no-tags https://github.com/2017250297-choi/2022.spring.COSE221-02team20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506147099
git clone --depth 1 --no-tags https://github.com/GiddaZhang/CPU_single-multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505163312
git clone --depth 1 --no-tags https://github.com/luckyjp6/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505900661
git clone --depth 1 --no-tags https://github.com/shyam2672/Basys3_AlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505900916
git clone --depth 1 --no-tags https://github.com/jalaxy/Nexys-4-DDR-app.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504478691
git clone --depth 1 --no-tags https://github.com/Cherrywoood/func_circuitry_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505239302
git clone --depth 1 --no-tags https://github.com/htmos6/HDL-Bits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500603971
git clone --depth 1 --no-tags https://github.com/superhaks/1x3-Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498506399
git clone --depth 1 --no-tags https://github.com/Rayilam/Computer-architecture_ucas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494295421
git clone --depth 1 --no-tags https://github.com/zenit-abh/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494310716
git clone --depth 1 --no-tags https://github.com/s1410932049/HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494300423
git clone --depth 1 --no-tags https://github.com/lonk151/lonk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497061832
git clone --depth 1 --no-tags https://github.com/Yash-Goklani/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497571993
git clone --depth 1 --no-tags https://github.com/KaiLongHu/54-work-support.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497965399
git clone --depth 1 --no-tags https://github.com/leducanhanhlc/SAPA_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496920882
git clone --depth 1 --no-tags https://github.com/xych3/LED_Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498263024
git clone --depth 1 --no-tags https://github.com/Najah-Nasir/FPU_half_precision_dummy13ns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498410874
git clone --depth 1 --no-tags https://github.com/S-Sankara/Finalyear_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501115231
git clone --depth 1 --no-tags https://github.com/RavenSpear/CoreSight-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501057686
git clone --depth 1 --no-tags https://github.com/farhan-tallman/5.1_uart_basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499056536
git clone --depth 1 --no-tags https://github.com/rishabhparihar99/Verilog-Dual-Port-Ram-with-Self-Verifying-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503904312
git clone --depth 1 --no-tags https://github.com/zero1777/VLSI-Physical-Design-Automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505045484
git clone --depth 1 --no-tags https://github.com/Ziad-cyber/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505355986
git clone --depth 1 --no-tags https://github.com/ctllmp/Very-Simple-CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502194696
git clone --depth 1 --no-tags https://github.com/rd2606/Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502213715
git clone --depth 1 --no-tags https://github.com/rd2606/Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502215346
git clone --depth 1 --no-tags https://github.com/KOmar48/UART-Communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501882668
git clone --depth 1 --no-tags https://github.com/MfCrizz/caravel_demonstration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505898990
git clone --depth 1 --no-tags https://github.com/jihunmoon/bnn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494365612
git clone --depth 1 --no-tags https://github.com/OishyS11/Design-of-a-Four-Bit-Computer-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494941595
git clone --depth 1 --no-tags https://github.com/rahulrbharadwaj/finallyp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495235205
git clone --depth 1 --no-tags https://github.com/Bojorge/Diseno-logico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494862107
git clone --depth 1 --no-tags https://github.com/JumpBOOM/DP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506405848
git clone --depth 1 --no-tags https://github.com/amiq-eda/uvm_ref_flow_x30.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501708316
git clone --depth 1 --no-tags https://github.com/secworks/timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501625904
git clone --depth 1 --no-tags https://github.com/Shankar18204/RISC-V-processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502008872
git clone --depth 1 --no-tags https://github.com/luijacky/replacee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500365989
git clone --depth 1 --no-tags https://github.com/The10thDoc/Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499572823
git clone --depth 1 --no-tags https://github.com/ConstantPark/esocv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502381602
git clone --depth 1 --no-tags https://github.com/iniasdb/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503443795
git clone --depth 1 --no-tags https://github.com/eric070021/2018-Spring-Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503687835
git clone --depth 1 --no-tags https://github.com/visionvlsi/mini_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504348788
git clone --depth 1 --no-tags https://github.com/aakash-n-gupta/chisel-fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504113791
git clone --depth 1 --no-tags https://github.com/Binh20182382/traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503996648
git clone --depth 1 --no-tags https://github.com/GeorgeWu1204/EOY-Project-Group10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495470317
git clone --depth 1 --no-tags https://github.com/sereen-ba/Pulse-Width-Modulation-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495937950
git clone --depth 1 --no-tags https://github.com/kalptechs/swaroopiot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506341163
git clone --depth 1 --no-tags https://github.com/Charlie059/ECE550Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499137621
git clone --depth 1 --no-tags https://github.com/J-CharanSai/RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504113147
git clone --depth 1 --no-tags https://github.com/kmakhno/adf4159.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495372115
git clone --depth 1 --no-tags https://github.com/Shwetapatil05/verilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495292322
git clone --depth 1 --no-tags https://github.com/hsagnik/Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496101820
git clone --depth 1 --no-tags https://github.com/kcami/Multiplicador-Shift-Add.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495605214
git clone --depth 1 --no-tags https://github.com/veshalin/Group17_YodaProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495578463
git clone --depth 1 --no-tags https://github.com/recepgunay/mpw6_hyperram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496295266
git clone --depth 1 --no-tags https://github.com/AllanRegush/fpga_7segment_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496451054
git clone --depth 1 --no-tags https://github.com/KaneD985/thunderbird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496452455
git clone --depth 1 --no-tags https://github.com/asmaasameh99/32-Point-FFT-using-the-cooley-Tucky-algorith-Verilog_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496638297
git clone --depth 1 --no-tags https://github.com/leonardochd/Multiplicador-Shift-Add.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496776320
git clone --depth 1 --no-tags https://github.com/ureydata/Y86_csapp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496612619
git clone --depth 1 --no-tags https://github.com/ZEEN-JI/fpga_learningpath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495140300
git clone --depth 1 --no-tags https://github.com/kenny-wq/computer-organization-lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494960954
git clone --depth 1 --no-tags https://github.com/hevertonreis-hsrn/LAB-I-A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495620652
git clone --depth 1 --no-tags https://github.com/NCKMAT001/FPGA-YODA-GROUP-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495192730
git clone --depth 1 --no-tags https://github.com/Yogesh0211/Traffic_light_contoller_using_verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497493746
git clone --depth 1 --no-tags https://github.com/JunqiPi/CPU-simple-data-path-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498683386
git clone --depth 1 --no-tags https://github.com/Lucian07N/Gray-Code-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499589245
git clone --depth 1 --no-tags https://github.com/Lucas-Lu-coder/CA_2022spring_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499806528
git clone --depth 1 --no-tags https://github.com/yuoyuoyan/Q100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499889586
git clone --depth 1 --no-tags https://github.com/Wodsk/Computer_Oraganization_Code_BUAA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502832413
git clone --depth 1 --no-tags https://github.com/ngochai99/-u-gen-gia-ta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503652700
git clone --depth 1 --no-tags https://github.com/gagana-05/SerialAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503745180
git clone --depth 1 --no-tags https://github.com/rajat-gattani/UnderTheHood.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502998566
