{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "03", "@year": "2019", "@timestamp": "2019-11-03T08:57:14.000014-05:00", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2005", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Department of Electronics and Telecommunications/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Manuel", "preferred-name": {"ce:given-name": "Manuel", "ce:initials": "M.", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, "@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "@auid": "36841708300", "ce:indexed-name": "Almeida M."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Bruno", "preferred-name": {"ce:given-name": "Bruno", "ce:initials": "B.", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, "@seq": "4", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "@auid": "57197404644", "ce:indexed-name": "Pimentel B."}]}, "citation-title": "Design tools for reconfigurable embedded systems", "abstracts": "This paper describes the developed hardware/software tools, libraries and design methods for FPGA-based embedded systems which include: a kernel prototyping board with the Xilinx Spartan 3 FPGA; a set of projects for reusable FPGA-based circuits; utilities for FPGA programming; software/hardware tools that provide support for reconfiguration; and programs enabling the designers to partition the functionality of the developed system between software, running on a PC computer, and hardware, implemented in FPGA. A special attention has been paid to data exchange between a host computer and the kernel prototyping board based on compression/decompression techniques. Examples of practical applications are also presented. \u00a9 2005 IEEE.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics and Telecommunications/IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "M.", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Second Int. conf. Embedded Softw. Syst.", "@country": "usa", "issuetitle": "ICESS 2005 - Second International Conference on Embedded Software and Systems", "volisspag": {"voliss": {"@volume": "2005"}, "pagerange": {"@first": "254", "@last": "261"}}, "@type": "p", "publicationyear": {"@first": "2005"}, "isbn": [{"@level": "volume", "$": "0769525121", "@length": "10"}, {"@level": "volume", "$": "9780769525129", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var pagings"}, "confevent": {"confname": "ICESS 2005 - 2nd International Conference on Embedded Software and Systems", "confcatnumber": "P2512", "conflocation": {"city-group": "Xian", "@country": "chn"}, "confcode": "69310", "confdate": {"enddate": {"@day": "18", "@year": "2005", "@month": "12"}, "startdate": {"@day": "16", "@year": "2005", "@month": "12"}}}}}, "sourcetitle": "ICESS 2005 - Second International Conference on Embedded Software and Systems", "article-number": "1609884", "@srcid": "5300152218", "publicationdate": {"year": "2005", "date-text": {"@xfab-added": "true", "$": "2005"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2200"}, {"@type": "CPXCLASS", "classification": [{"$": "721.2"}, {"$": "722"}, {"$": "723.1"}, {"$": "723.2"}, {"$": "723.5"}]}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "14", "@year": "2007", "@month": "03"}}, "itemidlist": {"itemid": [{"$": "46379917", "@idtype": "PUI"}, {"$": "20071110483963", "@idtype": "CPX"}, {"$": "33750021650", "@idtype": "SCP"}, {"$": "33750021650", "@idtype": "SGR"}], "ce:doi": "10.1109/ICESS.2005.47"}}, "tail": {"bibliography": {"@refcount": "14", "reference": [{"ref-fulltext": "S. Edwards, L. Lavagno, E.A. Lee, A. Sangiovanny-Vincentelli, \"Design of Embedded Systems: Formal Models, Validation, and Synthesis\", Proc. of the IEEE, vol. 85, no. 3, March, 1997, pp. 366-390.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Design of Embedded Systems: Formal Models, Validation, and Synthesis"}, "refd-itemidlist": {"itemid": {"$": "0031097394", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "85", "@issue": "3"}, "pagerange": {"@first": "366", "@last": "390"}}, "ref-text": "March", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Edwards", "ce:indexed-name": "Edwards S."}, {"@seq": "2", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Lavagno", "ce:indexed-name": "Lavagno L."}, {"@seq": "3", "ce:initials": "E.A.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee E.A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sangiovanny-Vincentelli", "ce:indexed-name": "Sangiovanny-Vincentelli A."}]}, "ref-sourcetitle": "Proc. of the IEEE"}}, {"ref-fulltext": "Available at: www.trenz-electronic.de.", "@id": "2", "ref-info": {"ref-website": {"ce:e-address": {"$": "www.trenz-electronic.de", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "33847726220", "@idtype": "SGR"}}, "ref-text": "Available at"}}, {"ref-fulltext": "Available at: http://www.xilinx.com/.", "@id": "3", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "33847711054", "@idtype": "SGR"}}, "ref-text": "Available at"}}, {"ref-fulltext": "Available at: http://www.celoxica.com/", "@id": "4", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.celoxica.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "33847762788", "@idtype": "SGR"}}, "ref-text": "Available at"}}, {"ref-fulltext": "R. Feldman, C. Haubelt, B. Monien, J. Teich. \"Fault Tolerance Analysis of Distributed Reconfigurable Systems Using SAT-Based Techniques\". Proc. of FPL '2003, Lisbon, Portugal, 2003, pp. 478-487.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Fault Tolerance Analysis of Distributed Reconfigurable Systems Using SAT-Based Techniques"}, "refd-itemidlist": {"itemid": {"$": "35248814417", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "478", "@last": "487"}}, "ref-text": "Lisbon, Portugal", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Feldman", "ce:indexed-name": "Feldman R."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Haubelt", "ce:indexed-name": "Haubelt C."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Monien", "ce:indexed-name": "Monien B."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teich", "ce:indexed-name": "Teich J."}]}, "ref-sourcetitle": "Proc. of FPL '2003"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari, \"A Software/Reconfigurable Hardware SAT Solver\", IEEE Trans. on VLSI Systems, vol. 12, n. 4, April, 2004, pp. 408-419.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "A Software/Reconfigurable Hardware SAT Solver"}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Systems"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and their Use for Digital Control\", IEEE Trans. on VLSI Systems, Vol. 7, No 2, 1999, pp. 222-228.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical Finite-State Machines and their Use for Digital Control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Systems"}}, {"ref-fulltext": "V. Sklyarov. \"FPGA-based implementation of recursive algorithms\". Microprocessors and Microsystems. Special Issue on FPGAs, 2004, Vol. 28/5-6 pp 197-211.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "B. Pimentel, J. Arrais. \"Implementa\u00e7\u00e3o de Algoritmo de Compress\u00e3o e Descompress\u00e3o de Dados para Modelo de Coprocessamento baseado em FPGA's\". Electr\u00f3nica e Telecomunica\u00e7\u00f5 es, Vol. 4, no. 10, Jan. 2004, pp. 215-220.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Implementa\u00e7\u00e3o de Algoritmo de Compress\u00e3o e Descompress\u00e3o de Dados para Modelo de Coprocessamento baseado em FPGA's"}, "refd-itemidlist": {"itemid": {"$": "33847729847", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "4", "@issue": "10"}, "pagerange": {"@first": "215", "@last": "220"}}, "ref-text": "Jan", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Arrais", "ce:indexed-name": "Arrais J."}]}, "ref-sourcetitle": "Electr\u00f3nica e Telecomunica\u00e7\u00f5 es"}}, {"ref-fulltext": "J. Gu, P. W. Purdom, J. Franco, B. W. Wah, \"Algorithms for the Satisfiability (SAT) Problem: A Survey\", DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 35, 1997, pp. 19-151.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Algorithms for the Satisfiability (SAT) Problem: A Survey"}, "refd-itemidlist": {"itemid": {"$": "0001788107", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "35"}, "pagerange": {"@first": "19", "@last": "151"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gu", "ce:indexed-name": "Gu J."}, {"@seq": "2", "ce:initials": "P.W.", "@_fa": "true", "ce:surname": "Purdom", "ce:indexed-name": "Purdom P.W."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Franco", "ce:indexed-name": "Franco J."}, {"@seq": "4", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Wah", "ce:indexed-name": "Wah B.W."}]}, "ref-sourcetitle": "DIMACS Series in Discrete Mathematics and Theoretical Computer Science"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, P. Almeida, and M. Almeida, \"Design Tools and Reusable Libraries for FPGA-Based Digital Circuits\", Euromicro Symposium on Digital System Design, Belek, Turkey, Sep. 2003, pp. 255-263.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design Tools and Reusable Libraries for FPGA-Based Digital Circuits"}, "refd-itemidlist": {"itemid": {"$": "20344374529", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "255", "@last": "263"}}, "ref-text": "Belek, Turkey, Sep", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida P."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}]}, "ref-sourcetitle": "Euromicro Symposium on Digital System Design"}}, {"ref-fulltext": "Available at: http://elearning.ua.pt.", "@id": "12", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://elearning.ua.pt", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "33847729000", "@idtype": "SGR"}}, "ref-text": "Available at"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Teaching Reconfigurable Systems: Methods, Tools, Tutorials and Projects\", IEEE Trans. on Education, Vol. 48, No 2, 2005, pp. 290-300.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "Teaching Reconfigurable Systems: Methods, Tools, Tutorials and Projects"}, "refd-itemidlist": {"itemid": {"$": "20344363169", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "2"}, "pagerange": {"@first": "290", "@last": "300"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Trans. on Education"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, B. Pimentel, \"FPGA-based implementation and comparison of recursive and iterative algorithms\". Proc. of FPL'2005, Tampere, Finland, 2005, pp. 235-240.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based implementation and comparison of recursive and iterative algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "240"}}, "ref-text": "Tampere, Finland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proc. of FPL'2005"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-33750021650", "dc:description": "This paper describes the developed hardware/software tools, libraries and design methods for FPGA-based embedded systems which include: a kernel prototyping board with the Xilinx Spartan 3 FPGA; a set of projects for reusable FPGA-based circuits; utilities for FPGA programming; software/hardware tools that provide support for reconfiguration; and programs enabling the designers to partition the functionality of the developed system between software, running on a PC computer, and hardware, implemented in FPGA. A special attention has been paid to data exchange between a host computer and the kernel prototyping board based on compression/decompression techniques. Examples of practical applications are also presented. \u00a9 2005 IEEE.", "prism:coverDate": "2005-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/33750021650", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Manuel", "preferred-name": {"ce:given-name": "Manuel", "ce:initials": "M.", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, "@seq": "1", "ce:initials": "M.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Almeida", "@auid": "36841708300", "author-url": "https://api.elsevier.com/content/author/author_id/36841708300", "ce:indexed-name": "Almeida M."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33750021650"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=33750021650&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=33750021650&origin=inward"}], "prism:isbn": [{"$": "0769525121"}, {"$": "9780769525129"}], "prism:publicationName": "ICESS 2005 - Second International Conference on Embedded Software and Systems", "source-id": "5300152218", "citedby-count": "4", "prism:volume": "2005", "subtype": "cp", "prism:pageRange": "254-261", "dc:title": "Design tools for reconfigurable embedded systems", "prism:endingPage": "261", "openaccess": "2", "openaccessFlag": null, "prism:doi": "10.1109/ICESS.2005.47", "prism:startingPage": "254", "article-number": "1609884", "dc:identifier": "SCOPUS_ID:33750021650"}, "idxterms": {"mainterm": [{"$": "Hardware/software tools", "@weight": "a", "@candidate": "n"}, {"$": "Kernel prototyping", "@weight": "a", "@candidate": "n"}, {"$": "Reconfiguration", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Engineering (all)", "@code": "2200", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Manuel", "preferred-name": {"ce:given-name": "Manuel", "ce:initials": "M.", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, "@seq": "1", "ce:initials": "M.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Almeida", "@auid": "36841708300", "author-url": "https://api.elsevier.com/content/author/author_id/36841708300", "ce:indexed-name": "Almeida M."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Bruno", "preferred-name": {"ce:given-name": "Bruno", "ce:initials": "B.", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, "@seq": "4", "ce:initials": "B.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Pimentel", "@auid": "57197404644", "author-url": "https://api.elsevier.com/content/author/author_id/57197404644", "ce:indexed-name": "Pimentel B."}]}}