# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\Igor\Documents\Git\trabalho_calculadora\Calculadora\calculadora_pinnada.csv
# Generated on: Fri Jun 30 00:48:10 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Differential Pair
A[3],Input,PIN_AE14,7,B7_N1,,,,
A[2],Input,PIN_P25,6,B6_N0,,,,
A[1],Input,PIN_N26,5,B5_N1,,,,
A[0],Input,PIN_N25,5,B5_N1,,,,
B[3],Input,PIN_C13,3,B3_N0,,,,
B[2],Input,PIN_AC13,8,B8_N0,,,,
B[1],Input,PIN_AD13,8,B8_N0,,,,
B[0],Input,PIN_AF14,7,B7_N1,,,,
C_IN,Input,PIN_B13,4,B4_N1,,,,
LED_0[6],Output,PIN_V13,8,B8_N0,,,,
LED_0[5],Output,PIN_V14,8,B8_N0,,,,
LED_0[4],Output,PIN_AE11,8,B8_N0,,,,
LED_0[3],Output,PIN_AD11,8,B8_N0,,,,
LED_0[2],Output,PIN_AC12,8,B8_N0,,,,
LED_0[1],Output,PIN_AB12,8,B8_N0,,,,
LED_0[0],Output,PIN_AD10,8,B8_N0,,,,
LED_1[6],Output,PIN_AB24,6,B6_N1,,,,
LED_1[5],Output,PIN_AA23,6,B6_N1,,,,
LED_1[4],Output,PIN_AA24,6,B6_N1,,,,
LED_1[3],Output,PIN_Y22,6,B6_N1,,,,
LED_1[2],Output,PIN_W21,6,B6_N1,,,,
LED_1[1],Output,PIN_V21,6,B6_N1,,,,
LED_1[0],Output,PIN_V20,6,B6_N1,,,,
N,Output,PIN_AE23,7,B7_N0,,,,
SEL[1],Input,PIN_V2,1,B1_N0,,,,
SEL[0],Input,PIN_V1,1,B1_N0,,,,
V,Output,PIN_AB21,7,B7_N0,,,,
Z,Output,PIN_AF23,7,B7_N0,,,,
