<root><simulation><result_generated_time />2023-05-16 18:35:41<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />307200<total_data_size_element />{'W': 12288, 'I': 12800, 'O': 600}<total_data_reuse />{'W': 25, 'I': 24.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />11/16</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />420</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [640, 1, 1], 'O': [5, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('C', 4)], [('C', 32)]], [], []]<I />[[], [[('OY', 5), ('C', 4)], [('C', 32)]], [], []]<O />[[[('C', 4)], [('C', 32)]], [[('OY', 5)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 6), ('OX', 5), ('C', 2), ('C', 2)], [('K', 2)], []]<I />[[('K', 2), ('K', 6), ('OX', 5), ('C', 2), ('C', 2), ('K', 2)], [], []]<O />[[('K', 2), ('K', 6), ('OX', 5), ('C', 2), ('C', 2)], [('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [5.0, 5, 1, 1], 'I': [1.0, 24.0, 1.0, 1.0], 'O': [128.0, 4, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [384, 98304, 98304], 'I': [160, 102400, 102400], 'O': [480, 4800, 4800], 'O_partial': [480, 0, 0], 'O_final': [0, 4800, 4800]}<actual_mem_utilization_individual />{'W': [0.75, 0.0, 0.0], 'I': [0.31, 0.0, 0.0], 'O': [0.94, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.01, 0.0], 'I': [0.31, 0.01, 0.0], 'O': [0.94, 0.01, 0.0]}<effective_mem_size_bit />{'W': [192, 49152, 98304], 'I': [160, 102400, 102400], 'O': [480, 2400, 4800], 'O_partial': [480, 0, 0], 'O_final': [0, 2400, 4800]}<total_unit_count />{'W': [640, 128, 1, 1], 'I': [640, 640, 1, 1], 'O': [640, 5, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [640, 640, 1, 1], 'O': [5, 5, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[61440, 12288], [12288, 12288], [12288, 0]]<I />[[25600, 12800], [12800, 12800], [12800, 0]]<O />[[(1800, 2400), (600, 0)], [(0, 600), (600, 0)], [(0, 600), (0, 0)]]<O_partial />[[(1800, 2400), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (600, 0)], [(0, 600), (600, 0)], [(0, 600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[7680, 1536], [192, 192], [48, 0]]<I />[[3200, 1600], [200, 200], [50, 0]]<O />[[(225, 300), (75, 0)], [(0, 9), (9, 0)], [(0, 2), (0, 0)]]<O_partial />[([225, 300], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [75, 0]), ([0, 9], [9, 0]), ([0, 2], [0, 0])]</mem_access_count_word><mac_count><active />307200<idle />184320</mac_count></basic_info><energy><total_energy />680973.4<mem_energy_breakdown><W />[3.1, 38.1, 63.9]<I />[1.7, 39.6, 66.6]<O />[0.2, 1.9, 3.1]</mem_energy_breakdown><MAC_energy><active_MAC />671539.2<idle_MAC />9216.0<total />680755.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3096<utilization_without_data_loading />0.625<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.4954<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />969<latency_cycle_without_data_loading />480<ideal_computing_cycle />480<data_loading><load_cycle_total />489<load_cycle_individual />{'W': [96, 192, 0], 'I': [200, 200, 0]}<load_cycle_combined />{'W': 192, 'I': 201}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-479], [-234, -144], [-480, -480]], 'I': [[-479], [-480, -480], [-480, -480]], 'O': [[-480], [-104, -110], [-471, -478]]}<mem_stall_cycle_shared />{'W': [[-479], [-234, 0], [0, 0]], 'I': [[-479], [-480, 0], [0, 0]], 'O': [[-480], [-104, -110], [-471, -478]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 98304, 98304], 'I': [160, 102400, 102400], 'O': [480, 4800, 4800], 'O_partial': [480, 0, 0], 'O_final': [0, 4800, 4800]}<data_size_each_level_total />{'W': [49152, 98304, 98304], 'I': [102400, 102400, 102400], 'O': [2400, 4800, 4800]}<loop_cycles_each_level />{'W': [240, 480, 480], 'I': [480, 480, 480], 'O': [240, 480, 480]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [2, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.6], [204.8, 204.8], [204.8, 204.8]], 'I': [[8.0, 0.3], [213.3, 213.3], [213.3, 213.3]], 'O': [[8.0, 2.0], [10.0, 10.0], [10.0, 10.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [204.8, 204.8], [204.8, 204.8]], 'I': [[8.0, 0.7], [426.7, 213.3], [213.3, 213.3]], 'O': [[8.0, 8.0], [40.0, 10.0], [10.0, 10.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.6], [204.8, 204.8], [204.8, 0]], 'I': [[8.0, 0.3], [213.3, 213.3], [213.3, 0]], 'O': [[8.0, 8.0], [40.0, 10.0], [10.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.6], [428.1, 458.1], [418.1, 10.0]], 'I': [[8.0, 0.3], [428.1, 458.1], [418.1, 10.0]], 'O': [[8.0, 8.0], [428.1, 458.1], [418.1, 10.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 480], [240, 240, 2], [480, 480, 1]], 'I': [[1, 1, 480], [480, 480, 1], [480, 480, 1]], 'O': [[1, 1, 480], [60, 240, 2], [480, 480, 1]]}<trans_time_real />{'W': [[0, 1, 480], [[6, 240, 2], [96, 240, 2]], [[192, 480, 1], [48, 480, 1]]], 'I': [[0, 1, 480], [[2, 480, 1], [200, 480, 1]], [[200, 480, 1], [50, 480, 1]]], 'O': [[0, 1, 480], [[8, 240, 2], [5, 240, 2]], [[9, 480, 1], [2, 480, 1]]]}<single_stall_cycle />{'W': [[-1], [-234, -144], [-288, -432]], 'I': [[-1], [-478, -280], [-280, -430]], 'O': [[-1], [-52, -55], [-471, -478]]}<single_stall_count />{'W': [479, 1, 0], 'I': [479, 0, 0], 'O': [480, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [9, 0]}, 1: {'W': [96, 0], 'I': [0, 0], 'O': [16, 9]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-480, -480], [-471, -480]], 1: [[-384, -480], [-464, -471]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.8<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>