Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Sun Apr 13 00:32:27 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.039        0.000                      0                 3487        0.091        0.000                      0                 3487       49.500        0.000                       0                  1280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              79.039        0.000                      0                 3487        0.091        0.000                      0                 3487       49.500        0.000                       0                  1280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       79.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.039ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.806ns  (logic 7.772ns (37.354%)  route 13.034ns (62.646%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1126, routed)        2.077     7.741    game_datapath/game_cu/D_game_fsm_q_reg[1]_7[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.865 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.430    10.295    game_datapath/game_regfiles/out_sig0[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  game_datapath/game_regfiles/out_sig0__0_i_49/O
                         net (fo=1, routed)           1.104    11.523    game_datapath/game_cu/out_sig0__1_33
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.647 r  game_datapath/game_cu/out_sig0__0_i_15/O
                         net (fo=22, routed)          1.399    13.046    game_datapath/game_alu/out_sig0__1_4[2]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    17.082 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.084    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.602 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.399    20.001    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    20.125 r  game_datapath/game_alu/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    20.125    game_datapath/game_alu/i__carry__0_i_4_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.638 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.638    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.961 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.021    21.982    game_datapath/game_cu/D_correct_button_reg_q_reg[27][1]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.306    22.288 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_2/O
                         net (fo=1, routed)           0.990    23.278    game_datapath/game_cu/D_correct_button_reg_q[25]_i_2_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.124    23.402 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_1/O
                         net (fo=10, routed)          2.612    26.014    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[25]
    SLICE_X61Y60         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.506   104.910    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)       -0.093   105.054    game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                        105.054    
                         arrival time                         -26.014    
  -------------------------------------------------------------------
                         slack                                 79.039    

Slack (MET) :             79.452ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.417ns  (logic 7.545ns (36.954%)  route 12.872ns (63.046%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1126, routed)        2.077     7.741    game_datapath/game_cu/D_game_fsm_q_reg[1]_7[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.865 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.430    10.295    game_datapath/game_regfiles/out_sig0[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  game_datapath/game_regfiles/out_sig0__0_i_49/O
                         net (fo=1, routed)           1.104    11.523    game_datapath/game_cu/out_sig0__1_33
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.647 r  game_datapath/game_cu/out_sig0__0_i_15/O
                         net (fo=22, routed)          1.399    13.046    game_datapath/game_alu/out_sig0__1_4[2]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    17.082 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.084    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    18.602 r  game_datapath/game_alu/out_sig0__1/P[7]
                         net (fo=2, routed)           1.674    20.277    game_datapath/game_alu/out_sig0__1_n_98
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    20.401 r  game_datapath/game_alu/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.401    game_datapath/game_alu/i__carry__1_i_4_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    21.009 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.772    21.780    game_datapath/game_cu/D_correct_button_reg_q_reg[27][3]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.307    22.087 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_2/O
                         net (fo=1, routed)           1.043    23.130    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.254 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_1/O
                         net (fo=10, routed)          2.371    25.625    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[27]
    SLICE_X58Y63         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.503   104.907    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[27]/C
                         clock pessimism              0.272   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X58Y63         FDRE (Setup_fdre_C_D)       -0.067   105.077    game_datapath/game_regfiles/D_correct_button_reg_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.077    
                         arrival time                         -25.625    
  -------------------------------------------------------------------
                         slack                                 79.452    

Slack (MET) :             79.453ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.419ns  (logic 7.772ns (38.062%)  route 12.647ns (61.938%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1126, routed)        2.077     7.741    game_datapath/game_cu/D_game_fsm_q_reg[1]_7[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.865 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.430    10.295    game_datapath/game_regfiles/out_sig0[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  game_datapath/game_regfiles/out_sig0__0_i_49/O
                         net (fo=1, routed)           1.104    11.523    game_datapath/game_cu/out_sig0__1_33
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.647 r  game_datapath/game_cu/out_sig0__0_i_15/O
                         net (fo=22, routed)          1.399    13.046    game_datapath/game_alu/out_sig0__1_4[2]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    17.082 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.084    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.602 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.399    20.001    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    20.125 r  game_datapath/game_alu/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    20.125    game_datapath/game_alu/i__carry__0_i_4_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.638 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.638    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.961 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.021    21.982    game_datapath/game_cu/D_correct_button_reg_q_reg[27][1]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.306    22.288 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_2/O
                         net (fo=1, routed)           0.990    23.278    game_datapath/game_cu/D_correct_button_reg_q[25]_i_2_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.124    23.402 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_1/O
                         net (fo=10, routed)          2.225    25.627    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[25]
    SLICE_X59Y58         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.507   104.911    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[25]/C
                         clock pessimism              0.272   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)       -0.067   105.081    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                        105.081    
                         arrival time                         -25.627    
  -------------------------------------------------------------------
                         slack                                 79.453    

Slack (MET) :             79.475ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.423ns  (logic 7.889ns (38.627%)  route 12.534ns (61.373%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1126, routed)        2.077     7.741    game_datapath/game_cu/D_game_fsm_q_reg[1]_7[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.865 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.430    10.295    game_datapath/game_regfiles/out_sig0[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  game_datapath/game_regfiles/out_sig0__0_i_49/O
                         net (fo=1, routed)           1.104    11.523    game_datapath/game_cu/out_sig0__1_33
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.647 r  game_datapath/game_cu/out_sig0__0_i_15/O
                         net (fo=22, routed)          1.399    13.046    game_datapath/game_alu/out_sig0__1_4[2]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    17.082 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.084    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    18.602 r  game_datapath/game_alu/out_sig0__1/P[7]
                         net (fo=2, routed)           1.674    20.277    game_datapath/game_alu/out_sig0__1_n_98
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    20.401 r  game_datapath/game_alu/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.401    game_datapath/game_alu/i__carry__1_i_4_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.914 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.914    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.229 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.785    22.013    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_0[3]
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.307    22.320 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_19/O
                         net (fo=1, routed)           0.646    22.967    game_datapath/game_cu/D_correct_button_reg_q[31]_i_19_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.091 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_8/O
                         net (fo=1, routed)           0.295    23.386    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.510 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_2/O
                         net (fo=10, routed)          2.122    25.631    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[31]
    SLICE_X61Y60         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.506   104.910    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)       -0.040   105.107    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.107    
                         arrival time                         -25.631    
  -------------------------------------------------------------------
                         slack                                 79.475    

Slack (MET) :             79.554ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.224ns  (logic 7.772ns (38.429%)  route 12.452ns (61.571%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1126, routed)        2.077     7.741    game_datapath/game_cu/D_game_fsm_q_reg[1]_7[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.865 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.430    10.295    game_datapath/game_regfiles/out_sig0[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  game_datapath/game_regfiles/out_sig0__0_i_49/O
                         net (fo=1, routed)           1.104    11.523    game_datapath/game_cu/out_sig0__1_33
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.647 r  game_datapath/game_cu/out_sig0__0_i_15/O
                         net (fo=22, routed)          1.399    13.046    game_datapath/game_alu/out_sig0__1_4[2]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    17.082 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.084    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.602 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.399    20.001    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    20.125 r  game_datapath/game_alu/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    20.125    game_datapath/game_alu/i__carry__0_i_4_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.638 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.638    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.961 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.021    21.982    game_datapath/game_cu/D_correct_button_reg_q_reg[27][1]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.306    22.288 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_2/O
                         net (fo=1, routed)           0.990    23.278    game_datapath/game_cu/D_correct_button_reg_q[25]_i_2_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.124    23.402 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_1/O
                         net (fo=10, routed)          2.030    25.432    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[25]
    SLICE_X57Y59         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.441   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y59         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[25]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)       -0.081   104.987    game_datapath/game_regfiles/D_correct_button_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                        104.987    
                         arrival time                         -25.432    
  -------------------------------------------------------------------
                         slack                                 79.554    

Slack (MET) :             79.619ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.227ns  (logic 7.545ns (37.301%)  route 12.682ns (62.699%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1126, routed)        2.077     7.741    game_datapath/game_cu/D_game_fsm_q_reg[1]_7[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.865 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.430    10.295    game_datapath/game_regfiles/out_sig0[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  game_datapath/game_regfiles/out_sig0__0_i_49/O
                         net (fo=1, routed)           1.104    11.523    game_datapath/game_cu/out_sig0__1_33
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.647 r  game_datapath/game_cu/out_sig0__0_i_15/O
                         net (fo=22, routed)          1.399    13.046    game_datapath/game_alu/out_sig0__1_4[2]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    17.082 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.084    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    18.602 r  game_datapath/game_alu/out_sig0__1/P[7]
                         net (fo=2, routed)           1.674    20.277    game_datapath/game_alu/out_sig0__1_n_98
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    20.401 r  game_datapath/game_alu/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.401    game_datapath/game_alu/i__carry__1_i_4_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    21.009 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.772    21.780    game_datapath/game_cu/D_correct_button_reg_q_reg[27][3]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.307    22.087 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_2/O
                         net (fo=1, routed)           1.043    23.130    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.254 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_1/O
                         net (fo=10, routed)          2.181    25.435    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[27]
    SLICE_X61Y60         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.506   104.910    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[27]/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)       -0.092   105.055    game_datapath/game_regfiles/D_p0_score_reg_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.055    
                         arrival time                         -25.435    
  -------------------------------------------------------------------
                         slack                                 79.619    

Slack (MET) :             79.722ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.169ns  (logic 7.889ns (39.114%)  route 12.280ns (60.886%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1126, routed)        2.077     7.741    game_datapath/game_cu/D_game_fsm_q_reg[1]_7[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.865 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.430    10.295    game_datapath/game_regfiles/out_sig0[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  game_datapath/game_regfiles/out_sig0__0_i_49/O
                         net (fo=1, routed)           1.104    11.523    game_datapath/game_cu/out_sig0__1_33
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.647 r  game_datapath/game_cu/out_sig0__0_i_15/O
                         net (fo=22, routed)          1.399    13.046    game_datapath/game_alu/out_sig0__1_4[2]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    17.082 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.084    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    18.602 r  game_datapath/game_alu/out_sig0__1/P[7]
                         net (fo=2, routed)           1.674    20.277    game_datapath/game_alu/out_sig0__1_n_98
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    20.401 r  game_datapath/game_alu/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.401    game_datapath/game_alu/i__carry__1_i_4_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.914 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.914    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.229 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.785    22.013    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_0[3]
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.307    22.320 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_19/O
                         net (fo=1, routed)           0.646    22.967    game_datapath/game_cu/D_correct_button_reg_q[31]_i_19_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.091 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_8/O
                         net (fo=1, routed)           0.295    23.386    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.510 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_2/O
                         net (fo=10, routed)          1.868    25.377    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[31]
    SLICE_X59Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.506   104.910    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y60         FDRE (Setup_fdre_C_D)       -0.047   105.100    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.100    
                         arrival time                         -25.377    
  -------------------------------------------------------------------
                         slack                                 79.722    

Slack (MET) :             79.769ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.123ns  (logic 7.545ns (37.494%)  route 12.578ns (62.506%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1126, routed)        2.077     7.741    game_datapath/game_cu/D_game_fsm_q_reg[1]_7[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.865 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.430    10.295    game_datapath/game_regfiles/out_sig0[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  game_datapath/game_regfiles/out_sig0__0_i_49/O
                         net (fo=1, routed)           1.104    11.523    game_datapath/game_cu/out_sig0__1_33
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.647 r  game_datapath/game_cu/out_sig0__0_i_15/O
                         net (fo=22, routed)          1.399    13.046    game_datapath/game_alu/out_sig0__1_4[2]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    17.082 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.084    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    18.602 r  game_datapath/game_alu/out_sig0__1/P[7]
                         net (fo=2, routed)           1.674    20.277    game_datapath/game_alu/out_sig0__1_n_98
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    20.401 r  game_datapath/game_alu/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.401    game_datapath/game_alu/i__carry__1_i_4_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    21.009 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.772    21.780    game_datapath/game_cu/D_correct_button_reg_q_reg[27][3]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.307    22.087 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_2/O
                         net (fo=1, routed)           1.043    23.130    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.254 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_1/O
                         net (fo=10, routed)          2.077    25.331    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[27]
    SLICE_X60Y61         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.505   104.909    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[27]/C
                         clock pessimism              0.272   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.045   105.101    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.101    
                         arrival time                         -25.331    
  -------------------------------------------------------------------
                         slack                                 79.769    

Slack (MET) :             79.794ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.100ns  (logic 7.889ns (39.249%)  route 12.211ns (60.751%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1126, routed)        2.077     7.741    game_datapath/game_cu/D_game_fsm_q_reg[1]_7[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.865 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.430    10.295    game_datapath/game_regfiles/out_sig0[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  game_datapath/game_regfiles/out_sig0__0_i_49/O
                         net (fo=1, routed)           1.104    11.523    game_datapath/game_cu/out_sig0__1_33
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.647 r  game_datapath/game_cu/out_sig0__0_i_15/O
                         net (fo=22, routed)          1.399    13.046    game_datapath/game_alu/out_sig0__1_4[2]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    17.082 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.084    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    18.602 r  game_datapath/game_alu/out_sig0__1/P[7]
                         net (fo=2, routed)           1.674    20.277    game_datapath/game_alu/out_sig0__1_n_98
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.124    20.401 r  game_datapath/game_alu/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.401    game_datapath/game_alu/i__carry__1_i_4_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.914 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.914    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.229 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.785    22.013    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_0[3]
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.307    22.320 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_19/O
                         net (fo=1, routed)           0.646    22.967    game_datapath/game_cu/D_correct_button_reg_q[31]_i_19_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.091 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_8/O
                         net (fo=1, routed)           0.295    23.386    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.510 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_2/O
                         net (fo=10, routed)          1.798    25.308    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[31]
    SLICE_X60Y59         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.506   104.910    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X60Y59         FDRE (Setup_fdre_C_D)       -0.045   105.102    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -25.308    
  -------------------------------------------------------------------
                         slack                                 79.794    

Slack (MET) :             79.795ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.035ns  (logic 7.772ns (38.792%)  route 12.263ns (61.208%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1126, routed)        2.077     7.741    game_datapath/game_cu/D_game_fsm_q_reg[1]_7[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.865 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.430    10.295    game_datapath/game_regfiles/out_sig0[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  game_datapath/game_regfiles/out_sig0__0_i_49/O
                         net (fo=1, routed)           1.104    11.523    game_datapath/game_cu/out_sig0__1_33
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.647 r  game_datapath/game_cu/out_sig0__0_i_15/O
                         net (fo=22, routed)          1.399    13.046    game_datapath/game_alu/out_sig0__1_4[2]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    17.082 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.084    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.602 r  game_datapath/game_alu/out_sig0__1/P[3]
                         net (fo=2, routed)           1.399    20.001    game_datapath/game_alu/out_sig0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    20.125 r  game_datapath/game_alu/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    20.125    game_datapath/game_alu/i__carry__0_i_4_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.638 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.638    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.961 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.021    21.982    game_datapath/game_cu/D_correct_button_reg_q_reg[27][1]
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.306    22.288 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_2/O
                         net (fo=1, routed)           0.990    23.278    game_datapath/game_cu/D_correct_button_reg_q[25]_i_2_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.124    23.402 r  game_datapath/game_cu/D_correct_button_reg_q[25]_i_1/O
                         net (fo=10, routed)          1.841    25.243    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[25]
    SLICE_X56Y59         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.441   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[25]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X56Y59         FDRE (Setup_fdre_C_D)       -0.030   105.038    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[25]
  -------------------------------------------------------------------
                         required time                        105.038    
                         arrival time                         -25.243    
  -------------------------------------------------------------------
                         slack                                 79.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.595     1.539    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/slow_clk/D_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.788    game_datapath/slow_clk/D_ctr_q_reg_n_0_[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_datapath/slow_clk/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_datapath/slow_clk/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  game_datapath/slow_clk/D_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.003    game_datapath/slow_clk/D_ctr_q_reg[4]_i_1_n_7
    SLICE_X61Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.863     2.052    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/slow_clk/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.595     1.539    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/slow_clk/D_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.788    game_datapath/slow_clk/D_ctr_q_reg_n_0_[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_datapath/slow_clk/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_datapath/slow_clk/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  game_datapath/slow_clk/D_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.014    game_datapath/slow_clk/D_ctr_q_reg[4]_i_1_n_5
    SLICE_X61Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.863     2.052    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/slow_clk/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_temp1_reg_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_temp1_dff_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.700%)  route 0.064ns (31.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_temp1_reg_q_reg[13]/Q
                         net (fo=2, routed)           0.064     1.713    debugger/D_temp1_dff_q_reg[31]_0[13]
    SLICE_X54Y56         FDRE                                         r  debugger/D_temp1_dff_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  debugger/D_temp1_dff_q_reg[13]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y56         FDRE (Hold_fdre_C_D)         0.076     1.597    debugger/D_temp1_dff_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p1_score_dff_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.679%)  route 0.064ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[14]/Q
                         net (fo=3, routed)           0.064     1.713    debugger/D_p1_score_dff_q_reg[31]_0[14]
    SLICE_X54Y54         FDRE                                         r  debugger/D_p1_score_dff_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  debugger/D_p1_score_dff_q_reg[14]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y54         FDRE (Hold_fdre_C_D)         0.076     1.597    debugger/D_p1_score_dff_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.595     1.539    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/slow_clk/D_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.788    game_datapath/slow_clk/D_ctr_q_reg_n_0_[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_datapath/slow_clk/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_datapath/slow_clk/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.039 r  game_datapath/slow_clk/D_ctr_q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.039    game_datapath/slow_clk/D_ctr_q_reg[4]_i_1_n_6
    SLICE_X61Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.863     2.052    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/slow_clk/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.595     1.539    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/slow_clk/D_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.788    game_datapath/slow_clk/D_ctr_q_reg_n_0_[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_datapath/slow_clk/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_datapath/slow_clk/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.039 r  game_datapath/slow_clk/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    game_datapath/slow_clk/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X61Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.863     2.052    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/slow_clk/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_w_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.568     1.512    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  game_datapath/rng_2000/pn_gen/D_w_q_reg[22]/Q
                         net (fo=3, routed)           0.075     1.728    game_datapath/rng_2000/pn_gen/D_w_q_reg_n_0_[22]
    SLICE_X56Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.773 r  game_datapath/rng_2000/pn_gen/D_w_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.773    game_datapath/rng_2000/pn_gen/D_w_d[3]
    SLICE_X56Y45         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.837     2.027    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X56Y45         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[3]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X56Y45         FDRE (Hold_fdre_C_D)         0.121     1.646    game_datapath/rng_2000/pn_gen/D_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.595     1.539    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/slow_clk/D_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.788    game_datapath/slow_clk/D_ctr_q_reg_n_0_[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_datapath/slow_clk/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_datapath/slow_clk/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  game_datapath/slow_clk/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    game_datapath/slow_clk/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.042 r  game_datapath/slow_clk/D_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.042    game_datapath/slow_clk/D_ctr_q_reg[8]_i_1_n_7
    SLICE_X61Y51         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.863     2.052    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/slow_clk/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p1_score_dff_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y52         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[15]/Q
                         net (fo=3, routed)           0.092     1.742    debugger/D_p1_score_dff_q_reg[31]_0[15]
    SLICE_X54Y52         FDRE                                         r  debugger/D_p1_score_dff_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  debugger/D_p1_score_dff_q_reg[15]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X54Y52         FDRE (Hold_fdre_C_D)         0.083     1.605    debugger/D_p1_score_dff_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 game_datapath/slow_clk/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/slow_clk/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.595     1.539    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/slow_clk/D_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.788    game_datapath/slow_clk/D_ctr_q_reg_n_0_[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_datapath/slow_clk/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_datapath/slow_clk/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  game_datapath/slow_clk/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    game_datapath/slow_clk/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.053 r  game_datapath/slow_clk/D_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.053    game_datapath/slow_clk/D_ctr_q_reg[8]_i_1_n_5
    SLICE_X61Y51         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.863     2.052    game_datapath/slow_clk/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  game_datapath/slow_clk/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/slow_clk/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y67   debugger/D_a_count_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y66   debugger/D_a_count_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y55   debugger/D_a_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y55   debugger/D_a_dff_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y55   debugger/D_a_dff_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y55   debugger/D_a_dff_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y55   debugger/D_a_dff_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y55   debugger/D_a_dff_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y55   debugger/D_a_dff_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y67   debugger/D_a_count_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y67   debugger/D_a_count_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y66   debugger/D_a_count_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y66   debugger/D_a_count_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y55   debugger/D_a_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y55   debugger/D_a_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y55   debugger/D_a_dff_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y55   debugger/D_a_dff_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y55   debugger/D_a_dff_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y55   debugger/D_a_dff_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y67   debugger/D_a_count_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y67   debugger/D_a_count_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y66   debugger/D_a_count_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y66   debugger/D_a_count_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y55   debugger/D_a_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y55   debugger/D_a_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y55   debugger/D_a_dff_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y55   debugger/D_a_dff_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y55   debugger/D_a_dff_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X47Y55   debugger/D_a_dff_q_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.239ns  (logic 5.549ns (60.055%)  route 3.691ns (39.945%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  motor/pwm/ctr/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           0.955     6.619    motor/pwm/ctr/M_ctr_value[3]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.743 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.743    motor/pwm/ctr_n_7
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.293    motor/pwm/pulse0_carry_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.564 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.659     8.224    motor/pwm/CO[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.403     8.627 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.076    10.703    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.745    14.447 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    14.447    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 5.315ns (58.889%)  route 3.710ns (41.111%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  motor/pwm/ctr/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           0.955     6.619    motor/pwm/ctr/M_ctr_value[3]
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.743 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.743    motor/pwm/ctr_n_7
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.293    motor/pwm/pulse0_carry_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.564 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.659     8.224    game_datapath/game_regfiles/CO[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.373     8.597 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.096    10.692    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    14.233 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.233    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 4.064ns (50.863%)  route 3.926ns (49.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.551     5.135    tx/clk_IBUF_BUFG
    SLICE_X50Y66         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           3.926     9.579    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    13.125 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.125    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.975ns  (logic 3.981ns (66.628%)  route 1.994ns (33.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.994     7.658    lopt
    G2                   OBUF (Prop_obuf_I_O)         3.525    11.183 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000    11.183    p0l0
    G2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.698ns  (logic 3.982ns (69.884%)  route 1.716ns (30.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.716     7.380    lopt_2
    G1                   OBUF (Prop_obuf_I_O)         3.526    10.906 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000    10.906    p1l0
    G1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.672ns  (logic 3.978ns (70.138%)  route 1.694ns (29.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.694     7.358    lopt_3
    H1                   OBUF (Prop_obuf_I_O)         3.522    10.880 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000    10.880    p1l1
    H1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.637ns  (logic 3.977ns (70.561%)  route 1.659ns (29.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.624     5.208    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.659     7.323    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         3.521    10.845 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000    10.845    p0l1
    H2                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.363ns (80.731%)  route 0.325ns (19.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.325     2.001    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.224 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.224    p0l1
    H2                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.364ns (79.872%)  route 0.344ns (20.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.344     2.020    lopt_3
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.243 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.243    p1l1
    H1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.368ns (79.860%)  route 0.345ns (20.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.345     2.021    lopt_2
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.247 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.247    p1l0
    G1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.367ns (74.783%)  route 0.461ns (25.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.461     2.137    lopt
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.362 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.362    p0l0
    G2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.428ns (58.961%)  route 0.994ns (41.039%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.480     2.158    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_0[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.045     2.203 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.514     2.717    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.958 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.958    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.492ns (59.976%)  route 0.996ns (40.024%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.480     2.158    motor/pwm/motorIN2[0]
    SLICE_X63Y59         LUT2 (Prop_lut2_I1_O)        0.044     2.202 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.516     2.718    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.307     4.025 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     4.025    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.857ns  (logic 1.411ns (49.380%)  route 1.446ns (50.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.559     1.503    tx/clk_IBUF_BUFG
    SLICE_X50Y66         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           1.446     3.113    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     4.360 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.360    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 1.634ns (23.956%)  route 5.187ns (76.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.553     6.063    reset_cond/rst_n_IBUF
    SLICE_X58Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.634     6.820    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 1.634ns (23.956%)  route 5.187ns (76.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.553     6.063    reset_cond/rst_n_IBUF
    SLICE_X58Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.634     6.820    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 1.634ns (23.956%)  route 5.187ns (76.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.553     6.063    reset_cond/rst_n_IBUF
    SLICE_X58Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.634     6.820    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 1.634ns (23.956%)  route 5.187ns (76.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.553     6.063    reset_cond/rst_n_IBUF
    SLICE_X58Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.187 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.634     6.820    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.068ns  (logic 1.495ns (29.504%)  route 3.573ns (70.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           3.573     5.068    rx/usb_rx_IBUF
    SLICE_X62Y59         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.507     4.911    rx/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_255663856[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.186ns  (logic 1.502ns (47.142%)  route 1.684ns (52.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.684     3.186    forLoop_idx_0_255663856[2].p0_button_cond/sync/D[0]
    SLICE_X62Y72         FDRE                                         r  forLoop_idx_0_255663856[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.495     4.899    forLoop_idx_0_255663856[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  forLoop_idx_0_255663856[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_290070043[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.001ns  (logic 1.496ns (49.853%)  route 1.505ns (50.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.505     3.001    forLoop_idx_0_290070043[2].p1_button_cond/sync/D[0]
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_290070043[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.492     4.896    forLoop_idx_0_290070043[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_290070043[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_255663856[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.928ns  (logic 1.489ns (50.849%)  route 1.439ns (49.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.439     2.928    forLoop_idx_0_255663856[0].p0_button_cond/sync/D[0]
    SLICE_X65Y75         FDRE                                         r  forLoop_idx_0_255663856[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.492     4.896    forLoop_idx_0_255663856[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  forLoop_idx_0_255663856[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_255663856[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 1.492ns (53.228%)  route 1.311ns (46.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.311     2.803    forLoop_idx_0_255663856[1].p0_button_cond/sync/D[0]
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_255663856[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.492     4.896    forLoop_idx_0_255663856[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_255663856[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_290070043[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.549ns  (logic 1.486ns (58.313%)  route 1.063ns (41.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.063     2.549    forLoop_idx_0_290070043[1].p1_button_cond/sync/D[0]
    SLICE_X62Y71         FDRE                                         r  forLoop_idx_0_290070043[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.497     4.901    forLoop_idx_0_290070043[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  forLoop_idx_0_290070043[1].p1_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_290070043[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.253ns (39.812%)  route 0.383ns (60.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.383     0.636    forLoop_idx_0_290070043[0].p1_button_cond/sync/D[0]
    SLICE_X62Y72         FDRE                                         r  forLoop_idx_0_290070043[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.850     2.040    forLoop_idx_0_290070043[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  forLoop_idx_0_290070043[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_290070043[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.254ns (37.273%)  route 0.428ns (62.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.428     0.682    forLoop_idx_0_290070043[1].p1_button_cond/sync/D[0]
    SLICE_X62Y71         FDRE                                         r  forLoop_idx_0_290070043[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.851     2.041    forLoop_idx_0_290070043[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  forLoop_idx_0_290070043[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_255663856[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.260ns (33.019%)  route 0.527ns (66.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.527     0.787    forLoop_idx_0_255663856[1].p0_button_cond/sync/D[0]
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_255663856[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.847     2.037    forLoop_idx_0_255663856[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_255663856[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_290070043[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.264ns (30.643%)  route 0.597ns (69.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.597     0.861    forLoop_idx_0_290070043[2].p1_button_cond/sync/D[0]
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_290070043[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.847     2.037    forLoop_idx_0_290070043[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_290070043[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_255663856[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.257ns (28.909%)  route 0.631ns (71.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.631     0.888    forLoop_idx_0_255663856[0].p0_button_cond/sync/D[0]
    SLICE_X65Y75         FDRE                                         r  forLoop_idx_0_255663856[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.847     2.037    forLoop_idx_0_255663856[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  forLoop_idx_0_255663856[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_255663856[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.270ns (28.476%)  route 0.677ns (71.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.677     0.947    forLoop_idx_0_255663856[2].p0_button_cond/sync/D[0]
    SLICE_X62Y72         FDRE                                         r  forLoop_idx_0_255663856[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.850     2.040    forLoop_idx_0_255663856[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  forLoop_idx_0_255663856[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.932ns  (logic 0.263ns (13.616%)  route 1.669ns (86.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.669     1.932    rx/usb_rx_IBUF
    SLICE_X62Y59         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.862     2.052    rx/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.659ns  (logic 0.322ns (12.125%)  route 2.337ns (87.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.385    reset_cond/rst_n_IBUF
    SLICE_X58Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.430 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     2.659    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.659ns  (logic 0.322ns (12.125%)  route 2.337ns (87.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.385    reset_cond/rst_n_IBUF
    SLICE_X58Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.430 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     2.659    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.659ns  (logic 0.322ns (12.125%)  route 2.337ns (87.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.385    reset_cond/rst_n_IBUF
    SLICE_X58Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.430 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     2.659    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C





