

================================================================
== Vitis HLS Report for 'conv2D0'
================================================================
* Date:           Thu Apr 11 18:18:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       default (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.571 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%img_outT_0_1_loc = alloca i64 1"   --->   Operation 7 'alloca' 'img_outT_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_outT_1_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'img_outT_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_outT_2_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'img_outT_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_outT_3_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'img_outT_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weightsT_loc = alloca i64 1"   --->   Operation 11 'alloca' 'weightsT_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weightsT_1_loc = alloca i64 1"   --->   Operation 12 'alloca' 'weightsT_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weightsT_2_loc = alloca i64 1"   --->   Operation 13 'alloca' 'weightsT_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weightsT_3_loc = alloca i64 1"   --->   Operation 14 'alloca' 'weightsT_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weightsT_4_loc = alloca i64 1"   --->   Operation 15 'alloca' 'weightsT_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weightsT_5_loc = alloca i64 1"   --->   Operation 16 'alloca' 'weightsT_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weightsT_6_loc = alloca i64 1"   --->   Operation 17 'alloca' 'weightsT_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weightsT_7_loc = alloca i64 1"   --->   Operation 18 'alloca' 'weightsT_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weightsT_8_loc = alloca i64 1"   --->   Operation 19 'alloca' 'weightsT_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%img_inT_loc = alloca i64 1"   --->   Operation 20 'alloca' 'img_inT_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_inT_1_loc = alloca i64 1"   --->   Operation 21 'alloca' 'img_inT_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%img_inT_2_loc = alloca i64 1"   --->   Operation 22 'alloca' 'img_inT_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%img_inT_3_loc = alloca i64 1"   --->   Operation 23 'alloca' 'img_inT_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%img_inT_4_loc = alloca i64 1"   --->   Operation 24 'alloca' 'img_inT_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%img_inT_5_loc = alloca i64 1"   --->   Operation 25 'alloca' 'img_inT_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%img_inT_6_loc = alloca i64 1"   --->   Operation 26 'alloca' 'img_inT_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%img_inT_7_loc = alloca i64 1"   --->   Operation 27 'alloca' 'img_inT_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_inT_8_loc = alloca i64 1"   --->   Operation 28 'alloca' 'img_inT_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%img_inT_9_loc = alloca i64 1"   --->   Operation 29 'alloca' 'img_inT_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%img_inT_10_loc = alloca i64 1"   --->   Operation 30 'alloca' 'img_inT_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%img_inT_11_loc = alloca i64 1"   --->   Operation 31 'alloca' 'img_inT_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%img_inT_12_loc = alloca i64 1"   --->   Operation 32 'alloca' 'img_inT_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%img_inT_13_loc = alloca i64 1"   --->   Operation 33 'alloca' 'img_inT_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%img_inT_14_loc = alloca i64 1"   --->   Operation 34 'alloca' 'img_inT_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%img_inT_15_loc = alloca i64 1"   --->   Operation 35 'alloca' 'img_inT_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_readImg, i8 %img_in, i8 %img_inT_15_loc, i8 %img_inT_14_loc, i8 %img_inT_13_loc, i8 %img_inT_12_loc, i8 %img_inT_11_loc, i8 %img_inT_10_loc, i8 %img_inT_9_loc, i8 %img_inT_8_loc, i8 %img_inT_7_loc, i8 %img_inT_6_loc, i8 %img_inT_5_loc, i8 %img_inT_4_loc, i8 %img_inT_3_loc, i8 %img_inT_2_loc, i8 %img_inT_1_loc, i8 %img_inT_loc"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_readweights, i8 %weights, i8 %weightsT_8_loc, i8 %weightsT_7_loc, i8 %weightsT_6_loc, i8 %weightsT_5_loc, i8 %weightsT_4_loc, i8 %weightsT_3_loc, i8 %weightsT_2_loc, i8 %weightsT_1_loc, i8 %weightsT_loc"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.36>
ST_2 : Operation 38 [1/2] (3.36ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_readImg, i8 %img_in, i8 %img_inT_15_loc, i8 %img_inT_14_loc, i8 %img_inT_13_loc, i8 %img_inT_12_loc, i8 %img_inT_11_loc, i8 %img_inT_10_loc, i8 %img_inT_9_loc, i8 %img_inT_8_loc, i8 %img_inT_7_loc, i8 %img_inT_6_loc, i8 %img_inT_5_loc, i8 %img_inT_4_loc, i8 %img_inT_3_loc, i8 %img_inT_2_loc, i8 %img_inT_1_loc, i8 %img_inT_loc"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 3.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/2] (3.32ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_readweights, i8 %weights, i8 %weightsT_8_loc, i8 %weightsT_7_loc, i8 %weightsT_6_loc, i8 %weightsT_5_loc, i8 %weightsT_4_loc, i8 %weightsT_3_loc, i8 %weightsT_2_loc, i8 %weightsT_1_loc, i8 %weightsT_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.11>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%img_inT_15_loc_load = load i8 %img_inT_15_loc"   --->   Operation 40 'load' 'img_inT_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%img_inT_14_loc_load = load i8 %img_inT_14_loc"   --->   Operation 41 'load' 'img_inT_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%img_inT_13_loc_load = load i8 %img_inT_13_loc"   --->   Operation 42 'load' 'img_inT_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%img_inT_12_loc_load = load i8 %img_inT_12_loc"   --->   Operation 43 'load' 'img_inT_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%img_inT_11_loc_load = load i8 %img_inT_11_loc"   --->   Operation 44 'load' 'img_inT_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%img_inT_10_loc_load = load i8 %img_inT_10_loc"   --->   Operation 45 'load' 'img_inT_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%img_inT_9_loc_load = load i8 %img_inT_9_loc"   --->   Operation 46 'load' 'img_inT_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%img_inT_8_loc_load = load i8 %img_inT_8_loc"   --->   Operation 47 'load' 'img_inT_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%img_inT_7_loc_load = load i8 %img_inT_7_loc"   --->   Operation 48 'load' 'img_inT_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%img_inT_6_loc_load = load i8 %img_inT_6_loc"   --->   Operation 49 'load' 'img_inT_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%img_inT_5_loc_load = load i8 %img_inT_5_loc"   --->   Operation 50 'load' 'img_inT_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%img_inT_4_loc_load = load i8 %img_inT_4_loc"   --->   Operation 51 'load' 'img_inT_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%img_inT_3_loc_load = load i8 %img_inT_3_loc"   --->   Operation 52 'load' 'img_inT_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%img_inT_2_loc_load = load i8 %img_inT_2_loc"   --->   Operation 53 'load' 'img_inT_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%img_inT_1_loc_load = load i8 %img_inT_1_loc"   --->   Operation 54 'load' 'img_inT_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%img_inT_loc_load = load i8 %img_inT_loc"   --->   Operation 55 'load' 'img_inT_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%weightsT_8_loc_load = load i8 %weightsT_8_loc"   --->   Operation 56 'load' 'weightsT_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weightsT_7_loc_load = load i8 %weightsT_7_loc"   --->   Operation 57 'load' 'weightsT_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%weightsT_6_loc_load = load i8 %weightsT_6_loc"   --->   Operation 58 'load' 'weightsT_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%weightsT_5_loc_load = load i8 %weightsT_5_loc"   --->   Operation 59 'load' 'weightsT_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%weightsT_4_loc_load = load i8 %weightsT_4_loc"   --->   Operation 60 'load' 'weightsT_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%weightsT_3_loc_load = load i8 %weightsT_3_loc"   --->   Operation 61 'load' 'weightsT_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%weightsT_2_loc_load = load i8 %weightsT_2_loc"   --->   Operation 62 'load' 'weightsT_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%weightsT_1_loc_load = load i8 %weightsT_1_loc"   --->   Operation 63 'load' 'weightsT_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%weightsT_loc_load = load i8 %weightsT_loc"   --->   Operation 64 'load' 'weightsT_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (3.11ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_loop_orow_loop_ocol, i8 %img_inT_loc_load, i8 %img_inT_1_loc_load, i8 %img_inT_2_loc_load, i8 %img_inT_3_loc_load, i8 %img_inT_4_loc_load, i8 %img_inT_5_loc_load, i8 %weightsT_loc_load, i8 %img_inT_6_loc_load, i8 %weightsT_1_loc_load, i8 %img_inT_7_loc_load, i8 %weightsT_2_loc_load, i8 %img_inT_8_loc_load, i8 %img_inT_9_loc_load, i8 %weightsT_3_loc_load, i8 %img_inT_10_loc_load, i8 %weightsT_4_loc_load, i8 %img_inT_11_loc_load, i8 %weightsT_5_loc_load, i8 %img_inT_12_loc_load, i8 %img_inT_13_loc_load, i8 %weightsT_6_loc_load, i8 %img_inT_14_loc_load, i8 %weightsT_7_loc_load, i8 %img_inT_15_loc_load, i8 %weightsT_8_loc_load, i8 %img_outT_3_1_loc, i8 %img_outT_2_1_loc, i8 %img_outT_1_1_loc, i8 %img_outT_0_1_loc"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 3.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_loop_orow_loop_ocol, i8 %img_inT_loc_load, i8 %img_inT_1_loc_load, i8 %img_inT_2_loc_load, i8 %img_inT_3_loc_load, i8 %img_inT_4_loc_load, i8 %img_inT_5_loc_load, i8 %weightsT_loc_load, i8 %img_inT_6_loc_load, i8 %weightsT_1_loc_load, i8 %img_inT_7_loc_load, i8 %weightsT_2_loc_load, i8 %img_inT_8_loc_load, i8 %img_inT_9_loc_load, i8 %weightsT_3_loc_load, i8 %img_inT_10_loc_load, i8 %weightsT_4_loc_load, i8 %img_inT_11_loc_load, i8 %weightsT_5_loc_load, i8 %img_inT_12_loc_load, i8 %img_inT_13_loc_load, i8 %weightsT_6_loc_load, i8 %img_inT_14_loc_load, i8 %weightsT_7_loc_load, i8 %img_inT_15_loc_load, i8 %weightsT_8_loc_load, i8 %img_outT_3_1_loc, i8 %img_outT_2_1_loc, i8 %img_outT_1_1_loc, i8 %img_outT_0_1_loc"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%img_outT_3_1_loc_load = load i8 %img_outT_3_1_loc"   --->   Operation 67 'load' 'img_outT_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%img_outT_2_1_loc_load = load i8 %img_outT_2_1_loc"   --->   Operation 68 'load' 'img_outT_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%img_outT_1_1_loc_load = load i8 %img_outT_1_1_loc"   --->   Operation 69 'load' 'img_outT_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%img_outT_0_1_loc_load = load i8 %img_outT_0_1_loc"   --->   Operation 70 'load' 'img_outT_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (4.14ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_writeImg, i8 %img_outT_0_1_loc_load, i8 %img_outT_1_1_loc_load, i8 %img_outT_2_1_loc_load, i8 %img_outT_3_1_loc_load, i8 %img_out"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [conv2D0.cpp:7]   --->   Operation 72 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_writeImg, i8 %img_outT_0_1_loc_load, i8 %img_outT_1_1_loc_load, i8 %img_outT_2_1_loc_load, i8 %img_outT_3_1_loc_load, i8 %img_out"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [conv2D0.cpp:33]   --->   Operation 80 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 3.368ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'conv2D0_Pipeline_readImg' [40]  (3.368 ns)

 <State 3>: 3.115ns
The critical path consists of the following:
	'load' operation 8 bit ('img_inT_15_loc_load') on local variable 'img_inT_15_loc' [41]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'conv2D0_Pipeline_loop_orow_loop_ocol' [67]  (3.115 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 4.149ns
The critical path consists of the following:
	'load' operation 8 bit ('img_outT_3_1_loc_load') on local variable 'img_outT_3_1_loc' [68]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'conv2D0_Pipeline_writeImg' [72]  (4.149 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
