[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/InterfAlways/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/InterfAlways/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<74> s<73> l<1:1> el<1:0>
n<> u<2> t<INTERFACE> p<14> s<4> l<1:1> el<1:10>
n<sw_test_status_if> u<3> t<StringConst> p<4> l<1:11> el<1:28>
n<> u<4> t<Interface_identifier> p<14> c<3> s<13> l<1:11> el<1:28>
n<> u<5> t<PortDir_Out> p<10> s<9> l<1:29> el<1:35>
n<> u<6> t<IntegerAtomType_Int> p<7> l<1:36> el<1:39>
n<> u<7> t<Data_type> p<8> c<6> l<1:36> el<1:39>
n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:36> el<1:39>
n<> u<9> t<Net_port_type> p<10> c<8> l<1:36> el<1:39>
n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:29> el<1:39>
n<x> u<11> t<StringConst> p<12> l<1:40> el<1:41>
n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:29> el<1:41>
n<> u<13> t<List_of_port_declarations> p<14> c<12> l<1:28> el<1:42>
n<> u<14> t<Interface_ansi_header> p<40> c<2> s<38> l<1:1> el<1:43>
n<> u<15> t<ALWAYS> p<35> s<34> l<2:4> el<2:10>
n<x> u<16> t<StringConst> p<17> l<3:7> el<3:8>
n<> u<17> t<Ps_or_hierarchical_identifier> p<20> c<16> s<19> l<3:7> el<3:8>
n<> u<18> t<Bit_select> p<19> l<3:9> el<3:9>
n<> u<19> t<Select> p<20> c<18> l<3:9> el<3:9>
n<> u<20> t<Variable_lvalue> p<26> c<17> s<21> l<3:7> el<3:8>
n<> u<21> t<AssignOp_Assign> p<26> s<25> l<3:9> el<3:10>
n<10> u<22> t<IntConst> p<23> l<3:11> el<3:13>
n<> u<23> t<Primary_literal> p<24> c<22> l<3:11> el<3:13>
n<> u<24> t<Primary> p<25> c<23> l<3:11> el<3:13>
n<> u<25> t<Expression> p<26> c<24> l<3:11> el<3:13>
n<> u<26> t<Operator_assignment> p<27> c<20> l<3:7> el<3:13>
n<> u<27> t<Blocking_assignment> p<28> c<26> l<3:7> el<3:13>
n<> u<28> t<Statement_item> p<29> c<27> l<3:7> el<3:14>
n<> u<29> t<Statement> p<30> c<28> l<3:7> el<3:14>
n<> u<30> t<Statement_or_null> p<32> c<29> s<31> l<3:7> el<3:14>
n<> u<31> t<END> p<32> l<4:4> el<4:7>
n<> u<32> t<Seq_block> p<33> c<30> l<2:11> el<4:7>
n<> u<33> t<Statement_item> p<34> c<32> l<2:11> el<4:7>
n<> u<34> t<Statement> p<35> c<33> l<2:11> el<4:7>
n<> u<35> t<Always_construct> p<36> c<15> l<2:4> el<4:7>
n<> u<36> t<Module_common_item> p<37> c<35> l<2:4> el<4:7>
n<> u<37> t<Interface_or_generate_item> p<38> c<36> l<2:4> el<4:7>
n<> u<38> t<Non_port_interface_item> p<40> c<37> s<39> l<2:4> el<4:7>
n<> u<39> t<ENDINTERFACE> p<40> l<5:1> el<5:13>
n<> u<40> t<Interface_declaration> p<41> c<14> l<1:1> el<5:13>
n<> u<41> t<Description> p<73> c<40> s<72> l<1:1> el<5:13>
n<module> u<42> t<Module_keyword> p<53> s<43> l<7:1> el<7:7>
n<top> u<43> t<StringConst> p<53> s<52> l<7:8> el<7:11>
n<> u<44> t<PortDir_Out> p<49> s<48> l<7:12> el<7:18>
n<> u<45> t<IntegerAtomType_Int> p<46> l<7:19> el<7:22>
n<> u<46> t<Data_type> p<47> c<45> l<7:19> el<7:22>
n<> u<47> t<Data_type_or_implicit> p<48> c<46> l<7:19> el<7:22>
n<> u<48> t<Net_port_type> p<49> c<47> l<7:19> el<7:22>
n<> u<49> t<Net_port_header> p<51> c<44> s<50> l<7:12> el<7:22>
n<o> u<50> t<StringConst> p<51> l<7:23> el<7:24>
n<> u<51> t<Ansi_port_declaration> p<52> c<49> l<7:12> el<7:24>
n<> u<52> t<List_of_port_declarations> p<53> c<51> l<7:11> el<7:25>
n<> u<53> t<Module_ansi_header> p<71> c<42> s<69> l<7:1> el<7:26>
n<sw_test_status_if> u<54> t<StringConst> p<67> s<66> l<8:4> el<8:21>
n<u_sw> u<55> t<StringConst> p<56> l<8:22> el<8:26>
n<> u<56> t<Name_of_instance> p<66> c<55> s<65> l<8:22> el<8:26>
n<x> u<57> t<StringConst> p<64> s<62> l<8:28> el<8:29>
n<o> u<58> t<StringConst> p<59> l<8:30> el<8:31>
n<> u<59> t<Primary_literal> p<60> c<58> l<8:30> el<8:31>
n<> u<60> t<Primary> p<61> c<59> l<8:30> el<8:31>
n<> u<61> t<Expression> p<64> c<60> s<63> l<8:30> el<8:31>
n<> u<62> t<OPEN_PARENS> p<64> s<61> l<8:29> el<8:30>
n<> u<63> t<CLOSE_PARENS> p<64> l<8:31> el<8:32>
n<> u<64> t<Named_port_connection> p<65> c<57> l<8:27> el<8:32>
n<> u<65> t<List_of_port_connections> p<66> c<64> l<8:27> el<8:32>
n<> u<66> t<Hierarchical_instance> p<67> c<56> l<8:22> el<8:33>
n<> u<67> t<Module_instantiation> p<68> c<54> l<8:4> el<8:34>
n<> u<68> t<Module_or_generate_item> p<69> c<67> l<8:4> el<8:34>
n<> u<69> t<Non_port_module_item> p<71> c<68> s<70> l<8:4> el<8:34>
n<> u<70> t<ENDMODULE> p<71> l<9:1> el<9:10>
n<> u<71> t<Module_declaration> p<72> c<53> l<7:1> el<9:10>
n<> u<72> t<Description> p<73> c<71> l<7:1> el<9:10>
n<> u<73> t<Source_text> p<74> c<41> l<1:1> el<9:10>
n<> u<74> t<Top_level_rule> c<1> l<1:1> el<10:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfAlways/dut.sv:1:1: No timescale set for "sw_test_status_if".

[WRN:PA0205] ${SURELOG_DIR}/tests/InterfAlways/dut.sv:7:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0304] ${SURELOG_DIR}/tests/InterfAlways/dut.sv:1:1: Compile interface "work@sw_test_status_if".

[INF:CP0303] ${SURELOG_DIR}/tests/InterfAlways/dut.sv:7:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/InterfAlways/dut.sv:7:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             1
begin                                                  1
constant                                               1
design                                                 1
int_typespec                                           5
int_var                                                2
interface_inst                                         3
logic_net                                              2
module_inst                                            3
port                                                   5
ref_module                                             1
ref_obj                                               12
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 1
assignment                                             1
begin                                                  1
constant                                               1
design                                                 1
int_typespec                                           5
int_var                                                2
interface_inst                                         3
logic_net                                              2
module_inst                                            3
port                                                   6
ref_module                                             1
ref_obj                                               14
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfAlways/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/InterfAlways/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/InterfAlways/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallInterfaces:
\_interface_inst: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@sw_test_status_if
  |vpiDefName:work@sw_test_status_if
  |vpiNet:
  \_logic_net: (work@sw_test_status_if.x), line:1:40, endln:1:41
    |vpiParent:
    \_interface_inst: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
    |vpiName:x
    |vpiFullName:work@sw_test_status_if.x
  |vpiProcess:
  \_always: , line:2:4, endln:4:7
    |vpiParent:
    \_interface_inst: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
    |vpiStmt:
    \_begin: (work@sw_test_status_if), line:2:11, endln:4:7
      |vpiParent:
      \_always: , line:2:4, endln:4:7
      |vpiFullName:work@sw_test_status_if
      |vpiStmt:
      \_assignment: , line:3:7, endln:3:13
        |vpiParent:
        \_begin: (work@sw_test_status_if), line:2:11, endln:4:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:3:11, endln:3:13
          |vpiDecompile:10
          |vpiSize:64
          |UINT:10
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@sw_test_status_if.x), line:3:7, endln:3:8
          |vpiParent:
          \_assignment: , line:3:7, endln:3:13
          |vpiName:x
          |vpiFullName:work@sw_test_status_if.x
          |vpiActual:
          \_int_var: (work@top.u_sw.x), line:1:40, endln:1:41
    |vpiAlwaysType:1
  |vpiPort:
  \_port: (x), line:1:40, endln:1:41
    |vpiParent:
    \_interface_inst: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
    |vpiName:x
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@sw_test_status_if.x.x), line:1:40, endln:1:41
      |vpiParent:
      \_port: (x), line:1:40, endln:1:41
      |vpiName:x
      |vpiFullName:work@sw_test_status_if.x.x
      |vpiActual:
      \_logic_net: (work@sw_test_status_if.x), line:1:40, endln:1:41
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:7:23, endln:7:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:7:23, endln:7:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o.o), line:7:23, endln:7:24
      |vpiParent:
      \_port: (o), line:7:23, endln:7:24
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_logic_net: (work@top.o), line:7:23, endln:7:24
    |vpiTypedef:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_port: (o), line:7:23, endln:7:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:7:19, endln:7:22
  |vpiRefModule:
  \_ref_module: work@sw_test_status_if (u_sw), line:8:22, endln:8:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiName:u_sw
    |vpiDefName:work@sw_test_status_if
    |vpiActual:
    \_interface_inst: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
    |vpiPort:
    \_port: (x), line:8:27, endln:8:32
      |vpiParent:
      \_ref_module: work@sw_test_status_if (u_sw), line:8:22, endln:8:26
      |vpiName:x
      |vpiHighConn:
      \_ref_obj: (work@top.u_sw.x.o), line:8:30, endln:8:31
        |vpiParent:
        \_port: (x), line:8:27, endln:8:32
        |vpiName:o
        |vpiFullName:work@top.u_sw.x.o
        |vpiActual:
        \_logic_net: (work@top.o), line:7:23, endln:7:24
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:7:23, endln:7:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiTypespec:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_int_var: (work@top.o), line:7:23, endln:7:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:7:19, endln:7:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:7:23, endln:7:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:7:23, endln:7:24
      |vpiParent:
      \_port: (o), line:7:23, endln:7:24
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:7:23, endln:7:24
    |vpiTypedef:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_port: (o), line:7:23, endln:7:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:7:19, endln:7:22
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
  |vpiInterface:
  \_interface_inst: work@sw_test_status_if (work@top.u_sw), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:8:4, endln:8:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiName:u_sw
    |vpiFullName:work@top.u_sw
    |vpiVariables:
    \_int_var: (work@top.u_sw.x), line:1:40, endln:1:41
      |vpiParent:
      \_interface_inst: work@sw_test_status_if (work@top.u_sw), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:8:4, endln:8:34
      |vpiTypespec:
      \_ref_obj: (work@top.u_sw.x)
        |vpiParent:
        \_int_var: (work@top.u_sw.x), line:1:40, endln:1:41
        |vpiFullName:work@top.u_sw.x
        |vpiActual:
        \_int_typespec: , line:1:36, endln:1:39
      |vpiName:x
      |vpiFullName:work@top.u_sw.x
      |vpiSigned:1
      |vpiVisibility:1
    |vpiDefName:work@sw_test_status_if
    |vpiDefFile:${SURELOG_DIR}/tests/InterfAlways/dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiProcess:
    \_always: , line:2:4, endln:4:7
    |vpiPort:
    \_port: (x), line:1:40, endln:1:41
      |vpiParent:
      \_interface_inst: work@sw_test_status_if (work@top.u_sw), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:8:4, endln:8:34
      |vpiName:x
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o), line:8:30, endln:8:31
        |vpiParent:
        \_port: (x), line:1:40, endln:1:41
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiActual:
        \_int_var: (work@top.o), line:7:23, endln:7:24
      |vpiLowConn:
      \_ref_obj: (work@top.u_sw.x), line:8:28, endln:8:29
        |vpiParent:
        \_port: (x), line:1:40, endln:1:41
        |vpiName:x
        |vpiFullName:work@top.u_sw.x
        |vpiActual:
        \_int_var: (work@top.u_sw.x), line:1:40, endln:1:41
      |vpiTypedef:
      \_ref_obj: (work@top.u_sw.x)
        |vpiParent:
        \_port: (x), line:1:40, endln:1:41
        |vpiFullName:work@top.u_sw.x
        |vpiActual:
        \_int_typespec: , line:1:36, endln:1:39
\_weaklyReferenced:
\_int_typespec: , line:7:19, endln:7:22
  |vpiSigned:1
\_int_typespec: , line:7:19, endln:7:22
  |vpiParent:
  \_int_var: (work@top.o), line:7:23, endln:7:24
  |vpiSigned:1
\_int_typespec: , line:1:36, endln:1:39
  |vpiSigned:1
\_int_typespec: , line:1:36, endln:1:39
  |vpiParent:
  \_int_var: (work@top.u_sw.x), line:1:40, endln:1:41
  |vpiSigned:1
\_int_typespec: , line:7:19, endln:7:22
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/InterfAlways/dut.sv | ${SURELOG_DIR}/build/regression/InterfAlways/roundtrip/dut_000.sv | 3 | 9 |