

================================================================
== Vitis HLS Report for 'store_result'
================================================================
* Date:           Sat Sep 27 23:14:46 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.503 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_wr  |      768|      768|         2|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MatMul.cpp:66]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_stream, void @empty_65, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.39ns)   --->   "%store_ln66 = store i10 0, i10 %i" [kernel_MatMul.cpp:66]   --->   Operation 7 'store' 'store_ln66' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc" [kernel_MatMul.cpp:66]   --->   Operation 8 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [kernel_MatMul.cpp:66]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.71ns)   --->   "%add_ln66 = add i10 %i_1, i10 1" [kernel_MatMul.cpp:66]   --->   Operation 10 'add' 'add_ln66' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "%icmp_ln66 = icmp_eq  i10 %i_1, i10 768" [kernel_MatMul.cpp:66]   --->   Operation 11 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc.split, void %for.end" [kernel_MatMul.cpp:66]   --->   Operation 12 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i10 %i_1" [kernel_MatMul.cpp:66]   --->   Operation 13 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_1, i32 3, i32 9" [kernel_MatMul.cpp:66]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.36ns)   --->   "%switch_ln69 = switch i3 %trunc_ln66, void %arrayidx1.case.7, i3 0, void %arrayidx1.case.0, i3 1, void %arrayidx1.case.1, i3 2, void %arrayidx1.case.2, i3 3, void %arrayidx1.case.3, i3 4, void %arrayidx1.case.4, i3 5, void %arrayidx1.case.5, i3 6, void %arrayidx1.case.6" [kernel_MatMul.cpp:69]   --->   Operation 15 'switch' 'switch_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.36>
ST_1 : Operation 16 [1/1] (0.39ns)   --->   "%store_ln66 = store i10 %add_ln66, i10 %i" [kernel_MatMul.cpp:66]   --->   Operation 16 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.39>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc" [kernel_MatMul.cpp:66]   --->   Operation 17 'br' 'br_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.28ns)   --->   "%ret_ln71 = ret" [kernel_MatMul.cpp:71]   --->   Operation 65 'ret' 'ret_ln71' <Predicate = (icmp_ln66)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113" [kernel_MatMul.cpp:67]   --->   Operation 18 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MatMul.cpp:68]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_111" [kernel_MatMul.cpp:66]   --->   Operation 20 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i7 %lshr_ln" [kernel_MatMul.cpp:66]   --->   Operation 21 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_result_stream_read = muxlogic"   --->   Operation 22 'muxlogic' 'muxLogicFIFOCE_to_result_stream_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] ( I:0.98ns O:0.09ns )   --->   "%result_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %result_stream" [kernel_MatMul.cpp:69]   --->   Operation 23 'read' 'result_stream_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %result_stream_read" [kernel_MatMul.cpp:69]   --->   Operation 24 'bitcast' 'bitcast_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln66" [kernel_MatMul.cpp:69]   --->   Operation 25 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln66" [kernel_MatMul.cpp:69]   --->   Operation 26 'getelementptr' 'out_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln66" [kernel_MatMul.cpp:69]   --->   Operation 27 'getelementptr' 'out_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln66" [kernel_MatMul.cpp:69]   --->   Operation 28 'getelementptr' 'out_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_4_addr = getelementptr i32 %out_4, i64 0, i64 %zext_ln66" [kernel_MatMul.cpp:69]   --->   Operation 29 'getelementptr' 'out_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_5_addr = getelementptr i32 %out_5, i64 0, i64 %zext_ln66" [kernel_MatMul.cpp:69]   --->   Operation 30 'getelementptr' 'out_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%out_6_addr = getelementptr i32 %out_6, i64 0, i64 %zext_ln66" [kernel_MatMul.cpp:69]   --->   Operation 31 'getelementptr' 'out_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_7_addr = getelementptr i32 %out_7, i64 0, i64 %zext_ln66" [kernel_MatMul.cpp:69]   --->   Operation 32 'getelementptr' 'out_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69"   --->   Operation 33 'muxlogic' 'muxLogicRAMData_to_store_ln69' <Predicate = (trunc_ln66 == 6)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_6_addr"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_store_ln69' <Predicate = (trunc_ln66 == 6)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln69 = store i32 %bitcast_ln69, i7 %out_6_addr" [kernel_MatMul.cpp:69]   --->   Operation 35 'store' 'store_ln69' <Predicate = (trunc_ln66 == 6)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx1.exit" [kernel_MatMul.cpp:69]   --->   Operation 36 'br' 'br_ln69' <Predicate = (trunc_ln66 == 6)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69"   --->   Operation 37 'muxlogic' 'muxLogicRAMData_to_store_ln69' <Predicate = (trunc_ln66 == 5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_5_addr"   --->   Operation 38 'muxlogic' 'muxLogicRAMAddr_to_store_ln69' <Predicate = (trunc_ln66 == 5)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln69 = store i32 %bitcast_ln69, i7 %out_5_addr" [kernel_MatMul.cpp:69]   --->   Operation 39 'store' 'store_ln69' <Predicate = (trunc_ln66 == 5)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx1.exit" [kernel_MatMul.cpp:69]   --->   Operation 40 'br' 'br_ln69' <Predicate = (trunc_ln66 == 5)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69"   --->   Operation 41 'muxlogic' 'muxLogicRAMData_to_store_ln69' <Predicate = (trunc_ln66 == 4)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_4_addr"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_store_ln69' <Predicate = (trunc_ln66 == 4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln69 = store i32 %bitcast_ln69, i7 %out_4_addr" [kernel_MatMul.cpp:69]   --->   Operation 43 'store' 'store_ln69' <Predicate = (trunc_ln66 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx1.exit" [kernel_MatMul.cpp:69]   --->   Operation 44 'br' 'br_ln69' <Predicate = (trunc_ln66 == 4)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69"   --->   Operation 45 'muxlogic' 'muxLogicRAMData_to_store_ln69' <Predicate = (trunc_ln66 == 3)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_3_addr"   --->   Operation 46 'muxlogic' 'muxLogicRAMAddr_to_store_ln69' <Predicate = (trunc_ln66 == 3)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln69 = store i32 %bitcast_ln69, i7 %out_3_addr" [kernel_MatMul.cpp:69]   --->   Operation 47 'store' 'store_ln69' <Predicate = (trunc_ln66 == 3)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx1.exit" [kernel_MatMul.cpp:69]   --->   Operation 48 'br' 'br_ln69' <Predicate = (trunc_ln66 == 3)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69"   --->   Operation 49 'muxlogic' 'muxLogicRAMData_to_store_ln69' <Predicate = (trunc_ln66 == 2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_2_addr"   --->   Operation 50 'muxlogic' 'muxLogicRAMAddr_to_store_ln69' <Predicate = (trunc_ln66 == 2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln69 = store i32 %bitcast_ln69, i7 %out_2_addr" [kernel_MatMul.cpp:69]   --->   Operation 51 'store' 'store_ln69' <Predicate = (trunc_ln66 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx1.exit" [kernel_MatMul.cpp:69]   --->   Operation 52 'br' 'br_ln69' <Predicate = (trunc_ln66 == 2)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69"   --->   Operation 53 'muxlogic' 'muxLogicRAMData_to_store_ln69' <Predicate = (trunc_ln66 == 1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_1_addr"   --->   Operation 54 'muxlogic' 'muxLogicRAMAddr_to_store_ln69' <Predicate = (trunc_ln66 == 1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln69 = store i32 %bitcast_ln69, i7 %out_1_addr" [kernel_MatMul.cpp:69]   --->   Operation 55 'store' 'store_ln69' <Predicate = (trunc_ln66 == 1)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx1.exit" [kernel_MatMul.cpp:69]   --->   Operation 56 'br' 'br_ln69' <Predicate = (trunc_ln66 == 1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69"   --->   Operation 57 'muxlogic' 'muxLogicRAMData_to_store_ln69' <Predicate = (trunc_ln66 == 0)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_0_addr"   --->   Operation 58 'muxlogic' 'muxLogicRAMAddr_to_store_ln69' <Predicate = (trunc_ln66 == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln69 = store i32 %bitcast_ln69, i7 %out_0_addr" [kernel_MatMul.cpp:69]   --->   Operation 59 'store' 'store_ln69' <Predicate = (trunc_ln66 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx1.exit" [kernel_MatMul.cpp:69]   --->   Operation 60 'br' 'br_ln69' <Predicate = (trunc_ln66 == 0)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69"   --->   Operation 61 'muxlogic' 'muxLogicRAMData_to_store_ln69' <Predicate = (trunc_ln66 == 7)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_7_addr"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_store_ln69' <Predicate = (trunc_ln66 == 7)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln69 = store i32 %bitcast_ln69, i7 %out_7_addr" [kernel_MatMul.cpp:69]   --->   Operation 63 'store' 'store_ln69' <Predicate = (trunc_ln66 == 7)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx1.exit" [kernel_MatMul.cpp:69]   --->   Operation 64 'br' 'br_ln69' <Predicate = (trunc_ln66 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                    (alloca           ) [ 010]
specinterface_ln0                    (specinterface    ) [ 000]
store_ln66                           (store            ) [ 000]
br_ln66                              (br               ) [ 000]
i_1                                  (load             ) [ 000]
add_ln66                             (add              ) [ 000]
icmp_ln66                            (icmp             ) [ 010]
br_ln66                              (br               ) [ 000]
trunc_ln66                           (trunc            ) [ 011]
lshr_ln                              (partselect       ) [ 011]
switch_ln69                          (switch           ) [ 000]
store_ln66                           (store            ) [ 000]
br_ln66                              (br               ) [ 000]
specpipeline_ln67                    (specpipeline     ) [ 000]
speclooptripcount_ln68               (speclooptripcount) [ 000]
specloopname_ln66                    (specloopname     ) [ 000]
zext_ln66                            (zext             ) [ 000]
muxLogicFIFOCE_to_result_stream_read (muxlogic         ) [ 000]
result_stream_read                   (read             ) [ 000]
bitcast_ln69                         (bitcast          ) [ 000]
out_0_addr                           (getelementptr    ) [ 000]
out_1_addr                           (getelementptr    ) [ 000]
out_2_addr                           (getelementptr    ) [ 000]
out_3_addr                           (getelementptr    ) [ 000]
out_4_addr                           (getelementptr    ) [ 000]
out_5_addr                           (getelementptr    ) [ 000]
out_6_addr                           (getelementptr    ) [ 000]
out_7_addr                           (getelementptr    ) [ 000]
muxLogicRAMData_to_store_ln69        (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln69        (muxlogic         ) [ 000]
store_ln69                           (store            ) [ 000]
br_ln69                              (br               ) [ 000]
muxLogicRAMData_to_store_ln69        (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln69        (muxlogic         ) [ 000]
store_ln69                           (store            ) [ 000]
br_ln69                              (br               ) [ 000]
muxLogicRAMData_to_store_ln69        (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln69        (muxlogic         ) [ 000]
store_ln69                           (store            ) [ 000]
br_ln69                              (br               ) [ 000]
muxLogicRAMData_to_store_ln69        (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln69        (muxlogic         ) [ 000]
store_ln69                           (store            ) [ 000]
br_ln69                              (br               ) [ 000]
muxLogicRAMData_to_store_ln69        (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln69        (muxlogic         ) [ 000]
store_ln69                           (store            ) [ 000]
br_ln69                              (br               ) [ 000]
muxLogicRAMData_to_store_ln69        (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln69        (muxlogic         ) [ 000]
store_ln69                           (store            ) [ 000]
br_ln69                              (br               ) [ 000]
muxLogicRAMData_to_store_ln69        (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln69        (muxlogic         ) [ 000]
store_ln69                           (store            ) [ 000]
br_ln69                              (br               ) [ 000]
muxLogicRAMData_to_store_ln69        (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln69        (muxlogic         ) [ 000]
store_ln69                           (store            ) [ 000]
br_ln69                              (br               ) [ 000]
ret_ln71                             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="result_stream">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_stream"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_113"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_111"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="result_stream_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_stream_read/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="out_0_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="out_1_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="7" slack="0"/>
<pin id="91" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_1_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="out_2_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_2_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="out_3_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="7" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_3_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_4_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_4_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="out_5_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_5_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_6_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_6_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="out_7_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_7_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln69_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln69_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln69_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln69_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln69_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln69_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln69_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln69_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln69/2 muxLogicRAMData_to_store_ln69/2 muxLogicRAMData_to_store_ln69/2 muxLogicRAMData_to_store_ln69/2 muxLogicRAMData_to_store_ln69/2 muxLogicRAMData_to_store_ln69/2 muxLogicRAMData_to_store_ln69/2 muxLogicRAMData_to_store_ln69/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln66_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="10" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_1_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln66_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln66_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="9" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln66_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="lshr_ln_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="0" index="1" bw="10" slack="0"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="0" index="3" bw="5" slack="0"/>
<pin id="216" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="switch_ln69_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="0" index="3" bw="3" slack="0"/>
<pin id="226" dir="0" index="4" bw="3" slack="0"/>
<pin id="227" dir="0" index="5" bw="3" slack="0"/>
<pin id="228" dir="0" index="6" bw="3" slack="0"/>
<pin id="229" dir="0" index="7" bw="2" slack="0"/>
<pin id="230" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln69/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln66_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="10" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln66_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="muxLogicFIFOCE_to_result_stream_read_fu_255">
<pin_list>
<pin id="256" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_result_stream_read/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="bitcast_ln69_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln69/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="muxLogicRAMAddr_to_store_ln69_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln69/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="muxLogicRAMAddr_to_store_ln69_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln69/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="muxLogicRAMAddr_to_store_ln69_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln69/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="muxLogicRAMAddr_to_store_ln69_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln69/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="muxLogicRAMAddr_to_store_ln69_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln69/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="muxLogicRAMAddr_to_store_ln69_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln69/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="muxLogicRAMAddr_to_store_ln69_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln69/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="muxLogicRAMAddr_to_store_ln69_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln69/2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="312" class="1005" name="trunc_ln66_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln66 "/>
</bind>
</comp>

<comp id="316" class="1005" name="lshr_ln_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="1"/>
<pin id="318" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="66" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="68" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="68" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="68" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="68" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="68" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="122" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="115" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="108" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="101" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="94" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="87" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="80" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="129" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="192" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="192" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="192" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="231"><net_src comp="207" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="221" pin=4"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="221" pin=5"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="221" pin=6"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="221" pin=7"/></net>

<net id="243"><net_src comp="195" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="260"><net_src comp="74" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="268"><net_src comp="257" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="269"><net_src comp="257" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="273"><net_src comp="122" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="115" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="108" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="101" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="94" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="87" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="80" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="129" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="70" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="315"><net_src comp="207" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="211" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="244" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0 | {2 }
	Port: out_1 | {2 }
	Port: out_2 | {2 }
	Port: out_3 | {2 }
	Port: out_4 | {2 }
	Port: out_5 | {2 }
	Port: out_6 | {2 }
	Port: out_7 | {2 }
 - Input state : 
	Port: store_result : result_stream | {2 }
  - Chain level:
	State 1
		store_ln66 : 1
		i_1 : 1
		add_ln66 : 2
		icmp_ln66 : 2
		br_ln66 : 3
		trunc_ln66 : 2
		lshr_ln : 2
		switch_ln69 : 3
		store_ln66 : 3
	State 2
		out_0_addr : 1
		out_1_addr : 1
		out_2_addr : 1
		out_3_addr : 1
		out_4_addr : 1
		out_5_addr : 1
		out_6_addr : 1
		out_7_addr : 1
		muxLogicRAMData_to_store_ln69 : 1
		muxLogicRAMAddr_to_store_ln69 : 2
		store_ln69 : 1
		muxLogicRAMData_to_store_ln69 : 1
		muxLogicRAMAddr_to_store_ln69 : 2
		store_ln69 : 1
		muxLogicRAMData_to_store_ln69 : 1
		muxLogicRAMAddr_to_store_ln69 : 2
		store_ln69 : 1
		muxLogicRAMData_to_store_ln69 : 1
		muxLogicRAMAddr_to_store_ln69 : 2
		store_ln69 : 1
		muxLogicRAMData_to_store_ln69 : 1
		muxLogicRAMAddr_to_store_ln69 : 2
		store_ln69 : 1
		muxLogicRAMData_to_store_ln69 : 1
		muxLogicRAMAddr_to_store_ln69 : 2
		store_ln69 : 1
		muxLogicRAMData_to_store_ln69 : 1
		muxLogicRAMAddr_to_store_ln69 : 2
		store_ln69 : 1
		muxLogicRAMData_to_store_ln69 : 1
		muxLogicRAMAddr_to_store_ln69 : 2
		store_ln69 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|    add   |               add_ln66_fu_195               |    0    |    10   |
|----------|---------------------------------------------|---------|---------|
|   icmp   |               icmp_ln66_fu_201              |    0    |    4    |
|----------|---------------------------------------------|---------|---------|
|   read   |        result_stream_read_read_fu_74        |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |                  grp_fu_184                 |    0    |    0    |
|          | muxLogicFIFOCE_to_result_stream_read_fu_255 |    0    |    0    |
|          |     muxLogicRAMAddr_to_store_ln69_fu_270    |    0    |    0    |
|          |     muxLogicRAMAddr_to_store_ln69_fu_274    |    0    |    0    |
| muxlogic |     muxLogicRAMAddr_to_store_ln69_fu_278    |    0    |    0    |
|          |     muxLogicRAMAddr_to_store_ln69_fu_282    |    0    |    0    |
|          |     muxLogicRAMAddr_to_store_ln69_fu_286    |    0    |    0    |
|          |     muxLogicRAMAddr_to_store_ln69_fu_290    |    0    |    0    |
|          |     muxLogicRAMAddr_to_store_ln69_fu_294    |    0    |    0    |
|          |     muxLogicRAMAddr_to_store_ln69_fu_298    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |              trunc_ln66_fu_207              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|partselect|                lshr_ln_fu_211               |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|  switch  |              switch_ln69_fu_221             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   zext   |               zext_ln66_fu_244              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |    14   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_302    |   10   |
|  lshr_ln_reg_316 |    7   |
|trunc_ln66_reg_312|    3   |
+------------------+--------+
|       Total      |   20   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   20   |    -   |
+-----------+--------+--------+
|   Total   |   20   |   14   |
+-----------+--------+--------+
