DECL|CMSDK_AHB|enumerator|CMSDK_AHB = 0,
DECL|CMSDK_APB|enumerator|CMSDK_APB,
DECL|SOC_ACTIVE|enumerator|SOC_ACTIVE = 0,
DECL|SOC_DEEPSLEEP|enumerator|SOC_DEEPSLEEP,
DECL|SOC_SLEEP|enumerator|SOC_SLEEP,
DECL|ZEPHYR_INCLUDE_DRIVERS_CLOCK_CONTROL_ARM_CLOCK_CONTROL_H_|macro|ZEPHYR_INCLUDE_DRIVERS_CLOCK_CONTROL_ARM_CLOCK_CONTROL_H_
DECL|arm_bus_type_t|enum|enum arm_bus_type_t {
DECL|arm_clock_control_t|struct|struct arm_clock_control_t {
DECL|arm_soc_state_t|enum|enum arm_soc_state_t {
DECL|bus|member|enum arm_bus_type_t bus;
DECL|device|member|u32_t device;
DECL|state|member|enum arm_soc_state_t state;
