Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc6vlx75t-3-ff484

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\pa1038-DO NOT DELETE\simon_32_64\top_module.vhd" into library work
Parsing entity <top_module>.
Parsing architecture <Behavioral> of entity <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_module> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "D:\pa1038-DO NOT DELETE\simon_32_64\top_module.vhd" Line 45: Using initial value "11111010001001010110000111001101" for z since it is never assigned

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "D:\pa1038-DO NOT DELETE\simon_32_64\top_module.vhd".
WARNING:Xst:647 - Input <d> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <keys_filled>.
    Found 1-bit register for signal <en>.
    Found 64-bit register for signal <currKeys>.
    Found 16-bit register for signal <keys<0>>.
    Found 32-bit register for signal <q>.
    Found 5-bit adder for signal <state[4]_GND_4_o_add_1_OUT> created at line 69.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 119 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <top_module> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 2
 16-bit register                                       : 1
 32-bit register                                       : 1
 5-bit register                                        : 1
 64-bit register                                       : 1
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 16
 5-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 7
 16-bit xor2                                           : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_6> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_7> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_8> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_9> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_10> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_11> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_12> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_13> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_14> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_15> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <top_module>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
Unit <top_module> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 114
 Flip-Flops                                            : 114
# Multiplexers                                         : 80
 1-bit 2-to-1 multiplexer                              : 80
# Xors                                                 : 7
 16-bit xor2                                           : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_6> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_7> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_8> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_9> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_10> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_11> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_12> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_13> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_14> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <q_15> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 108
 Flip-Flops                                            : 108

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 112
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 5
#      LUT3                        : 3
#      LUT4                        : 1
#      LUT5                        : 81
#      LUT6                        : 19
# FlipFlops/Latches                : 108
#      FDCE                        : 6
#      FDE                         : 101
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 97
#      IBUF                        : 65
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             108  out of  93120     0%  
 Number of Slice LUTs:                  111  out of  46560     0%  
    Number used as Logic:               111  out of  46560     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    131
   Number with an unused Flip Flop:      23  out of    131    17%  
   Number with an unused LUT:            20  out of    131    15%  
   Number of fully used LUT-FF pairs:    88  out of    131    67%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                         131
 Number of bonded IOBs:                  98  out of    240    40%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 108   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.551ns (Maximum Frequency: 644.953MHz)
   Minimum input arrival time before clock: 1.449ns
   Maximum output required time after clock: 0.562ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.551ns (frequency: 644.953MHz)
  Total number of paths / destination ports: 607 / 216
-------------------------------------------------------------------------
Delay:               1.551ns (Levels of Logic = 2)
  Source:            keys_filled (FF)
  Destination:       keys_0_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: keys_filled to keys_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.280   0.371  keys_filled (keys_filled)
     LUT3:I1->O           16   0.053   0.365  _n0952_inv_SW0 (N01)
     LUT6:I5->O            1   0.053   0.279  _n0952_inv (_n0952_inv)
     FDE:CE                    0.149          keys_0_0
    ----------------------------------------
    Total                      1.551ns (0.535ns logic, 1.015ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 172 / 109
-------------------------------------------------------------------------
Offset:              1.449ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       keys_0_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to keys_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            73   0.003   0.546  rst_IBUF (rst_IBUF)
     LUT3:I0->O           16   0.053   0.365  _n0952_inv_SW0 (N01)
     LUT6:I5->O            1   0.053   0.279  _n0952_inv (_n0952_inv)
     FDE:CE                    0.149          keys_0_0
    ----------------------------------------
    Total                      1.449ns (0.258ns logic, 1.191ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              0.562ns (Levels of Logic = 1)
  Source:            q_31 (FF)
  Destination:       q<31> (PAD)
  Source Clock:      clk rising

  Data Path: q_31 to q<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.280   0.279  q_31 (q_31)
     OBUF:I->O                 0.003          q_31_OBUF (q<31>)
    ----------------------------------------
    Total                      0.562ns (0.283ns logic, 0.279ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.551|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.22 secs
 
--> 

Total memory usage is 322668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    0 (   0 filtered)

