# AND_GATE_iverilog_tool
This repository features a fundamental AND gate implementation in Verilog. It includes both the Verilog code and a testbench to validate its functionality. Iâ€™ve utilized Icarus Verilog (iverilog) for compiling and GTKWave for visualizing the simulation results. 
