<stg><name>mcalcE</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16">
<![CDATA[
.preheader.preheader_ifconv:1  %Lam_tabe_0_load = load i16* @Lam_tabe_0, align 2

]]></Node>
<StgValue><ssdm name="Lam_tabe_0_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="16">
<![CDATA[
.preheader.preheader_ifconv:2  %tmp_622 = trunc i16 %Lam_tabe_0_load to i12

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16">
<![CDATA[
.preheader.preheader_ifconv:3  %Peta_tabe_0_load = load i16* @Peta_tabe_0, align 2

]]></Node>
<StgValue><ssdm name="Peta_tabe_0_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="16">
<![CDATA[
.preheader.preheader_ifconv:4  %tmp_623 = trunc i16 %Peta_tabe_0_load to i12

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:5  %vArg_V = sub i12 %tmp_623, %tmp_622

]]></Node>
<StgValue><ssdm name="vArg_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:6  %tmp_624 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %vArg_V, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:7  %vArg_V_3 = sub i12 0, %vArg_V

]]></Node>
<StgValue><ssdm name="vArg_V_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader_ifconv:8  %p_s = select i1 %tmp_624, i12 %vArg_V_3, i12 %vArg_V

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:9  %tmp_556 = icmp sgt i12 %p_s, 126

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:10  %tmp_557 = icmp sgt i12 %p_s, 62

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:11  %tmp_558 = icmp sgt i12 %p_s, 30

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:12  %tmp_559 = icmp sgt i12 %p_s, 14

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:13  %tmp_560 = icmp sgt i12 %p_s, 6

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:14  %tmp_561 = icmp sgt i12 %p_s, 2

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16">
<![CDATA[
.preheader.preheader_ifconv:32  %Lam_tabe_1_load = load i16* @Lam_tabe_1, align 2

]]></Node>
<StgValue><ssdm name="Lam_tabe_1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="16">
<![CDATA[
.preheader.preheader_ifconv:33  %tmp_625 = trunc i16 %Lam_tabe_1_load to i12

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
.preheader.preheader_ifconv:34  %Peta_tabe_1_load = load i16* @Peta_tabe_1, align 2

]]></Node>
<StgValue><ssdm name="Peta_tabe_1_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="16">
<![CDATA[
.preheader.preheader_ifconv:35  %tmp_626 = trunc i16 %Peta_tabe_1_load to i12

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:36  %vArg_V_1 = sub i12 %tmp_626, %tmp_625

]]></Node>
<StgValue><ssdm name="vArg_V_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:37  %tmp_627 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %vArg_V_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:38  %vArg_V_3_1 = sub i12 0, %vArg_V_1

]]></Node>
<StgValue><ssdm name="vArg_V_3_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader_ifconv:39  %p_1 = select i1 %tmp_627, i12 %vArg_V_3_1, i12 %vArg_V_1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:40  %tmp_1064_1 = icmp sgt i12 %p_1, 126

]]></Node>
<StgValue><ssdm name="tmp_1064_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:41  %tmp_1065_1 = icmp sgt i12 %p_1, 62

]]></Node>
<StgValue><ssdm name="tmp_1065_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:42  %tmp_1066_1 = icmp sgt i12 %p_1, 30

]]></Node>
<StgValue><ssdm name="tmp_1066_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:43  %tmp_1067_1 = icmp sgt i12 %p_1, 14

]]></Node>
<StgValue><ssdm name="tmp_1067_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:44  %tmp_1068_1 = icmp sgt i12 %p_1, 6

]]></Node>
<StgValue><ssdm name="tmp_1068_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:45  %tmp_1069_1 = icmp sgt i12 %p_1, 2

]]></Node>
<StgValue><ssdm name="tmp_1069_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16">
<![CDATA[
.preheader.preheader_ifconv:63  %Lam_tabe_2_load = load i16* @Lam_tabe_2, align 2

]]></Node>
<StgValue><ssdm name="Lam_tabe_2_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="16">
<![CDATA[
.preheader.preheader_ifconv:64  %tmp_628 = trunc i16 %Lam_tabe_2_load to i12

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16">
<![CDATA[
.preheader.preheader_ifconv:65  %Peta_tabe_2_load = load i16* @Peta_tabe_2, align 2

]]></Node>
<StgValue><ssdm name="Peta_tabe_2_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="16">
<![CDATA[
.preheader.preheader_ifconv:66  %tmp_629 = trunc i16 %Peta_tabe_2_load to i12

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:67  %vArg_V_2 = sub i12 %tmp_629, %tmp_628

]]></Node>
<StgValue><ssdm name="vArg_V_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:68  %tmp_630 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %vArg_V_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:69  %vArg_V_3_2 = sub i12 0, %vArg_V_2

]]></Node>
<StgValue><ssdm name="vArg_V_3_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader_ifconv:70  %p_2 = select i1 %tmp_630, i12 %vArg_V_3_2, i12 %vArg_V_2

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:71  %tmp_1064_2 = icmp sgt i12 %p_2, 126

]]></Node>
<StgValue><ssdm name="tmp_1064_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:72  %tmp_1065_2 = icmp sgt i12 %p_2, 62

]]></Node>
<StgValue><ssdm name="tmp_1065_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:73  %tmp_1066_2 = icmp sgt i12 %p_2, 30

]]></Node>
<StgValue><ssdm name="tmp_1066_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:74  %tmp_1067_2 = icmp sgt i12 %p_2, 14

]]></Node>
<StgValue><ssdm name="tmp_1067_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:75  %tmp_1068_2 = icmp sgt i12 %p_2, 6

]]></Node>
<StgValue><ssdm name="tmp_1068_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:76  %tmp_1069_2 = icmp sgt i12 %p_2, 2

]]></Node>
<StgValue><ssdm name="tmp_1069_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader_ifconv:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_561" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader_ifconv:15  %storemerge_cast_cast = select i1 %tmp_556, i3 -1, i3 3

]]></Node>
<StgValue><ssdm name="storemerge_cast_cast"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader_ifconv:16  %sel_tmp = select i1 %tmp_561, i3 %storemerge_cast_cast, i3 1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:17  %sel_tmp_cast = sext i3 %sel_tmp to i7

]]></Node>
<StgValue><ssdm name="sel_tmp_cast"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:18  %sel_tmp1 = xor i1 %tmp_556, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:19  %sel_tmp2 = and i1 %tmp_557, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:20  %sel_tmp6 = xor i1 %tmp_557, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:21  %sel_tmp7 = and i1 %tmp_558, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:22  %sel_tmp3_cast = select i1 %sel_tmp7, i7 31, i7 63

]]></Node>
<StgValue><ssdm name="sel_tmp3_cast"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:23  %tmp = or i1 %sel_tmp7, %sel_tmp2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:24  %sel_tmp8 = select i1 %tmp, i7 %sel_tmp3_cast, i7 %sel_tmp_cast

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:25  %sel_tmp13 = xor i1 %tmp_558, true

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:26  %sel_tmp14 = and i1 %tmp_559, %sel_tmp13

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:27  %sel_tmp22 = xor i1 %tmp_559, true

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:28  %sel_tmp23 = and i1 %tmp_560, %sel_tmp22

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:29  %sel_tmp15_cast = select i1 %sel_tmp23, i7 7, i7 15

]]></Node>
<StgValue><ssdm name="sel_tmp15_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:30  %tmp_562 = or i1 %sel_tmp23, %sel_tmp14

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:31  %lhs_V_34 = select i1 %tmp_562, i7 %sel_tmp15_cast, i7 %sel_tmp8

]]></Node>
<StgValue><ssdm name="lhs_V_34"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_1069_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader_ifconv:46  %storemerge_1_cast_ca = select i1 %tmp_1064_1, i3 -1, i3 3

]]></Node>
<StgValue><ssdm name="storemerge_1_cast_ca"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader_ifconv:47  %sel_tmp25 = select i1 %tmp_1069_1, i3 %storemerge_1_cast_ca, i3 1

]]></Node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:48  %sel_tmp25_cast = sext i3 %sel_tmp25 to i7

]]></Node>
<StgValue><ssdm name="sel_tmp25_cast"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:49  %sel_tmp26 = xor i1 %tmp_1064_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:50  %sel_tmp27 = and i1 %tmp_1065_1, %sel_tmp26

]]></Node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:51  %sel_tmp31 = xor i1 %tmp_1065_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:52  %sel_tmp32 = and i1 %tmp_1066_1, %sel_tmp31

]]></Node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:53  %sel_tmp28_cast = select i1 %sel_tmp32, i7 31, i7 63

]]></Node>
<StgValue><ssdm name="sel_tmp28_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:54  %tmp_563 = or i1 %sel_tmp32, %sel_tmp27

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:55  %sel_tmp33 = select i1 %tmp_563, i7 %sel_tmp28_cast, i7 %sel_tmp25_cast

]]></Node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:56  %sel_tmp38 = xor i1 %tmp_1066_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:57  %sel_tmp39 = and i1 %tmp_1067_1, %sel_tmp38

]]></Node>
<StgValue><ssdm name="sel_tmp39"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:58  %sel_tmp47 = xor i1 %tmp_1067_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp47"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:59  %sel_tmp48 = and i1 %tmp_1068_1, %sel_tmp47

]]></Node>
<StgValue><ssdm name="sel_tmp48"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:60  %sel_tmp40_cast = select i1 %sel_tmp48, i7 7, i7 15

]]></Node>
<StgValue><ssdm name="sel_tmp40_cast"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:61  %tmp_564 = or i1 %sel_tmp48, %sel_tmp39

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:62  %lhs_V = select i1 %tmp_564, i7 %sel_tmp40_cast, i7 %sel_tmp33

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_1069_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader_ifconv:77  %storemerge_2_cast_ca = select i1 %tmp_1064_2, i3 -1, i3 3

]]></Node>
<StgValue><ssdm name="storemerge_2_cast_ca"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader_ifconv:78  %sel_tmp50 = select i1 %tmp_1069_2, i3 %storemerge_2_cast_ca, i3 1

]]></Node>
<StgValue><ssdm name="sel_tmp50"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="3">
<![CDATA[
.preheader.preheader_ifconv:79  %sel_tmp50_cast = sext i3 %sel_tmp50 to i7

]]></Node>
<StgValue><ssdm name="sel_tmp50_cast"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:80  %sel_tmp51 = xor i1 %tmp_1064_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp51"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:81  %sel_tmp52 = and i1 %tmp_1065_2, %sel_tmp51

]]></Node>
<StgValue><ssdm name="sel_tmp52"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:82  %sel_tmp56 = xor i1 %tmp_1065_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp56"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:83  %sel_tmp57 = and i1 %tmp_1066_2, %sel_tmp56

]]></Node>
<StgValue><ssdm name="sel_tmp57"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:84  %sel_tmp53_cast = select i1 %sel_tmp57, i7 31, i7 63

]]></Node>
<StgValue><ssdm name="sel_tmp53_cast"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:85  %tmp_565 = or i1 %sel_tmp57, %sel_tmp52

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:86  %sel_tmp58 = select i1 %tmp_565, i7 %sel_tmp53_cast, i7 %sel_tmp50_cast

]]></Node>
<StgValue><ssdm name="sel_tmp58"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:87  %sel_tmp63 = xor i1 %tmp_1066_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp63"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:88  %sel_tmp64 = and i1 %tmp_1067_2, %sel_tmp63

]]></Node>
<StgValue><ssdm name="sel_tmp64"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:89  %sel_tmp72 = xor i1 %tmp_1067_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp72"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:90  %sel_tmp73 = and i1 %tmp_1068_2, %sel_tmp72

]]></Node>
<StgValue><ssdm name="sel_tmp73"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:91  %sel_tmp65_cast = select i1 %sel_tmp73, i7 7, i7 15

]]></Node>
<StgValue><ssdm name="sel_tmp65_cast"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:92  %tmp_566 = or i1 %sel_tmp73, %sel_tmp64

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:93  %rhs_V = select i1 %tmp_566, i7 %sel_tmp65_cast, i7 %sel_tmp58

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:94  %tmp_s = xor i1 %tmp_627, %tmp_630

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:95  %tmp_567 = xor i1 %tmp_624, %tmp_630

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:96  %tmp_568 = xor i1 %tmp_624, %tmp_627

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader_ifconv:97  %r_V = and i7 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader_ifconv:98  %tmp_995_cast = zext i7 %r_V to i8

]]></Node>
<StgValue><ssdm name="tmp_995_cast"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader_ifconv:99  %mf7 = sub i8 0, %tmp_995_cast

]]></Node>
<StgValue><ssdm name="mf7"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:100  %tmp_569 = select i1 %tmp_s, i8 %tmp_995_cast, i8 %mf7

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:101  %tmp_996_cast = sext i8 %tmp_569 to i16

]]></Node>
<StgValue><ssdm name="tmp_996_cast"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader_ifconv:102  store i16 %tmp_996_cast, i16* @Eta_ans_3_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader_ifconv:103  %r_V_95 = and i7 %lhs_V_34, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader_ifconv:104  %tmp_997_cast = zext i7 %r_V_95 to i8

]]></Node>
<StgValue><ssdm name="tmp_997_cast"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader_ifconv:105  %mf5 = sub i8 0, %tmp_997_cast

]]></Node>
<StgValue><ssdm name="mf5"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:106  %tmp_570 = select i1 %tmp_567, i8 %tmp_997_cast, i8 %mf5

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:107  %tmp_998_cast = sext i8 %tmp_570 to i16

]]></Node>
<StgValue><ssdm name="tmp_998_cast"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader_ifconv:108  store i16 %tmp_998_cast, i16* @Eta_ans_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader_ifconv:109  %r_V_96 = and i7 %lhs_V_34, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader_ifconv:110  %tmp_999_cast = zext i7 %r_V_96 to i8

]]></Node>
<StgValue><ssdm name="tmp_999_cast"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader_ifconv:111  %mf = sub i8 0, %tmp_999_cast

]]></Node>
<StgValue><ssdm name="mf"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:112  %tmp_571 = select i1 %tmp_568, i8 %tmp_999_cast, i8 %mf

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:113  %tmp_1000_cast = sext i8 %tmp_571 to i16

]]></Node>
<StgValue><ssdm name="tmp_1000_cast"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader_ifconv:114  store i16 %tmp_1000_cast, i16* @Eta_ans_3_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
.preheader.preheader_ifconv:115  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
