\hypertarget{atsam_2include_2libchip_2include_2usart_8h}{}\section{bsps/arm/atsam/include/libchip/include/usart.h File Reference}
\label{atsam_2include_2libchip_2include_2usart_8h}\index{bsps/arm/atsam/include/libchip/include/usart.h@{bsps/arm/atsam/include/libchip/include/usart.h}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_af27cef049eb87418f833f81193899d88}{U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+A\+S\+Y\+N\+C\+H\+R\+O\+N\+O\+US}}~(\mbox{\hyperlink{group__SAMV71__USART_ga89f742aa35c144273e5dd30e957fd25e}{U\+S\+\_\+\+M\+R\+\_\+\+C\+H\+R\+L\+\_\+8\+\_\+\+B\+IT}} $\vert$ \mbox{\hyperlink{group__SAMV71__USART_ga46dab6c5f7c5e581d55ee038e2e9de7f}{U\+S\+\_\+\+M\+R\+\_\+\+P\+A\+R\+\_\+\+NO}})
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_aee0e036ac8f3967121716761d60fcc25}\label{atsam_2include_2libchip_2include_2usart_8h_aee0e036ac8f3967121716761d60fcc25}} 
\#define {\bfseries M\+A\+X\+\_\+\+R\+X\+\_\+\+T\+I\+M\+E\+O\+UT}~131071
\item 
\#define \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_ae3e7ce1ee302ade431ad5f8eb99685c4}{U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+I\+R\+DA}}~(\mbox{\hyperlink{group__SAMV71__USART_ga31a11a75994d88501dc4130e7a86d731}{U\+S\+\_\+\+M\+R\+\_\+\+U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+I\+R\+DA}} $\vert$ \mbox{\hyperlink{group__SAMV71__USART_ga89f742aa35c144273e5dd30e957fd25e}{U\+S\+\_\+\+M\+R\+\_\+\+C\+H\+R\+L\+\_\+8\+\_\+\+B\+IT}} $\vert$ \mbox{\hyperlink{group__SAMV71__USART_ga46dab6c5f7c5e581d55ee038e2e9de7f}{U\+S\+\_\+\+M\+R\+\_\+\+P\+A\+R\+\_\+\+NO}} $\vert$ \mbox{\hyperlink{group__SAMV71__USART_ga1b72ab69619b27bc382a63ef45b3ace9}{U\+S\+\_\+\+M\+R\+\_\+\+F\+I\+L\+T\+ER}})
\item 
\#define \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a6f2d00c8dcd41ee61e0f9c8d46a63c5a}{A\+T91\+C\+\_\+\+U\+S\+\_\+\+U\+S\+M\+O\+D\+E\+\_\+\+S\+P\+IM}}~0xE
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_aa289ec1dd613719e77f6dab81e91a54e}\label{atsam_2include_2libchip_2include_2usart_8h_aa289ec1dd613719e77f6dab81e91a54e}} 
\#define {\bfseries U\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+O\+L\+\_\+0}~(0x0$<$$<$16)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_aeff4744abca84dee2c6a20bcc7b545e6}\label{atsam_2include_2libchip_2include_2usart_8h_aeff4744abca84dee2c6a20bcc7b545e6}} 
\#define {\bfseries U\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+H\+A\+\_\+0}~(0x0$<$$<$8)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a12387e210db8d6c20b9d86851ee389cf}\label{atsam_2include_2libchip_2include_2usart_8h_a12387e210db8d6c20b9d86851ee389cf}} 
\#define {\bfseries U\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+O\+L\+\_\+1}~(0x1$<$$<$16)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a1f27ad2f963ac5d3942c0b82a6bc75e6}\label{atsam_2include_2libchip_2include_2usart_8h_a1f27ad2f963ac5d3942c0b82a6bc75e6}} 
\#define {\bfseries U\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+H\+A\+\_\+1}~(0x1$<$$<$8)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a479aadf555be76b3988d63c9cd59a0a0}\label{atsam_2include_2libchip_2include_2usart_8h_a479aadf555be76b3988d63c9cd59a0a0}} 
\#define {\bfseries U\+S\+\_\+\+S\+P\+I\+\_\+\+B\+P\+M\+O\+D\+E\+\_\+0}~(U\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+O\+L\+\_\+0$\vert$U\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+H\+A\+\_\+1)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a07a5b9e05891a040155161cba3631655}\label{atsam_2include_2libchip_2include_2usart_8h_a07a5b9e05891a040155161cba3631655}} 
\#define {\bfseries U\+S\+\_\+\+S\+P\+I\+\_\+\+B\+P\+M\+O\+D\+E\+\_\+1}~(U\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+O\+L\+\_\+0$\vert$U\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+H\+A\+\_\+0)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_adb9a863a1f22fb913e6cb7f37b32ec3e}\label{atsam_2include_2libchip_2include_2usart_8h_adb9a863a1f22fb913e6cb7f37b32ec3e}} 
\#define {\bfseries U\+S\+\_\+\+S\+P\+I\+\_\+\+B\+P\+M\+O\+D\+E\+\_\+2}~(U\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+O\+L\+\_\+1$\vert$U\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+H\+A\+\_\+1)
\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_ad04d9779305fc19a048d03ca952a0364}\label{atsam_2include_2libchip_2include_2usart_8h_ad04d9779305fc19a048d03ca952a0364}} 
\#define {\bfseries U\+S\+\_\+\+S\+P\+I\+\_\+\+B\+P\+M\+O\+D\+E\+\_\+3}~(U\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+O\+L\+\_\+1$\vert$U\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+H\+A\+\_\+0)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a6280c3578315c2a06e1857b7dca0c1be}{U\+S\+A\+R\+T\+\_\+\+Configure}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$p\+Usart, uint32\+\_\+t mode, uint32\+\_\+t baudrate, uint32\+\_\+t master\+Clock)
\begin{DoxyCompactList}\small\item\em Configures an U\+S\+A\+RT peripheral with the specified parameters. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a2c462751711f86351d7f6503ff6c2063}{U\+S\+A\+R\+T\+\_\+\+Set\+Baudrate}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$p\+Usart, uint8\+\_\+t Over\+Samp, uint32\+\_\+t baudrate, uint32\+\_\+t master\+Clock)
\begin{DoxyCompactList}\small\item\em Configures an U\+S\+A\+RT baudrate. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a02636838445be4a9a09aaa320567d666}{U\+S\+A\+R\+T\+\_\+\+Get\+Status}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart)
\begin{DoxyCompactList}\small\item\em Get present status. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_ae2451d0cf9cc3558d7995d558f0527dc}{U\+S\+A\+R\+T\+\_\+\+Reset\+Rx}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$p\+Usart)
\begin{DoxyCompactList}\small\item\em Resets or disables the Receiver of an U\+S\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_afbe4736584da2a8fbe2cd1d66567aa21}{U\+S\+A\+R\+T\+\_\+\+Reset\+Tx}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$p\+Usart)
\begin{DoxyCompactList}\small\item\em resets and disables the transmitter of an U\+S\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a7cefc761ba2532430bc1fdd734cae76e}{U\+S\+A\+R\+T\+\_\+\+Enable\+Tx}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$p\+Usart)
\begin{DoxyCompactList}\small\item\em Enables the transmitter of an U\+S\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_af5e161fbea5927507473f4fc257b481d}{U\+S\+A\+R\+T\+\_\+\+Enable\+Rx}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$p\+Usart)
\begin{DoxyCompactList}\small\item\em Enables the Receiver of an U\+S\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a1bab2f603811a65889918c56b6c8c4a2}{U\+S\+A\+R\+T\+\_\+\+Disable\+Rx}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$p\+Usart)
\begin{DoxyCompactList}\small\item\em Disables the Receiver of an U\+S\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_abc481556ca791aac3310b5ffb31ec850}{U\+S\+A\+R\+T\+\_\+\+Disable\+Tx}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$p\+Usart)
\begin{DoxyCompactList}\small\item\em Disables the transmitter of an U\+S\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_aa7360fa2d1dbee570c3adefe6efaf873}{U\+S\+A\+R\+T\+\_\+\+Enable\+It}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart, uint32\+\_\+t mode)
\begin{DoxyCompactList}\small\item\em Enable interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a8ff26bcf6b452fb6a979d47b4bbb0bd8}{U\+S\+A\+R\+T\+\_\+\+Disable\+It}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart, uint32\+\_\+t mode)
\begin{DoxyCompactList}\small\item\em Disable interrupt. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a978ff27f5cc5f033dcd5bf7a9a71dbcd}{U\+S\+A\+R\+T\+\_\+\+Get\+It\+Mask}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart)
\begin{DoxyCompactList}\small\item\em Return interrupt mask. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a18a00bc79be656904ce8c7043f4c6d19}{U\+S\+A\+R\+T\+\_\+\+Set\+Transmitter\+Enabled}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart, uint8\+\_\+t enabled)
\begin{DoxyCompactList}\small\item\em Enables or disables the transmitter of an U\+S\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a246df8753ea10e0ac19913c1dac062fb}{U\+S\+A\+R\+T\+\_\+\+Set\+Receiver\+Enabled}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart, uint8\+\_\+t enabled)
\begin{DoxyCompactList}\small\item\em Enables or disables the receiver of an U\+S\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a1f9c6f1c6f5776df66022ede3667e908}{U\+S\+A\+R\+T\+\_\+\+Set\+R\+T\+S\+Enabled}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart, uint8\+\_\+t enabled)
\begin{DoxyCompactList}\small\item\em Enables or disables the Request To Send (R\+TS) of an U\+S\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a863e6a2ce2e4fc81dd3d008d231143e2}{U\+S\+A\+R\+T\+\_\+\+Write}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart, uint16\+\_\+t data, volatile uint32\+\_\+t time\+Out)
\begin{DoxyCompactList}\small\item\em Sends one packet of data through the specified U\+S\+A\+RT peripheral. This function operates synchronously, so it only returns when the data has been actually sent. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_ac7360162f07a0b42c59bc94e0ce3e475}{U\+S\+A\+R\+T\+\_\+\+Read}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart, volatile uint32\+\_\+t time\+Out)
\begin{DoxyCompactList}\small\item\em Reads and return a packet of data on the specified U\+S\+A\+RT peripheral. This function operates asynchronously, so it waits until some data has been received. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a5d6f0dbab1e2c60024fdb58e71eb5ad2}{U\+S\+A\+R\+T\+\_\+\+Is\+Data\+Available}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart)
\begin{DoxyCompactList}\small\item\em Returns 1 if some data has been received and can be read from an U\+S\+A\+RT; otherwise returns 0. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_aa299c70c15f0a174e9666209ded82cbf}\label{atsam_2include_2libchip_2include_2usart_8h_aa299c70c15f0a174e9666209ded82cbf}} 
void {\bfseries U\+S\+A\+R\+T\+\_\+\+Set\+Irda\+Filter} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$p\+Usart, uint8\+\_\+t filter)
\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_ab0567c51f89573846ed7571dd839ebcc}{U\+S\+A\+R\+T\+\_\+\+Put\+Char}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart, uint8\+\_\+t c)
\begin{DoxyCompactList}\small\item\em Sends one packet of data through the specified U\+S\+A\+RT peripheral. This function operates synchronously, so it only returns when the data has been actually sent. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a02f248788c426b70d089409c1c38548f}{U\+S\+A\+R\+T\+\_\+\+Is\+Rx\+Ready}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart)
\begin{DoxyCompactList}\small\item\em Return 1 if a character can be read in U\+S\+A\+RT. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_a8b87ef0f6c9f2dfdea2358a47363be67}{U\+S\+A\+R\+T\+\_\+\+Get\+Char}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart)
\begin{DoxyCompactList}\small\item\em Reads and returns a character from the U\+S\+A\+RT. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_ae70c9ce0e4cf3d14158f0faf36a357a2}{U\+S\+A\+R\+T\+\_\+\+Enable\+Recv\+Time\+Out}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart, uint32\+\_\+t timeout)
\begin{DoxyCompactList}\small\item\em Enable Rx Timeout for U\+S\+A\+RT. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_adf34e0625d9ca2055453bda426d6321c}{U\+S\+A\+R\+T\+\_\+\+Enable\+Tx\+Time\+Gaurd}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$p\+Usart, uint32\+\_\+t Time\+Gaurd)
\begin{DoxyCompactList}\small\item\em Enable Tx Timeout for U\+S\+A\+RT. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2include_2libchip_2include_2usart_8h_abc98910e94b5806647b00a7edade64fe}{U\+S\+A\+R\+T\+\_\+\+Acknowledge\+Rx\+Time\+Out}} (\mbox{\hyperlink{structUsart}{Usart}} $\ast$usart, uint8\+\_\+t Periodic)
\begin{DoxyCompactList}\small\item\em Acknowledge Rx timeout and sets to Idle or periodic repetitive state. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\begin{DoxyParagraph}{Purpose}

\end{DoxyParagraph}
This module provides several definitions and methods for using an U\+S\+A\+RT peripheral.

\begin{DoxyParagraph}{Usage}

\end{DoxyParagraph}

\begin{DoxyEnumerate}
\item Enable the U\+S\+A\+RT peripheral clock in the P\+MC.
\item Enable the required U\+S\+A\+RT P\+I\+Os (see \mbox{\hyperlink{pio_8h}{pio.\+h}}).
\item Configure the U\+A\+RT by calling U\+S\+A\+R\+T\+\_\+\+Configure.
\item Enable the transmitter and/or the receiver of the U\+S\+A\+RT using U\+S\+A\+R\+T\+\_\+\+Set\+Transmitter\+Enabled and U\+S\+A\+R\+T\+\_\+\+Set\+Receiver\+Enabled.
\item Send data through the U\+S\+A\+RT using the U\+S\+A\+R\+T\+\_\+\+Write methods.
\item Receive data from the U\+S\+A\+RT using the U\+S\+A\+R\+T\+\_\+\+Read functions; the availability of data can be polled with U\+S\+A\+R\+T\+\_\+\+Is\+Data\+Available.
\item Disable the transmitter and/or the receiver of the U\+S\+A\+RT with U\+S\+A\+R\+T\+\_\+\+Set\+Transmitter\+Enabled and U\+S\+A\+R\+T\+\_\+\+Set\+Receiver\+Enabled. 
\end{DoxyEnumerate}

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a6f2d00c8dcd41ee61e0f9c8d46a63c5a}\label{atsam_2include_2libchip_2include_2usart_8h_a6f2d00c8dcd41ee61e0f9c8d46a63c5a}} 
\index{usart.h@{usart.h}!AT91C\_US\_USMODE\_SPIM@{AT91C\_US\_USMODE\_SPIM}}
\index{AT91C\_US\_USMODE\_SPIM@{AT91C\_US\_USMODE\_SPIM}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{AT91C\_US\_USMODE\_SPIM}{AT91C\_US\_USMODE\_SPIM}}
{\footnotesize\ttfamily \#define A\+T91\+C\+\_\+\+U\+S\+\_\+\+U\+S\+M\+O\+D\+E\+\_\+\+S\+P\+IM~0xE}

S\+PI mode \mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_af27cef049eb87418f833f81193899d88}\label{atsam_2include_2libchip_2include_2usart_8h_af27cef049eb87418f833f81193899d88}} 
\index{usart.h@{usart.h}!USART\_MODE\_ASYNCHRONOUS@{USART\_MODE\_ASYNCHRONOUS}}
\index{USART\_MODE\_ASYNCHRONOUS@{USART\_MODE\_ASYNCHRONOUS}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_MODE\_ASYNCHRONOUS}{USART\_MODE\_ASYNCHRONOUS}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+A\+S\+Y\+N\+C\+H\+R\+O\+N\+O\+US~(\mbox{\hyperlink{group__SAMV71__USART_ga89f742aa35c144273e5dd30e957fd25e}{U\+S\+\_\+\+M\+R\+\_\+\+C\+H\+R\+L\+\_\+8\+\_\+\+B\+IT}} $\vert$ \mbox{\hyperlink{group__SAMV71__USART_ga46dab6c5f7c5e581d55ee038e2e9de7f}{U\+S\+\_\+\+M\+R\+\_\+\+P\+A\+R\+\_\+\+NO}})}

\hypertarget{atsam_2include_2libchip_2include_2usart_8h_USART_mode}{}\subsection{U\+S\+A\+R\+T modes}\label{atsam_2include_2libchip_2include_2usart_8h_USART_mode}
This section lists several common operating modes for an U\+S\+A\+RT peripheral.

{\bfseries{Modes}} 
\begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+A\+S\+Y\+N\+C\+H\+R\+O\+N\+O\+US
\item U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+I\+R\+D\+A\+Basic asynchronous mode, i.\+e. 8 bits no parity. 
\end{DoxyItemize}\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_ae3e7ce1ee302ade431ad5f8eb99685c4}\label{atsam_2include_2libchip_2include_2usart_8h_ae3e7ce1ee302ade431ad5f8eb99685c4}} 
\index{usart.h@{usart.h}!USART\_MODE\_IRDA@{USART\_MODE\_IRDA}}
\index{USART\_MODE\_IRDA@{USART\_MODE\_IRDA}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_MODE\_IRDA}{USART\_MODE\_IRDA}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+I\+R\+DA~(\mbox{\hyperlink{group__SAMV71__USART_ga31a11a75994d88501dc4130e7a86d731}{U\+S\+\_\+\+M\+R\+\_\+\+U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+I\+R\+DA}} $\vert$ \mbox{\hyperlink{group__SAMV71__USART_ga89f742aa35c144273e5dd30e957fd25e}{U\+S\+\_\+\+M\+R\+\_\+\+C\+H\+R\+L\+\_\+8\+\_\+\+B\+IT}} $\vert$ \mbox{\hyperlink{group__SAMV71__USART_ga46dab6c5f7c5e581d55ee038e2e9de7f}{U\+S\+\_\+\+M\+R\+\_\+\+P\+A\+R\+\_\+\+NO}} $\vert$ \mbox{\hyperlink{group__SAMV71__USART_ga1b72ab69619b27bc382a63ef45b3ace9}{U\+S\+\_\+\+M\+R\+\_\+\+F\+I\+L\+T\+ER}})}

I\+R\+DA mode 

\subsection{Function Documentation}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_abc98910e94b5806647b00a7edade64fe}\label{atsam_2include_2libchip_2include_2usart_8h_abc98910e94b5806647b00a7edade64fe}} 
\index{usart.h@{usart.h}!USART\_AcknowledgeRxTimeOut@{USART\_AcknowledgeRxTimeOut}}
\index{USART\_AcknowledgeRxTimeOut@{USART\_AcknowledgeRxTimeOut}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_AcknowledgeRxTimeOut()}{USART\_AcknowledgeRxTimeOut()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Acknowledge\+Rx\+Time\+Out (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{uint8\+\_\+t}]{Periodic }\end{DoxyParamCaption})}



Acknowledge Rx timeout and sets to Idle or periodic repetitive state. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral. \\
\hline
{\em Periodic} & If timeout is periodic or should wait for new char \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a6280c3578315c2a06e1857b7dca0c1be}\label{atsam_2include_2libchip_2include_2usart_8h_a6280c3578315c2a06e1857b7dca0c1be}} 
\index{usart.h@{usart.h}!USART\_Configure@{USART\_Configure}}
\index{USART\_Configure@{USART\_Configure}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_Configure()}{USART\_Configure()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Configure (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{uint32\+\_\+t}]{mode,  }\item[{uint32\+\_\+t}]{baudrate,  }\item[{uint32\+\_\+t}]{master\+Clock }\end{DoxyParamCaption})}



Configures an U\+S\+A\+RT peripheral with the specified parameters. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to the U\+S\+A\+RT peripheral to configure. \\
\hline
{\em mode} & Desired value for the U\+S\+A\+RT mode register (see the datasheet). \\
\hline
{\em baudrate} & Baudrate at which the U\+S\+A\+RT should operate (in Hz). \\
\hline
{\em master\+Clock} & Frequency of the system master clock (in Hz). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a8ff26bcf6b452fb6a979d47b4bbb0bd8}\label{atsam_2include_2libchip_2include_2usart_8h_a8ff26bcf6b452fb6a979d47b4bbb0bd8}} 
\index{usart.h@{usart.h}!USART\_DisableIt@{USART\_DisableIt}}
\index{USART\_DisableIt@{USART\_DisableIt}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_DisableIt()}{USART\_DisableIt()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Disable\+It (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{uint32\+\_\+t}]{mode }\end{DoxyParamCaption})}



Disable interrupt. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral. \\
\hline
{\em mode} & Interrupt mode. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a1bab2f603811a65889918c56b6c8c4a2}\label{atsam_2include_2libchip_2include_2usart_8h_a1bab2f603811a65889918c56b6c8c4a2}} 
\index{usart.h@{usart.h}!USART\_DisableRx@{USART\_DisableRx}}
\index{USART\_DisableRx@{USART\_DisableRx}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_DisableRx()}{USART\_DisableRx()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Disable\+Rx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart }\end{DoxyParamCaption})}



Disables the Receiver of an U\+S\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_abc481556ca791aac3310b5ffb31ec850}\label{atsam_2include_2libchip_2include_2usart_8h_abc481556ca791aac3310b5ffb31ec850}} 
\index{usart.h@{usart.h}!USART\_DisableTx@{USART\_DisableTx}}
\index{USART\_DisableTx@{USART\_DisableTx}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_DisableTx()}{USART\_DisableTx()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Disable\+Tx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart }\end{DoxyParamCaption})}



Disables the transmitter of an U\+S\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_aa7360fa2d1dbee570c3adefe6efaf873}\label{atsam_2include_2libchip_2include_2usart_8h_aa7360fa2d1dbee570c3adefe6efaf873}} 
\index{usart.h@{usart.h}!USART\_EnableIt@{USART\_EnableIt}}
\index{USART\_EnableIt@{USART\_EnableIt}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_EnableIt()}{USART\_EnableIt()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Enable\+It (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{uint32\+\_\+t}]{mode }\end{DoxyParamCaption})}



Enable interrupt. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral. \\
\hline
{\em mode} & Interrupt mode. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_ae70c9ce0e4cf3d14158f0faf36a357a2}\label{atsam_2include_2libchip_2include_2usart_8h_ae70c9ce0e4cf3d14158f0faf36a357a2}} 
\index{usart.h@{usart.h}!USART\_EnableRecvTimeOut@{USART\_EnableRecvTimeOut}}
\index{USART\_EnableRecvTimeOut@{USART\_EnableRecvTimeOut}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_EnableRecvTimeOut()}{USART\_EnableRecvTimeOut()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Enable\+Recv\+Time\+Out (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{uint32\+\_\+t}]{Timeout }\end{DoxyParamCaption})}



Enable Rx Timeout for U\+S\+A\+RT. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral. \\
\hline
{\em Timeout} & Timeout value \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_af5e161fbea5927507473f4fc257b481d}\label{atsam_2include_2libchip_2include_2usart_8h_af5e161fbea5927507473f4fc257b481d}} 
\index{usart.h@{usart.h}!USART\_EnableRx@{USART\_EnableRx}}
\index{USART\_EnableRx@{USART\_EnableRx}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_EnableRx()}{USART\_EnableRx()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Enable\+Rx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart }\end{DoxyParamCaption})}



Enables the Receiver of an U\+S\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a7cefc761ba2532430bc1fdd734cae76e}\label{atsam_2include_2libchip_2include_2usart_8h_a7cefc761ba2532430bc1fdd734cae76e}} 
\index{usart.h@{usart.h}!USART\_EnableTx@{USART\_EnableTx}}
\index{USART\_EnableTx@{USART\_EnableTx}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_EnableTx()}{USART\_EnableTx()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Enable\+Tx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart }\end{DoxyParamCaption})}



Enables the transmitter of an U\+S\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_adf34e0625d9ca2055453bda426d6321c}\label{atsam_2include_2libchip_2include_2usart_8h_adf34e0625d9ca2055453bda426d6321c}} 
\index{usart.h@{usart.h}!USART\_EnableTxTimeGaurd@{USART\_EnableTxTimeGaurd}}
\index{USART\_EnableTxTimeGaurd@{USART\_EnableTxTimeGaurd}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_EnableTxTimeGaurd()}{USART\_EnableTxTimeGaurd()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Enable\+Tx\+Time\+Gaurd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{uint32\+\_\+t}]{Time\+Gaurd }\end{DoxyParamCaption})}



Enable Tx Timeout for U\+S\+A\+RT. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral. \\
\hline
{\em Time\+Gaurd} & Time\+Gaurd value \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a8b87ef0f6c9f2dfdea2358a47363be67}\label{atsam_2include_2libchip_2include_2usart_8h_a8b87ef0f6c9f2dfdea2358a47363be67}} 
\index{usart.h@{usart.h}!USART\_GetChar@{USART\_GetChar}}
\index{USART\_GetChar@{USART\_GetChar}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_GetChar()}{USART\_GetChar()}}
{\footnotesize\ttfamily uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Get\+Char (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart }\end{DoxyParamCaption})}



Reads and returns a character from the U\+S\+A\+RT. 

\begin{DoxyNote}{Note}
This function is synchronous (i.\+e. uses polling). 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Character received. 
\end{DoxyReturn}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a978ff27f5cc5f033dcd5bf7a9a71dbcd}\label{atsam_2include_2libchip_2include_2usart_8h_a978ff27f5cc5f033dcd5bf7a9a71dbcd}} 
\index{usart.h@{usart.h}!USART\_GetItMask@{USART\_GetItMask}}
\index{USART\_GetItMask@{USART\_GetItMask}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_GetItMask()}{USART\_GetItMask()}}
{\footnotesize\ttfamily uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Get\+It\+Mask (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart }\end{DoxyParamCaption})}



Return interrupt mask. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a02636838445be4a9a09aaa320567d666}\label{atsam_2include_2libchip_2include_2usart_8h_a02636838445be4a9a09aaa320567d666}} 
\index{usart.h@{usart.h}!USART\_GetStatus@{USART\_GetStatus}}
\index{USART\_GetStatus@{USART\_GetStatus}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_GetStatus()}{USART\_GetStatus()}}
{\footnotesize\ttfamily uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Get\+Status (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart }\end{DoxyParamCaption})}



Get present status. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a5d6f0dbab1e2c60024fdb58e71eb5ad2}\label{atsam_2include_2libchip_2include_2usart_8h_a5d6f0dbab1e2c60024fdb58e71eb5ad2}} 
\index{usart.h@{usart.h}!USART\_IsDataAvailable@{USART\_IsDataAvailable}}
\index{USART\_IsDataAvailable@{USART\_IsDataAvailable}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_IsDataAvailable()}{USART\_IsDataAvailable()}}
{\footnotesize\ttfamily uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Is\+Data\+Available (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart }\end{DoxyParamCaption})}



Returns 1 if some data has been received and can be read from an U\+S\+A\+RT; otherwise returns 0. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT instance. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a02f248788c426b70d089409c1c38548f}\label{atsam_2include_2libchip_2include_2usart_8h_a02f248788c426b70d089409c1c38548f}} 
\index{usart.h@{usart.h}!USART\_IsRxReady@{USART\_IsRxReady}}
\index{USART\_IsRxReady@{USART\_IsRxReady}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_IsRxReady()}{USART\_IsRxReady()}}
{\footnotesize\ttfamily uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Is\+Rx\+Ready (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart }\end{DoxyParamCaption})}



Return 1 if a character can be read in U\+S\+A\+RT. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_ab0567c51f89573846ed7571dd839ebcc}\label{atsam_2include_2libchip_2include_2usart_8h_ab0567c51f89573846ed7571dd839ebcc}} 
\index{usart.h@{usart.h}!USART\_PutChar@{USART\_PutChar}}
\index{USART\_PutChar@{USART\_PutChar}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_PutChar()}{USART\_PutChar()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Put\+Char (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{uint8\+\_\+t}]{c }\end{DoxyParamCaption})}



Sends one packet of data through the specified U\+S\+A\+RT peripheral. This function operates synchronously, so it only returns when the data has been actually sent. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral. \\
\hline
{\em c} & Character to send \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_ac7360162f07a0b42c59bc94e0ce3e475}\label{atsam_2include_2libchip_2include_2usart_8h_ac7360162f07a0b42c59bc94e0ce3e475}} 
\index{usart.h@{usart.h}!USART\_Read@{USART\_Read}}
\index{USART\_Read@{USART\_Read}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_Read()}{USART\_Read()}}
{\footnotesize\ttfamily uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Read (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{volatile uint32\+\_\+t}]{time\+Out }\end{DoxyParamCaption})}



Reads and return a packet of data on the specified U\+S\+A\+RT peripheral. This function operates asynchronously, so it waits until some data has been received. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral. \\
\hline
{\em time\+Out} & Time out value (0 -\/$>$ no timeout). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_ae2451d0cf9cc3558d7995d558f0527dc}\label{atsam_2include_2libchip_2include_2usart_8h_ae2451d0cf9cc3558d7995d558f0527dc}} 
\index{usart.h@{usart.h}!USART\_ResetRx@{USART\_ResetRx}}
\index{USART\_ResetRx@{USART\_ResetRx}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_ResetRx()}{USART\_ResetRx()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Reset\+Rx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart }\end{DoxyParamCaption})}



Resets or disables the Receiver of an U\+S\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_afbe4736584da2a8fbe2cd1d66567aa21}\label{atsam_2include_2libchip_2include_2usart_8h_afbe4736584da2a8fbe2cd1d66567aa21}} 
\index{usart.h@{usart.h}!USART\_ResetTx@{USART\_ResetTx}}
\index{USART\_ResetTx@{USART\_ResetTx}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_ResetTx()}{USART\_ResetTx()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Reset\+Tx (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart }\end{DoxyParamCaption})}



resets and disables the transmitter of an U\+S\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a2c462751711f86351d7f6503ff6c2063}\label{atsam_2include_2libchip_2include_2usart_8h_a2c462751711f86351d7f6503ff6c2063}} 
\index{usart.h@{usart.h}!USART\_SetBaudrate@{USART\_SetBaudrate}}
\index{USART\_SetBaudrate@{USART\_SetBaudrate}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_SetBaudrate()}{USART\_SetBaudrate()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Set\+Baudrate (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{uint8\+\_\+t}]{Over\+Samp,  }\item[{uint32\+\_\+t}]{baudrate,  }\item[{uint32\+\_\+t}]{master\+Clock }\end{DoxyParamCaption})}



Configures an U\+S\+A\+RT baudrate. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to the U\+S\+A\+RT peripheral to configure. \\
\hline
{\em baudrate} & Baudrate at which the U\+S\+A\+RT should operate (in Hz). \\
\hline
{\em master\+Clock} & Frequency of the system master clock (in Hz). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a246df8753ea10e0ac19913c1dac062fb}\label{atsam_2include_2libchip_2include_2usart_8h_a246df8753ea10e0ac19913c1dac062fb}} 
\index{usart.h@{usart.h}!USART\_SetReceiverEnabled@{USART\_SetReceiverEnabled}}
\index{USART\_SetReceiverEnabled@{USART\_SetReceiverEnabled}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_SetReceiverEnabled()}{USART\_SetReceiverEnabled()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Set\+Receiver\+Enabled (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{uint8\+\_\+t}]{enabled }\end{DoxyParamCaption})}



Enables or disables the receiver of an U\+S\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral \\
\hline
{\em enabled} & If true, the receiver is enabled; otherwise it is disabled. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a1f9c6f1c6f5776df66022ede3667e908}\label{atsam_2include_2libchip_2include_2usart_8h_a1f9c6f1c6f5776df66022ede3667e908}} 
\index{usart.h@{usart.h}!USART\_SetRTSEnabled@{USART\_SetRTSEnabled}}
\index{USART\_SetRTSEnabled@{USART\_SetRTSEnabled}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_SetRTSEnabled()}{USART\_SetRTSEnabled()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Set\+R\+T\+S\+Enabled (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{uint8\+\_\+t}]{enabled }\end{DoxyParamCaption})}



Enables or disables the Request To Send (R\+TS) of an U\+S\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral \\
\hline
{\em enabled} & If true, the R\+TS is enabled (0); otherwise it is disabled. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a18a00bc79be656904ce8c7043f4c6d19}\label{atsam_2include_2libchip_2include_2usart_8h_a18a00bc79be656904ce8c7043f4c6d19}} 
\index{usart.h@{usart.h}!USART\_SetTransmitterEnabled@{USART\_SetTransmitterEnabled}}
\index{USART\_SetTransmitterEnabled@{USART\_SetTransmitterEnabled}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_SetTransmitterEnabled()}{USART\_SetTransmitterEnabled()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Set\+Transmitter\+Enabled (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{uint8\+\_\+t}]{enabled }\end{DoxyParamCaption})}



Enables or disables the transmitter of an U\+S\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral \\
\hline
{\em enabled} & If true, the transmitter is enabled; otherwise it is disabled. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2include_2libchip_2include_2usart_8h_a863e6a2ce2e4fc81dd3d008d231143e2}\label{atsam_2include_2libchip_2include_2usart_8h_a863e6a2ce2e4fc81dd3d008d231143e2}} 
\index{usart.h@{usart.h}!USART\_Write@{USART\_Write}}
\index{USART\_Write@{USART\_Write}!usart.h@{usart.h}}
\subsubsection{\texorpdfstring{USART\_Write()}{USART\_Write()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Write (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structUsart}{Usart}} $\ast$}]{p\+Usart,  }\item[{uint16\+\_\+t}]{data,  }\item[{volatile uint32\+\_\+t}]{time\+Out }\end{DoxyParamCaption})}



Sends one packet of data through the specified U\+S\+A\+RT peripheral. This function operates synchronously, so it only returns when the data has been actually sent. 


\begin{DoxyParams}{Parameters}
{\em p\+Usart} & Pointer to an U\+S\+A\+RT peripheral. \\
\hline
{\em data} & Data to send including 9nth bit and sync field if necessary (in the same format as the U\+S\+\_\+\+T\+HR register in the datasheet). \\
\hline
{\em time\+Out} & Time out value (0 = no timeout). \\
\hline
\end{DoxyParams}
