# vsim -voptargs=+acc LIB_Miniproj_RISCV.bench_riscv 
# Loading sv_std.std
# Loading LIB_Miniproj_RISCV.bench_riscv
# Loading LIB_Miniproj_RISCV.riscv
# Loading LIB_Miniproj_RISCV.imem
# Loading LIB_Miniproj_RISCV.riscv_regfile
# Loading LIB_Miniproj_RISCV.three_dff
# Loading LIB_Miniproj_RISCV.imm_gen
# Loading LIB_Miniproj_RISCV.opti
# Loading LIB_Miniproj_RISCV.branch_comp
# Loading LIB_Miniproj_RISCV.alu
# Loading LIB_Miniproj_RISCV.mem
# Loading LIB_Miniproj_RISCV.wb
# Loading LIB_Miniproj_RISCV.control_logic
