
==============================================================================
XRT Build Version: 2.6.0 (2020.1)
       Build Date: 2020-07-09 15:20:59
          Hash ID: 12115fd4054cb46a5ade62fafa74c523f59116e6
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.1) on Wed May 27 19:54:35 MDT 2020
   Version:                2.6.0
   Kernels:                Adler32Kernel
   Signature:              
   Content:                HW Emulation Binary
   UUID (xclbin):          8c15809c-973c-4862-a68a-6eb1423aa54f
   UUID (IINTF):           7dc1d0e35634b9ee815669cf7799bacdd2c64af1bdf0d8327bc4f1348464a014
   UUID (IINTF):           1e9e9ad0ef8701220ec7e69e97f948cd
   Sections:               DEBUG_DATA, DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, 
                           IP_LAYOUT, CONNECTIVITY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, PARTITION_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  aws-vu9p-f1
   Name:                   shell-v04261818
   Version:                201920.2
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Tue Apr 28 20:02:31 2020
   FPGA Device:            --
   Board Vendor:           amazon
   Board Name:             
   Board Part:             
   Platform VBNV:          xilinx_aws-vu9p-f1_shell-v04261818_201920_2
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x400000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x4800000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x4c00000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x5000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x5000020000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x5000040000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: Adler32Kernel

Definition
----------
   Signature: Adler32Kernel (unsigned int num, unsigned int size, void* len, void* adler, void* inData, void* adler32Result)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        Adler32Kernel_1
   Base Address: 0x1c000000

   Argument:          num
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          len
   Register Offset:   0x20
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          adler
   Register Offset:   0x2C
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          inData
   Register Offset:   0x38
   Port:              M_AXI_GMEM2
   Memory:            bank0 (MEM_DDR4)

   Argument:          adler32Result
   Register Offset:   0x44
   Port:              M_AXI_GMEM3
   Memory:            bank0 (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.1 - Wed May 27 19:54:35 MDT 2020 (SW BUILD: 2902540)
   Command Line:  v++ --target hw_emu --link --config common-config.cfg --config Adler32Kernel-link.cfg -oAdler32Kernel.xclbin Adler32Kernel.build/Adler32Kernel.xo 
   Options:       --target hw_emu
                  --link
                  --config common-config.cfg
                  --config Adler32Kernel-link.cfg
                  -oAdler32Kernel.xclbin Adler32Kernel.build/Adler32Kernel.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
