Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,10541
design__instance__area,724656
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000017556982129462995
power__switching__total,0.0000021157100036361953
power__leakage__total,0.000008154114766512066
power__total,0.00002782680712698493
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2592427457192852
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2520464464035934
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.14688389809084934
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.977319253188478
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.146884
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,8
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2628230207859291
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2525509872714037
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7143797977595476
timing__setup__ws__corner:nom_slow_1p08V_125C,11.48348471039665
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.714380
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26096781030373595
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2522000457633944
timing__hold__ws__corner:nom_typ_1p20V_25C,0.35031920023083757
timing__setup__ws__corner:nom_typ_1p20V_25C,13.073801966626917
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.350319
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,8
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2592427457192852
clock__skew__worst_setup,0.2520464464035934
timing__hold__ws,0.14688389809084934
timing__setup__ws,11.48348471039665
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.146884
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1120.0 1120.0
design__core__bbox,378.24 378.0 741.6 740.88
design__io,24
design__die__area,1.2544E+6
design__core__area,131856
design__instance__count__stdcell,75
design__instance__area__stdcell,1242.86
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,28
design__instance__area__padcells,475200
design__instance__count__cover,24
design__instance__area__cover,117600
design__instance__utilization,0.00942591
design__instance__utilization__stdcell,0.00942591
design__rows,96
design__rows:CoreSite,96
design__sites,72672
design__sites:CoreSite,72672
design__instance__count__class:input_pad,10
design__instance__area__class:input_pad,144000
design__instance__count__class:output_pad,10
design__instance__area__class:output_pad,144000
design__instance__count__class:power_pad,4
design__instance__area__class:power_pad,57600
design__instance__count__class:inverter,5
design__instance__area__class:inverter,27.216
design__instance__count__class:sequential_cell,8
design__instance__area__class:sequential_cell,391.91
design__instance__count__class:multi_input_combinational_cell,38
design__instance__area__class:multi_input_combinational_cell,344.736
flow__warnings__count,1
flow__errors__count,0
flow__warnings__count:IFP-0028,1
flow__warnings__count:STA-0366,1
flow__warnings__type_count,1
flow__warnings__count:ORD-0039,1
design__instance__count__class:pad_spacer,4
design__instance__area__class:pad_spacer,129600
design__instance__count__class:cover,24
design__instance__area__class:cover,117600
flow__warnings__count:PAD-0033,4
design__power_grid_violation__count__net:VDD,0
design__power_grid_violation__count__net:VSS,0
design__power_grid_violation__count,0
timing__drv__floating__nets,4
timing__drv__floating__pins,0
design__instance__displacement__total,62.62
design__instance__displacement__mean,0.834
design__instance__displacement__max,5.038
route__wirelength__estimated,7325.8
design__violations,0
flow__warnings__count:RSZ-0020,1
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,136.08
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,21
design__instance__count__class:timing_repair_buffer,21
design__instance__area__class:timing_repair_buffer,342.922
global_route__vias,479
global_route__wirelength,8690
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,85
route__net__special,24
route__drc_errors__iter:0,27
route__wirelength__iter:0,7287
route__drc_errors__iter:1,0
route__wirelength__iter:1,7259
route__drc_errors,0
route__wirelength,7259
route__vias,421
route__vias__singlecut,421
route__vias__multicut,0
flow__warnings__count:DRT-0349,10
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,521.855
design__instance__count__class:fill_cell,10414
design__instance__area__class:fill_cell,130613
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,30
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,30
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,30
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
klayout__density_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,5550
