Analysis & Elaboration report for tran_dut_fil
Sun Feb  7 15:26:15 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo
  6. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated
  7. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p
  8. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p
  9. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram
 10. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 11. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10
 12. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
 13. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13
 14. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component
 15. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated
 16. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p
 17. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p
 18. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram
 19. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 20. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
 21. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp
 22. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_bwp
 23. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 24. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
 25. Parameter Settings for User Entity Instance: MWClkMgr:u_ClockManager|altpll:u_dcm
 26. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo
 27. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component
 28. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component
 29. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc
 30. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC
 31. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM
 32. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc
 33. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO
 34. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram
 35. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO
 36. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram
 37. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder
 38. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF
 39. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM
 40. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO
 41. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF
 42. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM
 43. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO
 44. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore
 45. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut
 46. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo
 47. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram
 48. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller
 49. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo
 50. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram
 51. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus
 52. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat:u_ram_repeat|DualPortRAM_singlebit:u_Dual_Port_RAM
 53. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat1:u_ram_repeat1|DualPortRAM_singlebit:u_Dual_Port_RAM
 54. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat2:u_ram_repeat2|DualPortRAM_singlebit:u_Dual_Port_RAM
 55. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat3:u_ram_repeat3|DualPortRAM_singlebit:u_Dual_Port_RAM
 56. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat4:u_ram_repeat4|DualPortRAM_singlebit:u_Dual_Port_RAM
 57. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat5:u_ram_repeat5|DualPortRAM_singlebit:u_Dual_Port_RAM
 58. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat6:u_ram_repeat6|DualPortRAM_singlebit:u_Dual_Port_RAM
 59. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat7:u_ram_repeat7|DualPortRAM_singlebit:u_Dual_Port_RAM
 60. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat8:u_ram_repeat8|DualPortRAM_singlebit:u_Dual_Port_RAM
 61. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat9:u_ram_repeat9|DualPortRAM_singlebit:u_Dual_Port_RAM
 62. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat10:u_ram_repeat10|DualPortRAM_singlebit:u_Dual_Port_RAM
 63. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat11:u_ram_repeat11|DualPortRAM_singlebit:u_Dual_Port_RAM
 64. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|SinglePortRAM_singlebit:u_Single_Port_RAM
 65. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|SinglePortRAM_singlebit:u_Single_Port_RAM1
 66. altpll Parameter Settings by Entity Instance
 67. dcfifo Parameter Settings by Entity Instance
 68. Analysis & Elaboration Settings
 69. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat11:u_ram_repeat11|DualPortRAM_singlebit:u_Dual_Port_RAM"
 70. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat10:u_ram_repeat10|DualPortRAM_singlebit:u_Dual_Port_RAM"
 71. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat9:u_ram_repeat9|DualPortRAM_singlebit:u_Dual_Port_RAM"
 72. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat8:u_ram_repeat8|DualPortRAM_singlebit:u_Dual_Port_RAM"
 73. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat7:u_ram_repeat7|DualPortRAM_singlebit:u_Dual_Port_RAM"
 74. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat6:u_ram_repeat6|DualPortRAM_singlebit:u_Dual_Port_RAM"
 75. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat5:u_ram_repeat5|DualPortRAM_singlebit:u_Dual_Port_RAM"
 76. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat4:u_ram_repeat4|DualPortRAM_singlebit:u_Dual_Port_RAM"
 77. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat3:u_ram_repeat3|DualPortRAM_singlebit:u_Dual_Port_RAM"
 78. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat2:u_ram_repeat2|DualPortRAM_singlebit:u_Dual_Port_RAM"
 79. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat1:u_ram_repeat1|DualPortRAM_singlebit:u_Dual_Port_RAM"
 80. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat:u_ram_repeat|DualPortRAM_singlebit:u_Dual_Port_RAM"
 81. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|address_calculator:u_address_calculator|addresses:u_addresses"
 82. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bch_encoder:u_bch_encoder|output_mask:u_output_mask"
 83. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut"
 84. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo"
 85. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo"
 86. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO"
 87. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM"
 88. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO"
 89. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM"
 90. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF"
 91. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder"
 92. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram"
 93. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO"
 94. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram"
 95. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO"
 96. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM"
 97. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc"
 98. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"
 99. Port Connectivity Checks: "FILCore:u_FILCore"
100. Port Connectivity Checks: "MWClkMgr:u_ClockManager"
101. Virtual JTAG Settings
102. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Feb  7 15:26:15 2021       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; tran_dut_fil                                ;
; Top-level Entity Name         ; tran_dut_fil                                ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                        ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                               ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                        ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                       ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWClkMgr:u_ClockManager|altpll:u_dcm ;
+-------------------------------+-------------------------------+-------------------+
; Parameter Name                ; Value                         ; Type              ;
+-------------------------------+-------------------------------+-------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped           ;
; PLL_TYPE                      ; AUTO                          ; Untyped           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clockmodule ; Untyped           ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped           ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped           ;
; SCAN_CHAIN                    ; LONG                          ; Untyped           ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer    ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped           ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped           ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped           ;
; LOCK_HIGH                     ; 1                             ; Untyped           ;
; LOCK_LOW                      ; 1                             ; Untyped           ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped           ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped           ;
; SKIP_VCO                      ; OFF                           ; Untyped           ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped           ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped           ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped           ;
; BANDWIDTH                     ; 0                             ; Untyped           ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped           ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped           ;
; DOWN_SPREAD                   ; 0                             ; Untyped           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped           ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped           ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped           ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped           ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped           ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped           ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped           ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped           ;
; CLK2_MULTIPLY_BY              ; 5                             ; Signed Integer    ;
; CLK1_MULTIPLY_BY              ; 5                             ; Signed Integer    ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer    ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped           ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped           ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped           ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped           ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped           ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped           ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped           ;
; CLK2_DIVIDE_BY                ; 2                             ; Signed Integer    ;
; CLK1_DIVIDE_BY                ; 2                             ; Signed Integer    ;
; CLK0_DIVIDE_BY                ; 2                             ; Signed Integer    ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK2_DUTY_CYCLE               ; 50                            ; Signed Integer    ;
; CLK1_DUTY_CYCLE               ; 50                            ; Signed Integer    ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped           ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped           ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped           ;
; DPA_DIVIDER                   ; 0                             ; Untyped           ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped           ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped           ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped           ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped           ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped           ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped           ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped           ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped           ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped           ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped           ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped           ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped           ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped           ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped           ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped           ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped           ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped           ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped           ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped           ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped           ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped           ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped           ;
; VCO_MIN                       ; 0                             ; Untyped           ;
; VCO_MAX                       ; 0                             ; Untyped           ;
; VCO_CENTER                    ; 0                             ; Untyped           ;
; PFD_MIN                       ; 0                             ; Untyped           ;
; PFD_MAX                       ; 0                             ; Untyped           ;
; M_INITIAL                     ; 0                             ; Untyped           ;
; M                             ; 0                             ; Untyped           ;
; N                             ; 1                             ; Untyped           ;
; M2                            ; 1                             ; Untyped           ;
; N2                            ; 1                             ; Untyped           ;
; SS                            ; 1                             ; Untyped           ;
; C0_HIGH                       ; 0                             ; Untyped           ;
; C1_HIGH                       ; 0                             ; Untyped           ;
; C2_HIGH                       ; 0                             ; Untyped           ;
; C3_HIGH                       ; 0                             ; Untyped           ;
; C4_HIGH                       ; 0                             ; Untyped           ;
; C5_HIGH                       ; 0                             ; Untyped           ;
; C6_HIGH                       ; 0                             ; Untyped           ;
; C7_HIGH                       ; 0                             ; Untyped           ;
; C8_HIGH                       ; 0                             ; Untyped           ;
; C9_HIGH                       ; 0                             ; Untyped           ;
; C0_LOW                        ; 0                             ; Untyped           ;
; C1_LOW                        ; 0                             ; Untyped           ;
; C2_LOW                        ; 0                             ; Untyped           ;
; C3_LOW                        ; 0                             ; Untyped           ;
; C4_LOW                        ; 0                             ; Untyped           ;
; C5_LOW                        ; 0                             ; Untyped           ;
; C6_LOW                        ; 0                             ; Untyped           ;
; C7_LOW                        ; 0                             ; Untyped           ;
; C8_LOW                        ; 0                             ; Untyped           ;
; C9_LOW                        ; 0                             ; Untyped           ;
; C0_INITIAL                    ; 0                             ; Untyped           ;
; C1_INITIAL                    ; 0                             ; Untyped           ;
; C2_INITIAL                    ; 0                             ; Untyped           ;
; C3_INITIAL                    ; 0                             ; Untyped           ;
; C4_INITIAL                    ; 0                             ; Untyped           ;
; C5_INITIAL                    ; 0                             ; Untyped           ;
; C6_INITIAL                    ; 0                             ; Untyped           ;
; C7_INITIAL                    ; 0                             ; Untyped           ;
; C8_INITIAL                    ; 0                             ; Untyped           ;
; C9_INITIAL                    ; 0                             ; Untyped           ;
; C0_MODE                       ; BYPASS                        ; Untyped           ;
; C1_MODE                       ; BYPASS                        ; Untyped           ;
; C2_MODE                       ; BYPASS                        ; Untyped           ;
; C3_MODE                       ; BYPASS                        ; Untyped           ;
; C4_MODE                       ; BYPASS                        ; Untyped           ;
; C5_MODE                       ; BYPASS                        ; Untyped           ;
; C6_MODE                       ; BYPASS                        ; Untyped           ;
; C7_MODE                       ; BYPASS                        ; Untyped           ;
; C8_MODE                       ; BYPASS                        ; Untyped           ;
; C9_MODE                       ; BYPASS                        ; Untyped           ;
; C0_PH                         ; 0                             ; Untyped           ;
; C1_PH                         ; 0                             ; Untyped           ;
; C2_PH                         ; 0                             ; Untyped           ;
; C3_PH                         ; 0                             ; Untyped           ;
; C4_PH                         ; 0                             ; Untyped           ;
; C5_PH                         ; 0                             ; Untyped           ;
; C6_PH                         ; 0                             ; Untyped           ;
; C7_PH                         ; 0                             ; Untyped           ;
; C8_PH                         ; 0                             ; Untyped           ;
; C9_PH                         ; 0                             ; Untyped           ;
; L0_HIGH                       ; 1                             ; Untyped           ;
; L1_HIGH                       ; 1                             ; Untyped           ;
; G0_HIGH                       ; 1                             ; Untyped           ;
; G1_HIGH                       ; 1                             ; Untyped           ;
; G2_HIGH                       ; 1                             ; Untyped           ;
; G3_HIGH                       ; 1                             ; Untyped           ;
; E0_HIGH                       ; 1                             ; Untyped           ;
; E1_HIGH                       ; 1                             ; Untyped           ;
; E2_HIGH                       ; 1                             ; Untyped           ;
; E3_HIGH                       ; 1                             ; Untyped           ;
; L0_LOW                        ; 1                             ; Untyped           ;
; L1_LOW                        ; 1                             ; Untyped           ;
; G0_LOW                        ; 1                             ; Untyped           ;
; G1_LOW                        ; 1                             ; Untyped           ;
; G2_LOW                        ; 1                             ; Untyped           ;
; G3_LOW                        ; 1                             ; Untyped           ;
; E0_LOW                        ; 1                             ; Untyped           ;
; E1_LOW                        ; 1                             ; Untyped           ;
; E2_LOW                        ; 1                             ; Untyped           ;
; E3_LOW                        ; 1                             ; Untyped           ;
; L0_INITIAL                    ; 1                             ; Untyped           ;
; L1_INITIAL                    ; 1                             ; Untyped           ;
; G0_INITIAL                    ; 1                             ; Untyped           ;
; G1_INITIAL                    ; 1                             ; Untyped           ;
; G2_INITIAL                    ; 1                             ; Untyped           ;
; G3_INITIAL                    ; 1                             ; Untyped           ;
; E0_INITIAL                    ; 1                             ; Untyped           ;
; E1_INITIAL                    ; 1                             ; Untyped           ;
; E2_INITIAL                    ; 1                             ; Untyped           ;
; E3_INITIAL                    ; 1                             ; Untyped           ;
; L0_MODE                       ; BYPASS                        ; Untyped           ;
; L1_MODE                       ; BYPASS                        ; Untyped           ;
; G0_MODE                       ; BYPASS                        ; Untyped           ;
; G1_MODE                       ; BYPASS                        ; Untyped           ;
; G2_MODE                       ; BYPASS                        ; Untyped           ;
; G3_MODE                       ; BYPASS                        ; Untyped           ;
; E0_MODE                       ; BYPASS                        ; Untyped           ;
; E1_MODE                       ; BYPASS                        ; Untyped           ;
; E2_MODE                       ; BYPASS                        ; Untyped           ;
; E3_MODE                       ; BYPASS                        ; Untyped           ;
; L0_PH                         ; 0                             ; Untyped           ;
; L1_PH                         ; 0                             ; Untyped           ;
; G0_PH                         ; 0                             ; Untyped           ;
; G1_PH                         ; 0                             ; Untyped           ;
; G2_PH                         ; 0                             ; Untyped           ;
; G3_PH                         ; 0                             ; Untyped           ;
; E0_PH                         ; 0                             ; Untyped           ;
; E1_PH                         ; 0                             ; Untyped           ;
; E2_PH                         ; 0                             ; Untyped           ;
; E3_PH                         ; 0                             ; Untyped           ;
; M_PH                          ; 0                             ; Untyped           ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped           ;
; CLK0_COUNTER                  ; G0                            ; Untyped           ;
; CLK1_COUNTER                  ; G0                            ; Untyped           ;
; CLK2_COUNTER                  ; G0                            ; Untyped           ;
; CLK3_COUNTER                  ; G0                            ; Untyped           ;
; CLK4_COUNTER                  ; G0                            ; Untyped           ;
; CLK5_COUNTER                  ; G0                            ; Untyped           ;
; CLK6_COUNTER                  ; E0                            ; Untyped           ;
; CLK7_COUNTER                  ; E1                            ; Untyped           ;
; CLK8_COUNTER                  ; E2                            ; Untyped           ;
; CLK9_COUNTER                  ; E3                            ; Untyped           ;
; L0_TIME_DELAY                 ; 0                             ; Untyped           ;
; L1_TIME_DELAY                 ; 0                             ; Untyped           ;
; G0_TIME_DELAY                 ; 0                             ; Untyped           ;
; G1_TIME_DELAY                 ; 0                             ; Untyped           ;
; G2_TIME_DELAY                 ; 0                             ; Untyped           ;
; G3_TIME_DELAY                 ; 0                             ; Untyped           ;
; E0_TIME_DELAY                 ; 0                             ; Untyped           ;
; E1_TIME_DELAY                 ; 0                             ; Untyped           ;
; E2_TIME_DELAY                 ; 0                             ; Untyped           ;
; E3_TIME_DELAY                 ; 0                             ; Untyped           ;
; M_TIME_DELAY                  ; 0                             ; Untyped           ;
; N_TIME_DELAY                  ; 0                             ; Untyped           ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped           ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped           ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped           ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped           ;
; ENABLE0_COUNTER               ; L0                            ; Untyped           ;
; ENABLE1_COUNTER               ; L0                            ; Untyped           ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped           ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped           ;
; LOOP_FILTER_C                 ; 5                             ; Untyped           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped           ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped           ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped           ;
; VCO_POST_SCALE                ; 0                             ; Untyped           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped           ;
; INTENDED_DEVICE_FAMILY        ; NONE                          ; Untyped           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped           ;
; PORT_CLK1                     ; PORT_USED                     ; Untyped           ;
; PORT_CLK2                     ; PORT_USED                     ; Untyped           ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped           ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped           ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped           ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped           ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped           ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped           ;
; M_TEST_SOURCE                 ; 5                             ; Untyped           ;
; C0_TEST_SOURCE                ; 5                             ; Untyped           ;
; C1_TEST_SOURCE                ; 5                             ; Untyped           ;
; C2_TEST_SOURCE                ; 5                             ; Untyped           ;
; C3_TEST_SOURCE                ; 5                             ; Untyped           ;
; C4_TEST_SOURCE                ; 5                             ; Untyped           ;
; C5_TEST_SOURCE                ; 5                             ; Untyped           ;
; C6_TEST_SOURCE                ; 5                             ; Untyped           ;
; C7_TEST_SOURCE                ; 5                             ; Untyped           ;
; C8_TEST_SOURCE                ; 5                             ; Untyped           ;
; C9_TEST_SOURCE                ; 5                             ; Untyped           ;
; CBXI_PARAMETER                ; clockmodule_altpll            ; Untyped           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped           ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped           ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped           ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped           ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE    ;
+-------------------------------+-------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                 ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTH               ; 9           ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                       ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                              ;
; CBXI_PARAMETER          ; dcfifo_eip1 ; Untyped                                                                              ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 21          ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_mkq1 ; Untyped                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                                                        ;
+-------------------------+------------------+-------------------------------------------------------------------------------------------------------------+
; sld_auto_instance_index ; NO               ; String                                                                                                      ;
; sld_instance_index      ; 54               ; Signed Integer                                                                                              ;
; sld_ir_width            ; 16               ; Signed Integer                                                                                              ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                                              ;
; sld_sim_action          ;                  ; String                                                                                                      ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                                              ;
; lpm_type                ; sld_virtual_jtag ; String                                                                                                      ;
; lpm_hint                ; UNUSED           ; String                                                                                                      ;
+-------------------------+------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc ;
+----------------+------------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------+
; version        ; 0000001000000000 ; Unsigned Binary                                                                ;
+----------------+------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
; bufferaddrwidth ; 11    ; Signed Integer                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 9     ; Signed Integer                                                                                                                    ;
; addrwidth      ; 11    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                   ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
; version        ; 0000001000000000 ; Unsigned Binary                                                                                        ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 9     ; Signed Integer                                                                                                                           ;
; addr_width     ; 12    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 9     ; Signed Integer                                                                                                                                         ;
; addrwidth      ; 12    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 9     ; Signed Integer                                                                                                                           ;
; addr_width     ; 11    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 9     ; Signed Integer                                                                                                                                         ;
; addrwidth      ; 11    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                              ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; data_buf_width           ; 11    ; Signed Integer                                                                                                    ;
; data_pktinfo_buf_width   ; 2     ; Signed Integer                                                                                                    ;
; status_buf_width         ; 4     ; Signed Integer                                                                                                    ;
; status_pktinfo_buf_width ; 2     ; Signed Integer                                                                                                    ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data_buf_width    ; 11    ; Signed Integer                                                                                                                                  ;
; pktinfo_buf_width ; 2     ; Signed Integer                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 8     ; Signed Integer                                                                                                                                                       ;
; addrwidth      ; 11    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 14    ; Signed Integer                                                                                                                                                       ;
; addrwidth      ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; data_buf_width    ; 4     ; Signed Integer                                                                                                                                    ;
; pktinfo_buf_width ; 2     ; Signed Integer                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 8     ; Signed Integer                                                                                                                                                         ;
; addrwidth      ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 7     ; Signed Integer                                                                                                                                                         ;
; addrwidth      ; 2     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; inword         ; 5     ; Signed Integer                                                                                      ;
; outword        ; 12    ; Signed Integer                                                                                      ;
; wordsize       ; 8     ; Signed Integer                                                                                      ;
; hasenable      ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 8     ; Signed Integer                                                                                                                           ;
; outword        ; 5     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 16    ; Signed Integer                                                                                                                          ;
; fifo_uword     ; 4     ; Signed Integer                                                                                                                          ;
; fifo_width     ; 40    ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data           ; 40    ; Signed Integer                                                                                                                                                  ;
; addr           ; 4     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; hasenable      ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 16    ; Signed Integer                                                                                                             ;
; fifo_uword     ; 4     ; Signed Integer                                                                                                             ;
; fifo_width     ; 96    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; data           ; 96    ; Signed Integer                                                                                                                                     ;
; addr           ; 4     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 8     ; Signed Integer                                                                                                              ;
; outword        ; 12    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat:u_ram_repeat|DualPortRAM_singlebit:u_Dual_Port_RAM ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 14    ; Signed Integer                                                                                                                                                                                                               ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat1:u_ram_repeat1|DualPortRAM_singlebit:u_Dual_Port_RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 14    ; Signed Integer                                                                                                                                                                                                                 ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat2:u_ram_repeat2|DualPortRAM_singlebit:u_Dual_Port_RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 14    ; Signed Integer                                                                                                                                                                                                                 ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat3:u_ram_repeat3|DualPortRAM_singlebit:u_Dual_Port_RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 14    ; Signed Integer                                                                                                                                                                                                                 ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat4:u_ram_repeat4|DualPortRAM_singlebit:u_Dual_Port_RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 14    ; Signed Integer                                                                                                                                                                                                                 ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat5:u_ram_repeat5|DualPortRAM_singlebit:u_Dual_Port_RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 14    ; Signed Integer                                                                                                                                                                                                                 ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat6:u_ram_repeat6|DualPortRAM_singlebit:u_Dual_Port_RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 14    ; Signed Integer                                                                                                                                                                                                                 ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat7:u_ram_repeat7|DualPortRAM_singlebit:u_Dual_Port_RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 14    ; Signed Integer                                                                                                                                                                                                                 ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat8:u_ram_repeat8|DualPortRAM_singlebit:u_Dual_Port_RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 14    ; Signed Integer                                                                                                                                                                                                                 ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat9:u_ram_repeat9|DualPortRAM_singlebit:u_Dual_Port_RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 14    ; Signed Integer                                                                                                                                                                                                                 ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat10:u_ram_repeat10|DualPortRAM_singlebit:u_Dual_Port_RAM ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 14    ; Signed Integer                                                                                                                                                                                                                   ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat11:u_ram_repeat11|DualPortRAM_singlebit:u_Dual_Port_RAM ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 14    ; Signed Integer                                                                                                                                                                                                                   ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|SinglePortRAM_singlebit:u_Single_Port_RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 15    ; Signed Integer                                                                                                                                                                             ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|SinglePortRAM_singlebit:u_Single_Port_RAM1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrwidth      ; 15    ; Signed Integer                                                                                                                                                                              ;
; datawidth      ; 1     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; MWClkMgr:u_ClockManager|altpll:u_dcm ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                       ;
; Entity Instance            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo         ;
;     -- FIFO Type           ; Dual Clock                                                                              ;
;     -- LPM_WIDTH           ; 9                                                                                       ;
;     -- LPM_NUMWORDS        ; 16                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                     ;
;     -- USE_EAB             ; ON                                                                                      ;
; Entity Instance            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                              ;
;     -- LPM_WIDTH           ; 21                                                                                      ;
;     -- LPM_NUMWORDS        ; 2048                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                     ;
;     -- USE_EAB             ; ON                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; tran_dut_fil       ; tran_dut_fil       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat11:u_ram_repeat11|DualPortRAM_singlebit:u_Dual_Port_RAM" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat10:u_ram_repeat10|DualPortRAM_singlebit:u_Dual_Port_RAM" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat9:u_ram_repeat9|DualPortRAM_singlebit:u_Dual_Port_RAM" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat8:u_ram_repeat8|DualPortRAM_singlebit:u_Dual_Port_RAM" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat7:u_ram_repeat7|DualPortRAM_singlebit:u_Dual_Port_RAM" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat6:u_ram_repeat6|DualPortRAM_singlebit:u_Dual_Port_RAM" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat5:u_ram_repeat5|DualPortRAM_singlebit:u_Dual_Port_RAM" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat4:u_ram_repeat4|DualPortRAM_singlebit:u_Dual_Port_RAM" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat3:u_ram_repeat3|DualPortRAM_singlebit:u_Dual_Port_RAM" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat2:u_ram_repeat2|DualPortRAM_singlebit:u_Dual_Port_RAM" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat1:u_ram_repeat1|DualPortRAM_singlebit:u_Dual_Port_RAM" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat:u_ram_repeat|DualPortRAM_singlebit:u_Dual_Port_RAM" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|address_calculator:u_address_calculator|addresses:u_addresses" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q_factor[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; q_factor[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
; q_factor[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; q_factor[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
; q_factor[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
; q_factor[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                 ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bch_encoder:u_bch_encoder|output_mask:u_output_mask" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                               ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; mask[3..4]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[15..16]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[18..24]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[27..28]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[43..46]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[51..53]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[58..63]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[65..66]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[68..70]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[72..74]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[76..79]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[86..89]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[96..98]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[104..105] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[110..111] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[116..117] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[120..123] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[127..129] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[133..135] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[137..139] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[143..145] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[151..153] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[155..158] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[162..166] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[172..176] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[179..180] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[182..184] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[188..189] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[9]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[11]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[13]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[31]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[35]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[41]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[55]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[81]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[83]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[93]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[101]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[108]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[125]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[141]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[149]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[168]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; mask[191]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut"                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ce_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                          ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                       ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; usedw[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; enba   ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; wr_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; enbb   ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; enba ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; enba   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; wr_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; enbb   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; enba ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; dataport ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; pktport  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder" ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                             ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; statusport ; Input ; Info     ; Stuck at GND                                                                                        ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; fifo_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; fifo_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; enba ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc"                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rxreset   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txreset   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txsrcport ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"        ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ir_out[14..13]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; txclk_en ; Input ; Info     ; Stuck at VCC    ;
; rxclk_en ; Input ; Info     ; Stuck at VCC    ;
+----------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MWClkMgr:u_ClockManager"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rxclk_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; txclk    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; macrxclk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                                                         ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                                                          ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; 54             ; NO         ; NO               ; 16       ; 0x10000 ; 17              ; 0x0000B                 ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Feb  7 15:25:07 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tran_dut_fil -c tran_dut_fil --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut_pac.vhd
    Info (12022): Found design unit 1: tran_dut_pac File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut_pac.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/FIR_Interpolation.vhd
    Info (12022): Found design unit 1: FIR_Interpolation-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/FIR_Interpolation.vhd Line: 40
    Info (12023): Found entity 1: FIR_Interpolation File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/FIR_Interpolation.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/FIR_Interpolation1.vhd
    Info (12022): Found design unit 1: FIR_Interpolation1-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/FIR_Interpolation1.vhd Line: 40
    Info (12023): Found entity 1: FIR_Interpolation1 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/FIR_Interpolation1.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bb_shaping1.vhd
    Info (12022): Found design unit 1: bb_shaping1-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bb_shaping1.vhd Line: 34
    Info (12023): Found entity 1: bb_shaping1 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bb_shaping1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/p2s.vhd
    Info (12022): Found design unit 1: p2s-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/p2s.vhd Line: 34
    Info (12023): Found entity 1: p2s File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/p2s.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/registers.vhd
    Info (12022): Found design unit 1: registers-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/registers.vhd Line: 33
    Info (12023): Found entity 1: registers File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/registers.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/shift_and_xor.vhd
    Info (12022): Found design unit 1: shift_and_xor-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/shift_and_xor.vhd Line: 31
    Info (12023): Found entity 1: shift_and_xor File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/shift_and_xor.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/output_mask.vhd
    Info (12022): Found design unit 1: output_mask-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/output_mask.vhd Line: 29
    Info (12023): Found entity 1: output_mask File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/output_mask.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bch_encoder.vhd
    Info (12022): Found design unit 1: bch_encoder-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bch_encoder.vhd Line: 36
    Info (12023): Found entity 1: bch_encoder File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bch_encoder.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/SinglePortRAM_singlebit.vhd
    Info (12022): Found design unit 1: SinglePortRAM_singlebit-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/SinglePortRAM_singlebit.vhd Line: 36
    Info (12023): Found entity 1: SinglePortRAM_singlebit File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/SinglePortRAM_singlebit.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/interleaver_dut.vhd
    Info (12022): Found design unit 1: interleaver_dut-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/interleaver_dut.vhd Line: 37
    Info (12023): Found entity 1: interleaver_dut File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/interleaver_dut.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/addresses.vhd
    Info (12022): Found design unit 1: addresses-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/addresses.vhd Line: 32
    Info (12023): Found entity 1: addresses File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/addresses.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/address_calculator.vhd
    Info (12022): Found design unit 1: address_calculator-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/address_calculator.vhd Line: 33
    Info (12023): Found entity 1: address_calculator File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/address_calculator.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/DualPortRAM_singlebit.vhd
    Info (12022): Found design unit 1: DualPortRAM_singlebit-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/DualPortRAM_singlebit.vhd Line: 38
    Info (12023): Found entity 1: DualPortRAM_singlebit File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/DualPortRAM_singlebit.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat.vhd
    Info (12022): Found design unit 1: ram_repeat-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat.vhd Line: 34
    Info (12023): Found entity 1: ram_repeat File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat1.vhd
    Info (12022): Found design unit 1: ram_repeat1-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat1.vhd Line: 34
    Info (12023): Found entity 1: ram_repeat1 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat10.vhd
    Info (12022): Found design unit 1: ram_repeat10-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat10.vhd Line: 34
    Info (12023): Found entity 1: ram_repeat10 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat10.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat11.vhd
    Info (12022): Found design unit 1: ram_repeat11-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat11.vhd Line: 34
    Info (12023): Found entity 1: ram_repeat11 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat11.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat2.vhd
    Info (12022): Found design unit 1: ram_repeat2-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat2.vhd Line: 34
    Info (12023): Found entity 1: ram_repeat2 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat2.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat3.vhd
    Info (12022): Found design unit 1: ram_repeat3-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat3.vhd Line: 34
    Info (12023): Found entity 1: ram_repeat3 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat4.vhd
    Info (12022): Found design unit 1: ram_repeat4-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat4.vhd Line: 34
    Info (12023): Found entity 1: ram_repeat4 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat5.vhd
    Info (12022): Found design unit 1: ram_repeat5-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat5.vhd Line: 34
    Info (12023): Found entity 1: ram_repeat5 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat5.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat6.vhd
    Info (12022): Found design unit 1: ram_repeat6-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat6.vhd Line: 34
    Info (12023): Found entity 1: ram_repeat6 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat6.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat7.vhd
    Info (12022): Found design unit 1: ram_repeat7-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat7.vhd Line: 34
    Info (12023): Found entity 1: ram_repeat7 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat7.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat8.vhd
    Info (12022): Found design unit 1: ram_repeat8-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat8.vhd Line: 34
    Info (12023): Found entity 1: ram_repeat8 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat8.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat9.vhd
    Info (12022): Found design unit 1: ram_repeat9-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat9.vhd Line: 34
    Info (12023): Found entity 1: ram_repeat9 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat9.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd
    Info (12022): Found design unit 1: ram_bank-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 58
    Info (12023): Found entity 1: ram_bank File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/select_address.vhd
    Info (12022): Found design unit 1: select_address-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/select_address.vhd Line: 44
    Info (12023): Found entity 1: select_address File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/select_address.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ldpc_encoder.vhd
    Info (12022): Found design unit 1: ldpc_encoder-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ldpc_encoder.vhd Line: 38
    Info (12023): Found entity 1: ldpc_encoder File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ldpc_encoder.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/stream_adapt.vhd
    Info (12022): Found design unit 1: stream_adapt-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/stream_adapt.vhd Line: 37
    Info (12023): Found entity 1: stream_adapt File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/stream_adapt.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/Cosine_HDL_Optimized.vhd
    Info (12022): Found design unit 1: Cosine_HDL_Optimized-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/Cosine_HDL_Optimized.vhd Line: 33
    Info (12023): Found entity 1: Cosine_HDL_Optimized File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/Cosine_HDL_Optimized.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/angle_selector.vhd
    Info (12022): Found design unit 1: angle_selector-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/angle_selector.vhd Line: 29
    Info (12023): Found entity 1: angle_selector File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/angle_selector.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bit_mapping.vhd
    Info (12022): Found design unit 1: bit_mapping-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bit_mapping.vhd Line: 34
    Info (12023): Found entity 1: bit_mapping File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bit_mapping.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut_tc.vhd
    Info (12022): Found design unit 1: tran_dut_tc-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut_tc.vhd Line: 41
    Info (12023): Found entity 1: tran_dut_tc File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut_tc.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut.vhd
    Info (12022): Found design unit 1: tran_dut-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut.vhd Line: 59
    Info (12023): Found entity 1: tran_dut File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWClkMgr.vhd
    Info (12022): Found design unit 1: MWClkMgr-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWClkMgr.vhd Line: 30
    Info (12023): Found entity 1: MWClkMgr File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWClkMgr.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd
    Info (12022): Found design unit 1: MWAJTAG-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 41
    Info (12023): Found entity 1: MWAJTAG File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWDPRAM.vhd
    Info (12022): Found design unit 1: MWDPRAM-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWDPRAM.vhd Line: 37
    Info (12023): Found entity 1: MWDPRAM File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWDPRAM.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILUDPCRC.vhd
    Info (12022): Found design unit 1: FILUDPCRC-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILUDPCRC.vhd Line: 37
    Info (12023): Found entity 1: FILUDPCRC File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILUDPCRC.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILPktMUX.vhd
    Info (12022): Found design unit 1: FILPktMUX-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILPktMUX.vhd Line: 32
    Info (12023): Found entity 1: FILPktMUX File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILPktMUX.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCmdProc.vhd
    Info (12022): Found design unit 1: FILCmdProc-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCmdProc.vhd Line: 35
    Info (12023): Found entity 1: FILCmdProc File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCmdProc.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAsyncFIFO.vhd
    Info (12022): Found design unit 1: MWAsyncFIFO-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAsyncFIFO.vhd Line: 31
    Info (12023): Found entity 1: MWAsyncFIFO File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAsyncFIFO.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILDataProc.vhd
    Info (12022): Found design unit 1: FILDataProc-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILDataProc.vhd Line: 42
    Info (12023): Found entity 1: FILDataProc File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILDataProc.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd
    Info (12022): Found design unit 1: MWPKTBuffer-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd Line: 40
    Info (12023): Found entity 1: MWPKTBuffer File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWUDPPKTBuilder.vhd
    Info (12022): Found design unit 1: MWUDPPKTBuilder-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 45
    Info (12023): Found entity 1: MWUDPPKTBuilder File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILPktProc.vhd
    Info (12022): Found design unit 1: FILPktProc-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 50
    Info (12023): Found entity 1: FILPktProc File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCommLayer.vhd
    Info (12022): Found design unit 1: FILCommLayer-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 31
    Info (12023): Found entity 1: FILCommLayer File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_dpscram.vhd
    Info (12022): Found design unit 1: mwfil_dpscram-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_dpscram.vhd Line: 31
    Info (12023): Found entity 1: mwfil_dpscram File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_dpscram.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_udfifo.vhd
    Info (12022): Found design unit 1: mwfil_udfifo-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_udfifo.vhd Line: 33
    Info (12023): Found entity 1: mwfil_udfifo File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_udfifo.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_bus2dut.vhd
    Info (12022): Found design unit 1: mwfil_bus2dut-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_bus2dut.vhd Line: 34
    Info (12023): Found entity 1: mwfil_bus2dut File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_bus2dut.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd
    Info (12022): Found design unit 1: mwfil_chifcore-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 42
    Info (12023): Found entity 1: mwfil_chifcore File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_controller.vhd
    Info (12022): Found design unit 1: mwfil_controller-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_controller.vhd Line: 38
    Info (12023): Found entity 1: mwfil_controller File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_controller.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_dut2bus.vhd
    Info (12022): Found design unit 1: mwfil_dut2bus-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_dut2bus.vhd Line: 34
    Info (12023): Found entity 1: mwfil_dut2bus File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_dut2bus.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/tran_dut_wrapper.vhd
    Info (12022): Found design unit 1: tran_dut_wrapper-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/tran_dut_wrapper.vhd Line: 23
    Info (12023): Found entity 1: tran_dut_wrapper File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/tran_dut_wrapper.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chiftop.vhd
    Info (12022): Found design unit 1: mwfil_chiftop-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chiftop.vhd Line: 27
    Info (12023): Found entity 1: mwfil_chiftop File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chiftop.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCore.vhd
    Info (12022): Found design unit 1: FILCore-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCore.vhd Line: 23
    Info (12023): Found entity 1: FILCore File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCore.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/tran_dut_fil.vhd
    Info (12022): Found design unit 1: tran_dut_fil-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/tran_dut_fil.vhd Line: 25
    Info (12023): Found entity 1: tran_dut_fil File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/tran_dut_fil.vhd Line: 19
Info (12127): Elaborating entity "tran_dut_fil" for the top level hierarchy
Info (12128): Elaborating entity "MWClkMgr" for hierarchy "MWClkMgr:u_ClockManager" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/tran_dut_fil.vhd Line: 84
Info (12128): Elaborating entity "altpll" for hierarchy "MWClkMgr:u_ClockManager|altpll:u_dcm" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWClkMgr.vhd Line: 109
Info (12130): Elaborated megafunction instantiation "MWClkMgr:u_ClockManager|altpll:u_dcm" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWClkMgr.vhd Line: 109
Info (12133): Instantiated megafunction "MWClkMgr:u_ClockManager|altpll:u_dcm" with the following parameter: File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWClkMgr.vhd Line: 109
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_devcie_family" = "NONE"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clockmodule"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clenak0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "5"
    Info (12134): Parameter "clk2_phase_shift" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/clockmodule_altpll.v
    Info (12023): Found entity 1: clockmodule_altpll File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/clockmodule_altpll.v Line: 30
Info (12128): Elaborating entity "clockmodule_altpll" for hierarchy "MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated" File: /home/wardo/Documents/Intel/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "FILCore" for hierarchy "FILCore:u_FILCore" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/tran_dut_fil.vhd Line: 96
Info (12128): Elaborating entity "FILCommLayer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCore.vhd Line: 85
Warning (10541): VHDL Signal Declaration warning at FILCommLayer.vhd(89): used implicit default value for signal "mac_rxdstport" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(90): object "mac_rxreset" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 90
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(91): object "mac_txreset" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(97): object "mac_txsrcport" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 97
Info (12128): Elaborating entity "MWAJTAG" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 101
Warning (10036): Verilog HDL or VHDL warning at MWAJTAG.vhd(126): object "read_write" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 126
Warning (10296): VHDL warning at MWAJTAG.vhd(477): ignored assignment of value to null range File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 477
Info (12128): Elaborating entity "dcfifo" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 178
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 178
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" with the following parameter: File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 178
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_eip1.tdf
    Info (12023): Found entity 1: dcfifo_eip1 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_eip1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated" File: /home/wardo/Documents/Intel/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bu6.tdf
    Info (12023): Found entity 1: a_graycounter_bu6 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/a_graycounter_bu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bu6" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf
    Info (12023): Found entity 1: a_graycounter_7cc File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/a_graycounter_7cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7cc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf
    Info (12023): Found entity 1: altsyncram_23d1 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/altsyncram_23d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_23d1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf
    Info (12023): Found entity 1: cmpr_ru5 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/cmpr_ru5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ru5" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_ru5:rdempty_eq_comp1_lsb" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/cmpr_qu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_qu5:rdempty_eq_comp1_msb" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 84
Info (12128): Elaborating entity "dcfifo" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 270
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 270
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" with the following parameter: File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 270
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mkq1.tdf
    Info (12023): Found entity 1: dcfifo_mkq1 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_mkq1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated" File: /home/wardo/Documents/Intel/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf
    Info (12023): Found entity 1: a_gray2bin_qab File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/a_gray2bin_qab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_qab" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/a_graycounter_pv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/a_graycounter_ldc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i8d1.tdf
    Info (12023): Found entity 1: altsyncram_i8d1 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/altsyncram_i8d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i8d1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 86
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 472
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 472
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter: File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 472
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "54"
    Info (12134): Parameter "sld_ir_width" = "16"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: /home/wardo/Documents/Intel/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: /home/wardo/Documents/Intel/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/wardo/Documents/Intel/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: /home/wardo/Documents/Intel/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/wardo/Documents/Intel/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/wardo/Documents/Intel/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "FILPktProc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 116
Info (12128): Elaborating entity "FILUDPCRC" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 194
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILUDPCRC.vhd Line: 74
Info (12128): Elaborating entity "FILPktMUX" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 210
Info (12128): Elaborating entity "FILCmdProc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 225
Info (12128): Elaborating entity "FILDataProc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 244
Info (12128): Elaborating entity "MWAsyncFIFO" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILDataProc.vhd Line: 101
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWAsyncFIFO.vhd Line: 98
Info (12128): Elaborating entity "MWAsyncFIFO" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILDataProc.vhd Line: 215
Info (12128): Elaborating entity "MWUDPPKTBuilder" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 272
Info (12128): Elaborating entity "MWPKTBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 101
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd Line: 76
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd Line: 156
Info (12128): Elaborating entity "MWPKTBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 124
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd Line: 76
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd Line: 156
Info (12128): Elaborating entity "mwfil_chiftop" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/FILCore.vhd Line: 102
Info (12128): Elaborating entity "mwfil_chifcore" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chiftop.vhd Line: 85
Info (12128): Elaborating entity "mwfil_bus2dut" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 153
Info (12128): Elaborating entity "mwfil_udfifo" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 168
Info (12128): Elaborating entity "mwfil_dpscram" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_udfifo.vhd Line: 130
Info (12128): Elaborating entity "mwfil_controller" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 195
Info (12128): Elaborating entity "mwfil_udfifo" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 219
Info (12128): Elaborating entity "mwfil_dpscram" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_udfifo.vhd Line: 130
Info (12128): Elaborating entity "mwfil_dut2bus" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 236
Info (12128): Elaborating entity "tran_dut_wrapper" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/mwfil_chiftop.vhd Line: 106
Info (12128): Elaborating entity "tran_dut" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/filsrc/tran_dut_wrapper.vhd Line: 61
Info (12129): Elaborating entity "tran_dut_tc" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|tran_dut_tc:u_tran_dut_tc" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut.vhd Line: 249
Info (12129): Elaborating entity "stream_adapt" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|stream_adapt:u_stream_adapt" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut.vhd Line: 259
Warning (10036): Verilog HDL or VHDL warning at stream_adapt.vhd(202): object "Constant_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/stream_adapt.vhd Line: 202
Info (12129): Elaborating entity "bch_encoder" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bch_encoder:u_bch_encoder" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut.vhd Line: 272
Info (12129): Elaborating entity "output_mask" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bch_encoder:u_bch_encoder|output_mask:u_output_mask" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bch_encoder.vhd Line: 686
Info (12129): Elaborating entity "registers" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bch_encoder:u_bch_encoder|registers:u_registers" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bch_encoder.vhd Line: 691
Info (12129): Elaborating entity "shift_and_xor" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bch_encoder:u_bch_encoder|shift_and_xor:u_shift_and_xor" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bch_encoder.vhd Line: 700
Info (12129): Elaborating entity "p2s" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bch_encoder:u_bch_encoder|p2s:u_p2s" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bch_encoder.vhd Line: 707
Info (12129): Elaborating entity "ldpc_encoder" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut.vhd Line: 284
Info (12129): Elaborating entity "address_calculator" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|address_calculator:u_address_calculator" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ldpc_encoder.vhd Line: 219
Info (12129): Elaborating entity "addresses" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|address_calculator:u_address_calculator|addresses:u_addresses" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/address_calculator.vhd Line: 66
Info (12129): Elaborating entity "select_address" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|select_address:u_select_address" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ldpc_encoder.vhd Line: 227
Info (12129): Elaborating entity "ram_bank" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ldpc_encoder.vhd Line: 246
Info (12129): Elaborating entity "ram_repeat" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat:u_ram_repeat" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 295
Warning (10036): Verilog HDL or VHDL warning at ram_repeat.vhd(63): object "Dual_Port_RAM_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat.vhd Line: 63
Info (12129): Elaborating entity "DualPortRAM_singlebit" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat:u_ram_repeat|DualPortRAM_singlebit:u_Dual_Port_RAM" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat.vhd Line: 66
Info (12129): Elaborating entity "ram_repeat1" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat1:u_ram_repeat1" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 305
Warning (10036): Verilog HDL or VHDL warning at ram_repeat1.vhd(63): object "Dual_Port_RAM_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat1.vhd Line: 63
Info (12129): Elaborating entity "ram_repeat2" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat2:u_ram_repeat2" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 315
Warning (10036): Verilog HDL or VHDL warning at ram_repeat2.vhd(63): object "Dual_Port_RAM_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat2.vhd Line: 63
Info (12129): Elaborating entity "ram_repeat3" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat3:u_ram_repeat3" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 325
Warning (10036): Verilog HDL or VHDL warning at ram_repeat3.vhd(63): object "Dual_Port_RAM_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat3.vhd Line: 63
Info (12129): Elaborating entity "ram_repeat4" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat4:u_ram_repeat4" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 335
Warning (10036): Verilog HDL or VHDL warning at ram_repeat4.vhd(63): object "Dual_Port_RAM_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat4.vhd Line: 63
Info (12129): Elaborating entity "ram_repeat5" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat5:u_ram_repeat5" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 345
Warning (10036): Verilog HDL or VHDL warning at ram_repeat5.vhd(63): object "Dual_Port_RAM_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat5.vhd Line: 63
Info (12129): Elaborating entity "ram_repeat6" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat6:u_ram_repeat6" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 355
Warning (10036): Verilog HDL or VHDL warning at ram_repeat6.vhd(63): object "Dual_Port_RAM_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat6.vhd Line: 63
Info (12129): Elaborating entity "ram_repeat7" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat7:u_ram_repeat7" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 365
Warning (10036): Verilog HDL or VHDL warning at ram_repeat7.vhd(63): object "Dual_Port_RAM_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat7.vhd Line: 63
Info (12129): Elaborating entity "ram_repeat8" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat8:u_ram_repeat8" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 375
Warning (10036): Verilog HDL or VHDL warning at ram_repeat8.vhd(63): object "Dual_Port_RAM_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat8.vhd Line: 63
Info (12129): Elaborating entity "ram_repeat9" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat9:u_ram_repeat9" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 385
Warning (10036): Verilog HDL or VHDL warning at ram_repeat9.vhd(63): object "Dual_Port_RAM_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat9.vhd Line: 63
Info (12129): Elaborating entity "ram_repeat10" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat10:u_ram_repeat10" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 395
Warning (10036): Verilog HDL or VHDL warning at ram_repeat10.vhd(63): object "Dual_Port_RAM_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat10.vhd Line: 63
Info (12129): Elaborating entity "ram_repeat11" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|ldpc_encoder:u_ldpc_encoder|ram_bank:u_ram_bank|ram_repeat11:u_ram_repeat11" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_bank.vhd Line: 405
Warning (10036): Verilog HDL or VHDL warning at ram_repeat11.vhd(63): object "Dual_Port_RAM_out1" assigned a value but never read File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/ram_repeat11.vhd Line: 63
Info (12129): Elaborating entity "interleaver_dut" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut.vhd Line: 297
Info (12129): Elaborating entity "SinglePortRAM_singlebit" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|SinglePortRAM_singlebit:u_Single_Port_RAM" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/interleaver_dut.vhd Line: 93
Info (12129): Elaborating entity "bit_mapping" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut.vhd Line: 310
Info (12129): Elaborating entity "angle_selector" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|angle_selector:u_angle_selector" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bit_mapping.vhd Line: 84
Info (12129): Elaborating entity "Cosine_HDL_Optimized" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|Cosine_HDL_Optimized:u_Cosine_HDL_Optimized" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bit_mapping.vhd Line: 89
Info (12129): Elaborating entity "bb_shaping1" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/tran_dut.vhd Line: 320
Info (12129): Elaborating entity "FIR_Interpolation" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation:u_FIR_Interpolation" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bb_shaping1.vhd Line: 69
Info (12129): Elaborating entity "FIR_Interpolation1" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation1:u_FIR_Interpolation1" File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/hdlsrc/transmitter/bb_shaping1.vhd Line: 77
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.02.07.15:25:57 Progress: Loading sldb04f054d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/ip/sldb04f054d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/altera_files/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 1611 megabytes
    Info: Processing ended: Sun Feb  7 15:26:16 2021
    Info: Elapsed time: 00:01:09
    Info: Total CPU time (on all processors): 00:01:21


