{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670248921344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670248921344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 19:32:01 2022 " "Processing started: Mon Dec 05 19:32:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670248921344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248921344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE_224 -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE_224 -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248921344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670248921954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670248921954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_CPU-f " "Found design unit 1: IITB_CPU-f" {  } { { "CPU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_CPU " "Found entity 1: IITB_CPU" {  } { { "CPU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp1-beh " "Found design unit 1: Temp1-beh" {  } { { "T1.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp1 " "Found entity 1: Temp1" {  } { { "T1.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp3-beh " "Found design unit 1: Temp3-beh" {  } { { "T3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp3 " "Found entity 1: Temp3" {  } { { "T3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp2-beh " "Found design unit 1: Temp2-beh" {  } { { "T2.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp2 " "Found entity 1: Temp2" {  } { { "T2.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shift " "Found design unit 1: shifter-shift" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-se " "Found design unit 1: SE10-se" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-se " "Found design unit 1: SE7-se" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-beh " "Found design unit 1: register_file-beh" {  } { { "register_file.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16-beh " "Found design unit 1: register_16-beh" {  } { { "register_16.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16 " "Found entity 1: register_16" {  } { { "register_16.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-beh " "Found design unit 1: PC-beh" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-beh " "Found design unit 1: IR-beh" {  } { { "IR.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/IR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file i_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_mem-beh " "Found design unit 1: i_mem-beh" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_controller-state_machine " "Found design unit 1: fsm_controller-state_machine" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_controller " "Found entity 1: fsm_controller" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D3-beh " "Found design unit 1: D3-beh" {  } { { "D3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/D3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 D3 " "Found entity 1: D3" {  } { { "D3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/D3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_mem-beh " "Found design unit 1: d_mem-beh" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-beh " "Found design unit 1: count-beh" {  } { { "count.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/count.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-func " "Found design unit 1: alu-func" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A1-beh " "Found design unit 1: A1-beh" {  } { { "A1.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 A1 " "Found entity 1: A1" {  } { { "A1.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A2-beh " "Found design unit 1: A2-beh" {  } { { "A2.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 A2 " "Found entity 1: A2" {  } { { "A2.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A3-beh " "Found design unit 1: A3-beh" {  } { { "A3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""} { "Info" "ISGN_ENTITY_NAME" "1 A3 " "Found entity 1: A3" {  } { { "A3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670248928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670248928642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IITB_CPU IITB_CPU:add_instance " "Elaborating entity \"IITB_CPU\" for hierarchy \"IITB_CPU:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928642 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output CPU.vhd(8) " "VHDL Signal Declaration warning at CPU.vhd(8): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670248928642 "|DUT|IITB_CPU:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath IITB_CPU:add_instance\|datapath:datapath1 " "Elaborating entity \"datapath\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\"" {  } { { "CPU.vhd" "datapath1" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter IITB_CPU:add_instance\|datapath:datapath1\|shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|shifter:shifter\"" {  } { { "datapath.vhd" "shifter" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B shifter.vhd(33) " "VHDL Process Statement warning at shifter.vhd(33): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] shifter.vhd(33) " "Inferred latch for \"B\[0\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] shifter.vhd(33) " "Inferred latch for \"B\[1\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] shifter.vhd(33) " "Inferred latch for \"B\[2\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] shifter.vhd(33) " "Inferred latch for \"B\[3\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] shifter.vhd(33) " "Inferred latch for \"B\[4\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] shifter.vhd(33) " "Inferred latch for \"B\[5\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] shifter.vhd(33) " "Inferred latch for \"B\[6\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] shifter.vhd(33) " "Inferred latch for \"B\[7\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] shifter.vhd(33) " "Inferred latch for \"B\[8\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] shifter.vhd(33) " "Inferred latch for \"B\[9\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] shifter.vhd(33) " "Inferred latch for \"B\[10\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] shifter.vhd(33) " "Inferred latch for \"B\[11\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] shifter.vhd(33) " "Inferred latch for \"B\[12\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] shifter.vhd(33) " "Inferred latch for \"B\[13\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] shifter.vhd(33) " "Inferred latch for \"B\[14\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] shifter.vhd(33) " "Inferred latch for \"B\[15\]\" at shifter.vhd(33)" {  } { { "shifter.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|shifter:shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A3 IITB_CPU:add_instance\|datapath:datapath1\|A3:A3 " "Elaborating entity \"A3\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|A3:A3\"" {  } { { "datapath.vhd" "A3" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2 IITB_CPU:add_instance\|datapath:datapath1\|A2:A2 " "Elaborating entity \"A2\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|A2:A2\"" {  } { { "datapath.vhd" "A2" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A1 IITB_CPU:add_instance\|datapath:datapath1\|A1:A1 " "Elaborating entity \"A1\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|A1:A1\"" {  } { { "datapath.vhd" "A1" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D3 IITB_CPU:add_instance\|datapath:datapath1\|D3:D3 " "Elaborating entity \"D3\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|D3:D3\"" {  } { { "datapath.vhd" "D3" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp3 IITB_CPU:add_instance\|datapath:datapath1\|Temp3:T3 " "Elaborating entity \"Temp3\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|Temp3:T3\"" {  } { { "datapath.vhd" "T3" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_D T3.vhd(36) " "VHDL Process Statement warning at T3.vhd(36): signal \"Mem_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T3.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T3.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 "|DUT|IITB_RISC:add_instance|datapath:datapath1|Temp3:T3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp1 IITB_CPU:add_instance\|datapath:datapath1\|Temp1:T1 " "Elaborating entity \"Temp1\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|Temp1:T1\"" {  } { { "datapath.vhd" "T1" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp2 IITB_CPU:add_instance\|datapath:datapath1\|Temp2:T2 " "Elaborating entity \"Temp2\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|Temp2:T2\"" {  } { { "datapath.vhd" "T2" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu IITB_CPU:add_instance\|datapath:datapath1\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|alu:ALU\"" {  } { { "datapath.vhd" "ALU" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3_out ALU.vhd(131) " "VHDL Process Statement warning at ALU.vhd(131): signal \"t3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_out ALU.vhd(135) " "VHDL Process Statement warning at ALU.vhd(135): signal \"pc_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out ALU.vhd(139) " "VHDL Process Statement warning at ALU.vhd(139): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out ALU.vhd(143) " "VHDL Process Statement warning at ALU.vhd(143): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out ALU.vhd(144) " "VHDL Process Statement warning at ALU.vhd(144): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out ALU.vhd(148) " "VHDL Process Statement warning at ALU.vhd(148): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out ALU.vhd(149) " "VHDL Process Statement warning at ALU.vhd(149): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3_out ALU.vhd(153) " "VHDL Process Statement warning at ALU.vhd(153): signal \"t3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out ALU.vhd(154) " "VHDL Process Statement warning at ALU.vhd(154): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out ALU.vhd(158) " "VHDL Process Statement warning at ALU.vhd(158): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out ALU.vhd(159) " "VHDL Process Statement warning at ALU.vhd(159): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b ALU.vhd(126) " "VHDL Process Statement warning at ALU.vhd(126): inferring latch(es) for signal or variable \"alu_b\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[0\] ALU.vhd(126) " "Inferred latch for \"alu_b\[0\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[1\] ALU.vhd(126) " "Inferred latch for \"alu_b\[1\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[2\] ALU.vhd(126) " "Inferred latch for \"alu_b\[2\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[3\] ALU.vhd(126) " "Inferred latch for \"alu_b\[3\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[4\] ALU.vhd(126) " "Inferred latch for \"alu_b\[4\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[5\] ALU.vhd(126) " "Inferred latch for \"alu_b\[5\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[6\] ALU.vhd(126) " "Inferred latch for \"alu_b\[6\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[7\] ALU.vhd(126) " "Inferred latch for \"alu_b\[7\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[8\] ALU.vhd(126) " "Inferred latch for \"alu_b\[8\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[9\] ALU.vhd(126) " "Inferred latch for \"alu_b\[9\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[10\] ALU.vhd(126) " "Inferred latch for \"alu_b\[10\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[11\] ALU.vhd(126) " "Inferred latch for \"alu_b\[11\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[12\] ALU.vhd(126) " "Inferred latch for \"alu_b\[12\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[13\] ALU.vhd(126) " "Inferred latch for \"alu_b\[13\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[14\] ALU.vhd(126) " "Inferred latch for \"alu_b\[14\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[15\] ALU.vhd(126) " "Inferred latch for \"alu_b\[15\]\" at ALU.vhd(126)" {  } { { "ALU.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_RISC:add_instance|datapath:datapath1|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC IITB_CPU:add_instance\|datapath:datapath1\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|PC:PC\"" {  } { { "datapath.vhd" "PC" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 PC.vhd(33) " "VHDL Process Statement warning at PC.vhd(33): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output PC.vhd(23) " "VHDL Process Statement warning at PC.vhd(23): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] PC.vhd(23) " "Inferred latch for \"output\[0\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] PC.vhd(23) " "Inferred latch for \"output\[1\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] PC.vhd(23) " "Inferred latch for \"output\[2\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] PC.vhd(23) " "Inferred latch for \"output\[3\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] PC.vhd(23) " "Inferred latch for \"output\[4\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] PC.vhd(23) " "Inferred latch for \"output\[5\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] PC.vhd(23) " "Inferred latch for \"output\[6\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] PC.vhd(23) " "Inferred latch for \"output\[7\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] PC.vhd(23) " "Inferred latch for \"output\[8\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] PC.vhd(23) " "Inferred latch for \"output\[9\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] PC.vhd(23) " "Inferred latch for \"output\[10\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] PC.vhd(23) " "Inferred latch for \"output\[11\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] PC.vhd(23) " "Inferred latch for \"output\[12\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] PC.vhd(23) " "Inferred latch for \"output\[13\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] PC.vhd(23) " "Inferred latch for \"output\[14\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] PC.vhd(23) " "Inferred latch for \"output\[15\]\" at PC.vhd(23)" {  } { { "PC.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IITB_CPU:add_instance\|datapath:datapath1\|IR:IR " "Elaborating entity \"IR\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|IR:IR\"" {  } { { "datapath.vhd" "IR" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count IITB_CPU:add_instance\|datapath:datapath1\|count:count " "Elaborating entity \"count\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|count:count\"" {  } { { "datapath.vhd" "count" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 IITB_CPU:add_instance\|datapath:datapath1\|SE10:SE10 " "Elaborating entity \"SE10\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|SE10:SE10\"" {  } { { "datapath.vhd" "SE10" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ones SE10.vhd(21) " "VHDL Variable Declaration warning at SE10.vhd(21): used initial value expression for variable \"ones\" because variable was never assigned a value" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 21 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B SE10.vhd(19) " "VHDL Process Statement warning at SE10.vhd(19): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] SE10.vhd(19) " "Inferred latch for \"B\[0\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] SE10.vhd(19) " "Inferred latch for \"B\[1\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] SE10.vhd(19) " "Inferred latch for \"B\[2\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] SE10.vhd(19) " "Inferred latch for \"B\[3\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] SE10.vhd(19) " "Inferred latch for \"B\[4\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] SE10.vhd(19) " "Inferred latch for \"B\[5\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] SE10.vhd(19) " "Inferred latch for \"B\[6\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] SE10.vhd(19) " "Inferred latch for \"B\[7\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] SE10.vhd(19) " "Inferred latch for \"B\[8\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] SE10.vhd(19) " "Inferred latch for \"B\[9\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] SE10.vhd(19) " "Inferred latch for \"B\[10\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] SE10.vhd(19) " "Inferred latch for \"B\[11\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] SE10.vhd(19) " "Inferred latch for \"B\[12\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] SE10.vhd(19) " "Inferred latch for \"B\[13\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] SE10.vhd(19) " "Inferred latch for \"B\[14\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] SE10.vhd(19) " "Inferred latch for \"B\[15\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE10:SE10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 IITB_CPU:add_instance\|datapath:datapath1\|SE7:SE7 " "Elaborating entity \"SE7\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|SE7:SE7\"" {  } { { "datapath.vhd" "SE7" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ones SE7.vhd(22) " "VHDL Variable Declaration warning at SE7.vhd(22): used initial value expression for variable \"ones\" because variable was never assigned a value" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 22 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B SE7.vhd(20) " "VHDL Process Statement warning at SE7.vhd(20): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] SE7.vhd(20) " "Inferred latch for \"B\[0\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] SE7.vhd(20) " "Inferred latch for \"B\[1\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] SE7.vhd(20) " "Inferred latch for \"B\[2\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] SE7.vhd(20) " "Inferred latch for \"B\[3\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] SE7.vhd(20) " "Inferred latch for \"B\[4\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] SE7.vhd(20) " "Inferred latch for \"B\[5\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] SE7.vhd(20) " "Inferred latch for \"B\[6\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] SE7.vhd(20) " "Inferred latch for \"B\[7\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] SE7.vhd(20) " "Inferred latch for \"B\[8\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] SE7.vhd(20) " "Inferred latch for \"B\[9\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] SE7.vhd(20) " "Inferred latch for \"B\[10\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] SE7.vhd(20) " "Inferred latch for \"B\[11\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] SE7.vhd(20) " "Inferred latch for \"B\[12\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] SE7.vhd(20) " "Inferred latch for \"B\[13\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] SE7.vhd(20) " "Inferred latch for \"B\[14\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] SE7.vhd(20) " "Inferred latch for \"B\[15\]\" at SE7.vhd(20)" {  } { { "SE7.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 "|DUT|IITB_CPU:add_instance|datapath:datapath1|SE7:SE7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file IITB_CPU:add_instance\|datapath:datapath1\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|register_file:RF\"" {  } { { "datapath.vhd" "RF" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "register_16 IITB_CPU:add_instance\|datapath:datapath1\|register_file:RF\|register_16:\\map_registers:0:reg A:beh " "Elaborating entity \"register_16\" using architecture \"A:beh\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|register_file:RF\|register_16:\\map_registers:0:reg\"" {  } { { "register_file.vhd" "\\map_registers:0:reg" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_file.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp1 register_16.vhd(32) " "VHDL Process Statement warning at register_16.vhd(32): signal \"temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_16.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_16.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_CPU:add_instance|datapath:datapath1|register_file:RF|register_16:\map_registers:0:reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem IITB_CPU:add_instance\|datapath:datapath1\|d_mem:DMem " "Elaborating entity \"d_mem\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|d_mem:DMem\"" {  } { { "datapath.vhd" "DMem" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state d_mem.vhd(26) " "VHDL Process Statement warning at d_mem.vhd(26): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM d_mem.vhd(28) " "VHDL Process Statement warning at d_mem.vhd(28): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr d_mem.vhd(28) " "VHDL Process Statement warning at d_mem.vhd(28): signal \"Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout d_mem.vhd(24) " "VHDL Process Statement warning at d_mem.vhd(24): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] d_mem.vhd(24) " "Inferred latch for \"Dout\[0\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] d_mem.vhd(24) " "Inferred latch for \"Dout\[1\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] d_mem.vhd(24) " "Inferred latch for \"Dout\[2\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] d_mem.vhd(24) " "Inferred latch for \"Dout\[3\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] d_mem.vhd(24) " "Inferred latch for \"Dout\[4\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] d_mem.vhd(24) " "Inferred latch for \"Dout\[5\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] d_mem.vhd(24) " "Inferred latch for \"Dout\[6\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] d_mem.vhd(24) " "Inferred latch for \"Dout\[7\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] d_mem.vhd(24) " "Inferred latch for \"Dout\[8\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] d_mem.vhd(24) " "Inferred latch for \"Dout\[9\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] d_mem.vhd(24) " "Inferred latch for \"Dout\[10\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] d_mem.vhd(24) " "Inferred latch for \"Dout\[11\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] d_mem.vhd(24) " "Inferred latch for \"Dout\[12\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] d_mem.vhd(24) " "Inferred latch for \"Dout\[13\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] d_mem.vhd(24) " "Inferred latch for \"Dout\[14\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] d_mem.vhd(24) " "Inferred latch for \"Dout\[15\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem IITB_CPU:add_instance\|datapath:datapath1\|i_mem:IMem " "Elaborating entity \"i_mem\" for hierarchy \"IITB_CPU:add_instance\|datapath:datapath1\|i_mem:IMem\"" {  } { { "datapath.vhd" "IMem" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state i_mem.vhdl(27) " "VHDL Process Statement warning at i_mem.vhdl(27): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM i_mem.vhdl(28) " "VHDL Process Statement warning at i_mem.vhdl(28): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr i_mem.vhdl(28) " "VHDL Process Statement warning at i_mem.vhdl(28): signal \"Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout i_mem.vhdl(25) " "VHDL Process Statement warning at i_mem.vhdl(25): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[0\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[1\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[2\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[3\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[4\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[5\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[6\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[7\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[8\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[9\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[10\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[11\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[12\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[13\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[14\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] i_mem.vhdl(25) " "Inferred latch for \"Dout\[15\]\" at i_mem.vhdl(25)" {  } { { "i_mem.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_controller IITB_CPU:add_instance\|fsm_controller:controller " "Elaborating entity \"fsm_controller\" for hierarchy \"IITB_CPU:add_instance\|fsm_controller:controller\"" {  } { { "CPU.vhd" "controller" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CZ fsm_controller.vhd(87) " "VHDL Process Statement warning at fsm_controller.vhd(87): signal \"CZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z fsm_controller.vhd(87) " "VHDL Process Statement warning at fsm_controller.vhd(87): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C fsm_controller.vhd(87) " "VHDL Process Statement warning at fsm_controller.vhd(87): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z fsm_controller.vhd(125) " "VHDL Process Statement warning at fsm_controller.vhd(125): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CZ fsm_controller.vhd(152) " "VHDL Process Statement warning at fsm_controller.vhd(152): signal \"CZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CZ fsm_controller.vhd(161) " "VHDL Process Statement warning at fsm_controller.vhd(161): signal \"CZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count fsm_controller.vhd(172) " "VHDL Process Statement warning at fsm_controller.vhd(172): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count fsm_controller.vhd(198) " "VHDL Process Statement warning at fsm_controller.vhd(198): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670248928689 "|DUT|IITB_CPU:add_instance|fsm_controller:controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670248928955 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670248928955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670248929033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670248929033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670248929048 "|DUT|input_vector[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670248929048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670248929048 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670248929048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670248929048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670248929064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 19:32:09 2022 " "Processing ended: Mon Dec 05 19:32:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670248929064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670248929064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670248929064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670248929064 ""}
