\doxysection{DBGMCU\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structDBGMCU__TypeDef}{}\label{structDBGMCU__TypeDef}\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}


Debug MCU.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDBGMCU__TypeDef_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDBGMCU__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDBGMCU__TypeDef_a2d531df35272b1f3d787e5726ed5c52c}{RESERVED1}} \mbox{[}13\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDBGMCU__TypeDef_a28c36c82c92159d332e737b3eb3e91f8}{APB1\+FZR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDBGMCU__TypeDef_a30d0ff4808d959eb83836fa7e3688a60}{C2\+APB1\+FZR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDBGMCU__TypeDef_acd2e6232df2a59e1404b361408dcd3af}{APB1\+FZR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDBGMCU__TypeDef_ad65b418332870e9fe27c36ccf05acb38}{C2\+APB1\+FZR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDBGMCU__TypeDef_a28c34e6f73e221c57a5464377d5caf82}{APB2\+FZR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDBGMCU__TypeDef_ad27661c3c2624865080bf813ccee80cf}{C2\+APB2\+FZR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Debug MCU. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00349}{349}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structDBGMCU__TypeDef_a28c36c82c92159d332e737b3eb3e91f8}\label{structDBGMCU__TypeDef_a28c36c82c92159d332e737b3eb3e91f8} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1FZR1@{APB1FZR1}}
\index{APB1FZR1@{APB1FZR1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1FZR1}{APB1FZR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+FZR1}

Debug MCU CPU1 APB1 freeze register, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00354}{354}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDBGMCU__TypeDef_acd2e6232df2a59e1404b361408dcd3af}\label{structDBGMCU__TypeDef_acd2e6232df2a59e1404b361408dcd3af} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1FZR2@{APB1FZR2}}
\index{APB1FZR2@{APB1FZR2}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1FZR2}{APB1FZR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+FZR2}

Debug MCU CPU1 APB1 freeze register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00356}{356}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDBGMCU__TypeDef_a28c34e6f73e221c57a5464377d5caf82}\label{structDBGMCU__TypeDef_a28c34e6f73e221c57a5464377d5caf82} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB2FZR@{APB2FZR}}
\index{APB2FZR@{APB2FZR}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2FZR}{APB2FZR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+FZR}

Debug MCU CPU1 APB2 freeze register, Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00358}{358}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDBGMCU__TypeDef_a30d0ff4808d959eb83836fa7e3688a60}\label{structDBGMCU__TypeDef_a30d0ff4808d959eb83836fa7e3688a60} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!C2APB1FZR1@{C2APB1FZR1}}
\index{C2APB1FZR1@{C2APB1FZR1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2APB1FZR1}{C2APB1FZR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+APB1\+FZR1}

Debug MCU CPU2 APB1 freeze register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00355}{355}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDBGMCU__TypeDef_ad65b418332870e9fe27c36ccf05acb38}\label{structDBGMCU__TypeDef_ad65b418332870e9fe27c36ccf05acb38} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!C2APB1FZR2@{C2APB1FZR2}}
\index{C2APB1FZR2@{C2APB1FZR2}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2APB1FZR2}{C2APB1FZR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+APB1\+FZR2}

Debug MCU CPU2 APB1 freeze register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00357}{357}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDBGMCU__TypeDef_ad27661c3c2624865080bf813ccee80cf}\label{structDBGMCU__TypeDef_ad27661c3c2624865080bf813ccee80cf} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!C2APB2FZR@{C2APB2FZR}}
\index{C2APB2FZR@{C2APB2FZR}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2APB2FZR}{C2APB2FZR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+APB2\+FZR}

Debug MCU CPU2 APB2 freeze register, Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00359}{359}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDBGMCU__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structDBGMCU__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Debug MCU configuration register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00352}{352}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDBGMCU__TypeDef_a24df28d0e440321b21f6f07b3bb93dea}\label{structDBGMCU__TypeDef_a24df28d0e440321b21f6f07b3bb93dea} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!IDCODE@{IDCODE}}
\index{IDCODE@{IDCODE}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDCODE}{IDCODE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IDCODE}

MCU device ID code, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00351}{351}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDBGMCU__TypeDef_a2d531df35272b1f3d787e5726ed5c52c}\label{structDBGMCU__TypeDef_a2d531df35272b1f3d787e5726ed5c52c} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}13\mbox{]}}

Reserved, 0x08-\/0x38 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00353}{353}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
