{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 06:24:18 2013 " "Info: Processing started: Thu Dec 19 06:24:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off processor -c processor " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "Tests/processor1.vwf " "Info: Using vector source file \"Tests/processor1.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "write_data_rd\[7\] " "Warning: Can't find node \"write_data_rd\[7\]\" for functional simulation. Ignored vector source file node." {  } { { "Tests/processor1.vwf" "" { Waveform "C:/Repos/284Processor/Processor/Tests/processor1.vwf" "write_data_rd\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "write_data_rd\[6\] " "Warning: Can't find node \"write_data_rd\[6\]\" for functional simulation. Ignored vector source file node." {  } { { "Tests/processor1.vwf" "" { Waveform "C:/Repos/284Processor/Processor/Tests/processor1.vwf" "write_data_rd\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "write_data_rd\[5\] " "Warning: Can't find node \"write_data_rd\[5\]\" for functional simulation. Ignored vector source file node." {  } { { "Tests/processor1.vwf" "" { Waveform "C:/Repos/284Processor/Processor/Tests/processor1.vwf" "write_data_rd\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "write_data_rd\[4\] " "Warning: Can't find node \"write_data_rd\[4\]\" for functional simulation. Ignored vector source file node." {  } { { "Tests/processor1.vwf" "" { Waveform "C:/Repos/284Processor/Processor/Tests/processor1.vwf" "write_data_rd\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "write_data_rd\[3\] " "Warning: Can't find node \"write_data_rd\[3\]\" for functional simulation. Ignored vector source file node." {  } { { "Tests/processor1.vwf" "" { Waveform "C:/Repos/284Processor/Processor/Tests/processor1.vwf" "write_data_rd\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "write_data_rd\[2\] " "Warning: Can't find node \"write_data_rd\[2\]\" for functional simulation. Ignored vector source file node." {  } { { "Tests/processor1.vwf" "" { Waveform "C:/Repos/284Processor/Processor/Tests/processor1.vwf" "write_data_rd\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "write_data_rd\[1\] " "Warning: Can't find node \"write_data_rd\[1\]\" for functional simulation. Ignored vector source file node." {  } { { "Tests/processor1.vwf" "" { Waveform "C:/Repos/284Processor/Processor/Tests/processor1.vwf" "write_data_rd\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "write_data_rd\[0\] " "Warning: Can't find node \"write_data_rd\[0\]\" for functional simulation. Ignored vector source file node." {  } { { "Tests/processor1.vwf" "" { Waveform "C:/Repos/284Processor/Processor/Tests/processor1.vwf" "write_data_rd\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|LED_reg\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|processor\|LED_reg\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|LED_reg\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|processor\|LED_reg\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|LED_reg\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|processor\|LED_reg\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|btn1 " "Warning: Can't find signal in vector source file for input pin \"\|processor\|btn1\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|btn2 " "Warning: Can't find signal in vector source file for input pin \"\|processor\|btn2\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|dip_switch\[7\] " "Warning: Can't find signal in vector source file for input pin \"\|processor\|dip_switch\[7\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|dip_switch\[6\] " "Warning: Can't find signal in vector source file for input pin \"\|processor\|dip_switch\[6\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|dip_switch\[5\] " "Warning: Can't find signal in vector source file for input pin \"\|processor\|dip_switch\[5\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|dip_switch\[4\] " "Warning: Can't find signal in vector source file for input pin \"\|processor\|dip_switch\[4\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|dip_switch\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|processor\|dip_switch\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|dip_switch\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|processor\|dip_switch\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|dip_switch\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|processor\|dip_switch\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|processor\|dip_switch\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|processor\|dip_switch\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     38.72 % " "Info: Simulation coverage is      38.72 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "10808 " "Info: Number of transitions in simulation is 10808" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 21 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 06:24:18 2013 " "Info: Processing ended: Thu Dec 19 06:24:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
