<profile>

<section name = "Vitis HLS Report for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'" level="0">
<item name = "Date">Mon May  2 12:37:32 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">pip_hls_kernel</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.859 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1039, 1039, 10.390 us, 10.390 us, 1039, 1039, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_INIT_DIV_TABLE">1037, 1037, 15, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 129, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 841, 617, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 115, 32, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sdiv_11ns_18ns_18_15_1_U1">sdiv_11ns_18ns_18_15_1, 0, 0, 841, 617, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_91_p2">+, 0, 0, 18, 11, 1</column>
<column name="overflow_1_fu_196_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_208_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln22_fu_85_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="icmp_ln924_fu_184_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln942_fu_202_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="or_ln392_fu_222_p2">or, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_125_p2">or, 0, 0, 2, 1, 1</column>
<column name="div_table_V_d0">select, 0, 0, 17, 1, 18</column>
<column name="grp_fu_145_p1">select, 0, 0, 17, 1, 2</column>
<column name="select_ln392_fu_214_p3">select, 0, 0, 18, 1, 17</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1349_fu_131_p2">xor, 0, 0, 19, 18, 19</column>
<column name="xor_ln941_fu_190_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_p_Val2_2">9, 2, 11, 22</column>
<column name="p_Val2_1_fu_60">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="p_Val2_1_fu_60">11, 0, 11, 0</column>
<column name="p_Val2_2_reg_244">11, 0, 11, 0</column>
<column name="p_Val2_2_reg_244">64, 32, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE, return value</column>
<column name="div_table_V_address0">out, 10, ap_memory, div_table_V, array</column>
<column name="div_table_V_ce0">out, 1, ap_memory, div_table_V, array</column>
<column name="div_table_V_we0">out, 1, ap_memory, div_table_V, array</column>
<column name="div_table_V_d0">out, 18, ap_memory, div_table_V, array</column>
</table>
</item>
</section>
</profile>
