Protel Design System Design Rule Check
PCB File : D:\Bai_Tap\ESP32-SIM800C\ESP32-SIM800C unroute.PcbDoc
Date     : 11/3/2021
Time     : 7:00:37 PM

ERROR : More than 1000 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.5mm) (InPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=1mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (56.26mm,45.435mm) (61.16mm,48.385mm) on Top Solder And Pad U2-1(55.835mm,48.814mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (56.26mm,45.435mm) (61.16mm,48.385mm) on Top Solder And Pad U2-2(55.835mm,47.544mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (56.26mm,45.435mm) (61.16mm,48.385mm) on Top Solder And Pad U2-3(55.835mm,46.274mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (56.26mm,45.435mm) (61.16mm,48.385mm) on Top Solder And Pad U2-4(55.835mm,45.004mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (56.26mm,45.435mm) (61.16mm,48.385mm) on Top Solder And Pad U2-5(61.585mm,45.004mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (56.26mm,45.435mm) (61.16mm,48.385mm) on Top Solder And Pad U2-6(61.585mm,46.274mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (56.26mm,45.435mm) (61.16mm,48.385mm) on Top Solder And Pad U2-7(61.585mm,47.544mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (56.26mm,45.435mm) (61.16mm,48.385mm) on Top Solder And Pad U2-8(61.585mm,48.814mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (63.372mm,63.468mm) (68.272mm,66.418mm) on Top Solder And Pad U1-1(62.947mm,66.848mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (63.372mm,63.468mm) (68.272mm,66.418mm) on Top Solder And Pad U1-2(62.947mm,65.578mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (63.372mm,63.468mm) (68.272mm,66.418mm) on Top Solder And Pad U1-3(62.947mm,64.308mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (63.372mm,63.468mm) (68.272mm,66.418mm) on Top Solder And Pad U1-4(62.947mm,63.038mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (63.372mm,63.468mm) (68.272mm,66.418mm) on Top Solder And Pad U1-5(68.697mm,63.038mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (63.372mm,63.468mm) (68.272mm,66.418mm) on Top Solder And Pad U1-6(68.697mm,64.308mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (63.372mm,63.468mm) (68.272mm,66.418mm) on Top Solder And Pad U1-7(68.697mm,65.578mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (63.372mm,63.468mm) (68.272mm,66.418mm) on Top Solder And Pad U1-8(68.697mm,66.848mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad C2-1(52.487mm,60.746mm) on Top Layer And Pad L2-2(50.4mm,63.5mm) on Top Layer [Top Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.008mm < 0.254mm) Between Pad C26-1(54.505mm,111.94mm) on Top Layer And Via (54.55mm,113.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.008mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.254mm) Between Pad C26-2(54.505mm,109.04mm) on Top Layer And Via (54.45mm,107.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.254mm) Between Pad C27-1(51.512mm,109.616mm) on Top Layer And Via (51.5mm,108.65mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.064mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad C27-2(51.512mm,111.216mm) on Top Layer And Via (51.5mm,112.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Pad C28-2(44.129mm,110.871mm) on Top Layer And Via (44.1mm,112.05mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mm < 0.254mm) Between Pad D7-2(51.33mm,114.173mm) on Top Layer And Via (53.45mm,114.15mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.131mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ESD1-1(97.05mm,113.55mm) on Top Layer And Pad ESD1-2(98mm,113.55mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ESD1-2(98mm,113.55mm) on Top Layer And Pad ESD1-3(98.95mm,113.55mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ESD1-4(98.95mm,116.25mm) on Top Layer And Pad ESD1-5(98mm,116.25mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ESD1-5(98mm,116.25mm) on Top Layer And Pad ESD1-6(97.05mm,116.25mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-(40.594mm,119.575mm) on Bottom Layer And Pad IC3-28(40.194mm,118.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-11(45.194mm,117.475mm) on Bottom Layer And Pad IC3-12(45.194mm,116.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-13(45.194mm,116.475mm) on Bottom Layer And Pad IC3-14(45.194mm,115.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-15(44.194mm,114.975mm) on Bottom Layer And Pad IC3-16(43.694mm,114.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-17(43.194mm,114.975mm) on Bottom Layer And Pad IC3-18(42.694mm,114.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-19(42.194mm,114.975mm) on Bottom Layer And Pad IC3-20(41.694mm,114.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-2(41.694mm,119.975mm) on Bottom Layer And Pad IC3-3(42.194mm,119.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-22(40.194mm,115.975mm) on Bottom Layer And Pad IC3-23(40.194mm,116.475mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-23(40.194mm,116.475mm) on Bottom Layer And Pad IC3-24(40.194mm,116.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-24(40.194mm,116.975mm) on Bottom Layer And Pad IC3-25(40.194mm,117.475mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-25(40.194mm,117.475mm) on Bottom Layer And Pad IC3-26(40.194mm,117.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-26(40.194mm,117.975mm) on Bottom Layer And Pad IC3-27(40.194mm,118.475mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-27(40.194mm,118.475mm) on Bottom Layer And Pad IC3-28(40.194mm,118.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-3(42.194mm,119.975mm) on Bottom Layer And Pad IC3-4(42.694mm,119.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-4(42.694mm,119.975mm) on Bottom Layer And Pad IC3-5(43.194mm,119.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC3-5(43.194mm,119.975mm) on Bottom Layer And Pad IC3-6(43.694mm,119.975mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U14-1(46.601mm,111.694mm) on Top Layer And Pad U14-2(46.601mm,110.744mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.049mm < 0.254mm) Between Pad U14-1(46.601mm,111.694mm) on Top Layer And Via (45.6mm,111.65mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.049mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U14-2(46.601mm,110.744mm) on Top Layer And Pad U14-3(46.601mm,109.794mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U3-1(84.951mm,81.53mm) on Top Layer And Pad U3-2(84.951mm,82.48mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U3-2(84.951mm,82.48mm) on Top Layer And Pad U3-3(84.951mm,83.43mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U4-1(78.8mm,45.7mm) on Top Layer And Pad U4-2(78.8mm,44.75mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U4-2(78.8mm,44.75mm) on Top Layer And Pad U4-3(78.8mm,43.8mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.254mm) Between Pad U7-4(46.27mm,91.592mm) on Top Layer And Via (46.35mm,92.45mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad USB1-1(43.882mm,122.809mm) on Top Layer And Pad USB1-2(43.232mm,122.809mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad USB1-2(43.232mm,122.809mm) on Top Layer And Pad USB1-3(42.582mm,122.809mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad USB1-3(42.582mm,122.809mm) on Top Layer And Pad USB1-4(41.932mm,122.809mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad USB1-4(41.932mm,122.809mm) on Top Layer And Pad USB1-5(41.282mm,122.809mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
Rule Violations :55

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (101.463mm,109.723mm) on Top Overlay And Pad IC4-5(101.501mm,108.323mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (102.563mm,91.023mm) on Top Overlay And Pad IC4-30(102.601mm,92.423mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (110.151mm,97.073mm) on Top Overlay And Pad IC4-35(108.773mm,97.057mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Arc (110.162mm,102.565mm) on Top Overlay And Pad IC4-40(108.773mm,102.557mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (127.127mm,19.177mm) on Bottom Overlay And Pad J3-1(127.127mm,19.177mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (127.127mm,19.177mm) on Top Overlay And Pad J3-1(127.127mm,19.177mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (131.445mm,15.875mm) on Bottom Overlay And Pad J2-1(131.445mm,15.875mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (131.445mm,15.875mm) on Top Overlay And Pad J2-1(131.445mm,15.875mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (39.294mm,117.475mm) on Bottom Overlay And Pad IC3-25(40.194mm,117.475mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (41.694mm,114.075mm) on Bottom Overlay And Pad IC3-20(41.694mm,114.975mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (43.194mm,120.875mm) on Bottom Overlay And Pad IC3-5(43.194mm,119.975mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Arc (52.487mm,57.196mm) on Top Overlay And Pad C2-1(52.487mm,60.746mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Arc (52.487mm,57.196mm) on Top Overlay And Pad C2-1(52.487mm,60.746mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Arc (52.487mm,57.196mm) on Top Overlay And Pad C2-2(52.487mm,53.646mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Arc (52.487mm,57.196mm) on Top Overlay And Pad C2-2(52.487mm,53.646mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Arc (78.776mm,69.515mm) on Top Overlay And Pad L1-2(82.826mm,69.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (78.776mm,69.515mm) on Top Overlay And Pad L1-2(82.826mm,69.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (79.047mm,156.155mm) on Bottom Overlay And Pad J5-1(79.047mm,156.155mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (79.047mm,156.155mm) on Top Overlay And Pad J5-1(79.047mm,156.155mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Arc (79.157mm,58.085mm) on Top Overlay And Pad C4-1(83.507mm,58.085mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Arc (79.157mm,58.085mm) on Top Overlay And Pad C4-1(83.507mm,58.085mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Arc (79.157mm,58.085mm) on Top Overlay And Pad C4-2(74.807mm,58.085mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Arc (79.157mm,58.085mm) on Top Overlay And Pad C4-2(74.807mm,58.085mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (88.254mm,74.169mm) on Bottom Overlay And Pad J1-1(88.254mm,74.169mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (88.254mm,74.169mm) on Top Overlay And Pad J1-1(88.254mm,74.169mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (89.551mm,102.573mm) on Top Overlay And Pad IC4-15(90.951mm,102.573mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (89.551mm,97.073mm) on Top Overlay And Pad IC4-20(90.951mm,97.073mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (96.002mm,109.723mm) on Top Overlay And Pad IC4-10(96.001mm,108.323mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (97.101mm,91.023mm) on Top Overlay And Pad IC4-25(97.101mm,92.423mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C10-1(48.55mm,47.455mm) on Top Layer And Track (47.62mm,45.055mm)(47.62mm,48.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-1(48.55mm,47.455mm) on Top Layer And Track (47.62mm,48.255mm)(49.48mm,48.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C10-1(48.55mm,47.455mm) on Top Layer And Track (49.48mm,45.055mm)(49.48mm,48.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(48.55mm,45.855mm) on Top Layer And Text "C11" (47.574mm,45.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C10-2(48.55mm,45.855mm) on Top Layer And Track (47.62mm,45.055mm)(47.62mm,48.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-2(48.55mm,45.855mm) on Top Layer And Track (47.62mm,45.055mm)(49.48mm,45.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C10-2(48.55mm,45.855mm) on Top Layer And Track (49.48mm,45.055mm)(49.48mm,48.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C1-1(62.925mm,68.95mm) on Top Layer And Text "U1" (61.493mm,68.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(62.925mm,68.95mm) on Top Layer And Track (62.215mm,69.675mm)(65.085mm,69.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(62.925mm,68.95mm) on Top Layer And Track (62.2mm,68.225mm)(62.2mm,69.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(62.925mm,68.95mm) on Top Layer And Track (62.2mm,68.225mm)(65.085mm,68.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(62.925mm,68.95mm) on Top Layer And Track (63.65mm,68.225mm)(63.65mm,69.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C11-1(48.55mm,42.261mm) on Top Layer And Track (47.62mm,41.461mm)(47.62mm,44.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(48.55mm,42.261mm) on Top Layer And Track (47.62mm,41.461mm)(49.48mm,41.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C11-1(48.55mm,42.261mm) on Top Layer And Track (49.48mm,41.461mm)(49.48mm,44.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C11-2(48.55mm,43.861mm) on Top Layer And Track (47.62mm,41.461mm)(47.62mm,44.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(48.55mm,43.861mm) on Top Layer And Track (47.62mm,44.661mm)(49.48mm,44.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C11-2(48.55mm,43.861mm) on Top Layer And Track (49.48mm,41.461mm)(49.48mm,44.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(64.375mm,68.95mm) on Top Layer And Track (62.215mm,69.675mm)(65.085mm,69.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(64.375mm,68.95mm) on Top Layer And Track (62.2mm,68.225mm)(65.085mm,68.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(64.375mm,68.95mm) on Top Layer And Track (63.65mm,68.225mm)(63.65mm,69.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(64.375mm,68.95mm) on Top Layer And Track (65.1mm,68.225mm)(65.1mm,69.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-1(70.229mm,44.75mm) on Top Layer And Text "C9" (69.367mm,43.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-1(70.229mm,44.75mm) on Top Layer And Track (69.429mm,43.82mm)(69.429mm,45.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-1(70.229mm,44.75mm) on Top Layer And Track (69.429mm,43.82mm)(72.629mm,43.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-1(70.229mm,44.75mm) on Top Layer And Track (69.429mm,45.68mm)(72.629mm,45.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-2(71.829mm,44.75mm) on Top Layer And Track (69.429mm,43.82mm)(72.629mm,43.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-2(71.829mm,44.75mm) on Top Layer And Track (69.429mm,45.68mm)(72.629mm,45.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(71.829mm,44.75mm) on Top Layer And Track (72.629mm,43.82mm)(72.629mm,45.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C13-1(64.679mm,40.767mm) on Top Layer And Track (63.749mm,39.967mm)(63.749mm,43.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(64.679mm,40.767mm) on Top Layer And Track (63.749mm,39.967mm)(65.609mm,39.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C13-1(64.679mm,40.767mm) on Top Layer And Track (65.609mm,39.967mm)(65.609mm,43.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C13-2(64.679mm,42.367mm) on Top Layer And Track (63.749mm,39.967mm)(63.749mm,43.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-2(64.679mm,42.367mm) on Top Layer And Track (63.749mm,43.167mm)(65.609mm,43.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C13-2(64.679mm,42.367mm) on Top Layer And Track (65.609mm,39.967mm)(65.609mm,43.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C14-1(67.092mm,40.767mm) on Top Layer And Track (66.162mm,39.967mm)(66.162mm,43.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-1(67.092mm,40.767mm) on Top Layer And Track (66.162mm,39.967mm)(68.022mm,39.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C14-1(67.092mm,40.767mm) on Top Layer And Track (68.022mm,39.967mm)(68.022mm,43.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C14-2(67.092mm,42.367mm) on Top Layer And Track (66.162mm,39.967mm)(66.162mm,43.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-2(67.092mm,42.367mm) on Top Layer And Track (66.162mm,43.167mm)(68.022mm,43.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C14-2(67.092mm,42.367mm) on Top Layer And Track (68.022mm,39.967mm)(68.022mm,43.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(77.749mm,81.337mm) on Top Layer And Track (76.499mm,79.585mm)(76.499mm,83.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(87.745mm,82.951mm) on Top Layer And Track (87.02mm,80.791mm)(87.02mm,83.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(87.745mm,82.951mm) on Top Layer And Track (87.02mm,82.226mm)(88.47mm,82.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(87.745mm,82.951mm) on Top Layer And Track (87.02mm,83.676mm)(88.47mm,83.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(87.745mm,82.951mm) on Top Layer And Track (88.47mm,80.791mm)(88.47mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(87.745mm,81.501mm) on Top Layer And Track (87.02mm,80.776mm)(88.47mm,80.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(87.745mm,81.501mm) on Top Layer And Track (87.02mm,80.791mm)(87.02mm,83.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(87.745mm,81.501mm) on Top Layer And Track (87.02mm,82.226mm)(88.47mm,82.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(87.745mm,81.501mm) on Top Layer And Track (88.47mm,80.791mm)(88.47mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(79.998mm,80.702mm) on Top Layer And Track (79.273mm,79.977mm)(80.723mm,79.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(79.998mm,80.702mm) on Top Layer And Track (79.273mm,79.992mm)(79.273mm,82.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(79.998mm,80.702mm) on Top Layer And Track (79.273mm,81.427mm)(80.723mm,81.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(79.998mm,80.702mm) on Top Layer And Track (80.723mm,79.977mm)(80.723mm,82.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(79.998mm,82.152mm) on Top Layer And Track (79.273mm,79.992mm)(79.273mm,82.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(79.998mm,82.152mm) on Top Layer And Track (79.273mm,81.427mm)(80.723mm,81.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(79.998mm,82.152mm) on Top Layer And Track (79.273mm,82.877mm)(80.723mm,82.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(79.998mm,82.152mm) on Top Layer And Track (80.723mm,79.977mm)(80.723mm,82.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(86.129mm,45.07mm) on Top Layer And Track (87.379mm,43.318mm)(87.379mm,46.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(76.006mm,44.218mm) on Top Layer And Track (75.281mm,43.493mm)(76.731mm,43.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(76.006mm,44.218mm) on Top Layer And Track (75.281mm,43.508mm)(75.281mm,46.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(76.006mm,44.218mm) on Top Layer And Track (75.281mm,44.943mm)(76.731mm,44.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(76.006mm,44.218mm) on Top Layer And Track (76.731mm,43.493mm)(76.731mm,46.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(76.006mm,45.668mm) on Top Layer And Track (75.281mm,43.508mm)(75.281mm,46.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(76.006mm,45.668mm) on Top Layer And Track (75.281mm,44.943mm)(76.731mm,44.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(76.006mm,45.668mm) on Top Layer And Track (75.281mm,46.393mm)(76.731mm,46.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(76.006mm,45.668mm) on Top Layer And Track (76.731mm,43.493mm)(76.731mm,46.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(83.753mm,44.181mm) on Top Layer And Track (83.028mm,43.456mm)(84.478mm,43.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(83.753mm,44.181mm) on Top Layer And Track (83.028mm,43.471mm)(83.028mm,46.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(83.753mm,44.181mm) on Top Layer And Track (83.028mm,44.906mm)(84.478mm,44.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(83.753mm,44.181mm) on Top Layer And Track (84.478mm,43.456mm)(84.478mm,46.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(83.753mm,45.631mm) on Top Layer And Track (83.028mm,43.471mm)(83.028mm,46.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(83.753mm,45.631mm) on Top Layer And Track (83.028mm,44.906mm)(84.478mm,44.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(83.753mm,45.631mm) on Top Layer And Track (83.028mm,46.356mm)(84.478mm,46.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(83.753mm,45.631mm) on Top Layer And Track (84.478mm,43.456mm)(84.478mm,46.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(52.487mm,60.746mm) on Top Layer And Track (49.787mm,61.346mm)(51.237mm,61.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(52.487mm,60.746mm) on Top Layer And Track (51.237mm,60.841mm)(51.237mm,61.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(52.487mm,60.746mm) on Top Layer And Track (53.737mm,60.841mm)(53.737mm,61.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(52.487mm,60.746mm) on Top Layer And Track (53.737mm,61.346mm)(55.187mm,61.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C21-1(65.511mm,116.713mm) on Bottom Layer And Track (63.111mm,115.783mm)(66.311mm,115.783mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C21-1(65.511mm,116.713mm) on Bottom Layer And Track (63.111mm,117.643mm)(66.311mm,117.643mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C21-1(65.511mm,116.713mm) on Bottom Layer And Track (66.311mm,115.783mm)(66.311mm,117.643mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C21-2(63.911mm,116.713mm) on Bottom Layer And Track (63.111mm,115.783mm)(63.111mm,117.643mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C21-2(63.911mm,116.713mm) on Bottom Layer And Track (63.111mm,115.783mm)(66.311mm,115.783mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C21-2(63.911mm,116.713mm) on Bottom Layer And Track (63.111mm,117.643mm)(66.311mm,117.643mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(52.487mm,53.646mm) on Top Layer And Track (48.337mm,53.046mm)(51.237mm,53.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(52.487mm,53.646mm) on Top Layer And Track (51.237mm,53.046mm)(51.237mm,53.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(52.487mm,53.646mm) on Top Layer And Track (53.737mm,53.046mm)(53.737mm,53.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(52.487mm,53.646mm) on Top Layer And Track (53.737mm,53.046mm)(56.637mm,53.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C22-1(65.511mm,118.872mm) on Bottom Layer And Text "C21" (66.37mm,118.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-1(65.511mm,118.872mm) on Bottom Layer And Track (63.111mm,117.942mm)(66.311mm,117.942mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-1(65.511mm,118.872mm) on Bottom Layer And Track (63.111mm,119.802mm)(66.311mm,119.802mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-1(65.511mm,118.872mm) on Bottom Layer And Track (66.311mm,117.942mm)(66.311mm,119.802mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C22-2(63.911mm,118.872mm) on Bottom Layer And Text "C21" (66.37mm,118.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-2(63.911mm,118.872mm) on Bottom Layer And Track (63.111mm,117.942mm)(63.111mm,119.802mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-2(63.911mm,118.872mm) on Bottom Layer And Track (63.111mm,117.942mm)(66.311mm,117.942mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-2(63.911mm,118.872mm) on Bottom Layer And Track (63.111mm,119.802mm)(66.311mm,119.802mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-1(58.704mm,116.586mm) on Bottom Layer And Track (57.904mm,115.656mm)(57.904mm,117.516mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C23-1(58.704mm,116.586mm) on Bottom Layer And Track (57.904mm,115.656mm)(61.104mm,115.656mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C23-1(58.704mm,116.586mm) on Bottom Layer And Track (57.904mm,117.516mm)(61.104mm,117.516mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(54.505mm,111.94mm) on Top Layer And Track (53.055mm,108.99mm)(53.055mm,111.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(54.505mm,111.94mm) on Top Layer And Track (53.055mm,110.94mm)(55.955mm,110.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(54.505mm,111.94mm) on Top Layer And Track (55.955mm,108.99mm)(55.955mm,111.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(54.505mm,109.04mm) on Top Layer And Track (53.055mm,108.99mm)(53.055mm,111.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(54.505mm,109.04mm) on Top Layer And Track (55.955mm,108.99mm)(55.955mm,111.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C27-1(51.512mm,109.616mm) on Top Layer And Track (50.582mm,108.816mm)(50.582mm,112.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27-1(51.512mm,109.616mm) on Top Layer And Track (50.582mm,108.816mm)(52.442mm,108.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C27-1(51.512mm,109.616mm) on Top Layer And Track (52.442mm,108.816mm)(52.442mm,112.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C27-2(51.512mm,111.216mm) on Top Layer And Track (50.582mm,108.816mm)(50.582mm,112.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27-2(51.512mm,111.216mm) on Top Layer And Track (50.582mm,112.016mm)(52.442mm,112.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C27-2(51.512mm,111.216mm) on Top Layer And Track (52.442mm,108.816mm)(52.442mm,112.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28-1(42.529mm,110.871mm) on Top Layer And Track (41.729mm,109.941mm)(41.729mm,111.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C28-1(42.529mm,110.871mm) on Top Layer And Track (41.729mm,109.941mm)(44.929mm,109.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C28-1(42.529mm,110.871mm) on Top Layer And Track (41.729mm,111.801mm)(44.929mm,111.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C28-2(44.129mm,110.871mm) on Top Layer And Track (41.729mm,109.941mm)(44.929mm,109.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C28-2(44.129mm,110.871mm) on Top Layer And Track (41.729mm,111.801mm)(44.929mm,111.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28-2(44.129mm,110.871mm) on Top Layer And Track (44.929mm,109.941mm)(44.929mm,111.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(109.049mm,95.905mm) on Bottom Layer And Track (106.499mm,94.955mm)(109.849mm,94.955mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(109.049mm,95.905mm) on Bottom Layer And Track (106.499mm,96.855mm)(109.849mm,96.855mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C29-1(109.049mm,95.905mm) on Bottom Layer And Track (108.174mm,94.955mm)(108.174mm,96.855mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(109.049mm,95.905mm) on Bottom Layer And Track (109.849mm,94.955mm)(109.849mm,96.855mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(55.85mm,65.875mm) on Top Layer And Track (55.125mm,63.715mm)(55.125mm,66.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(55.85mm,65.875mm) on Top Layer And Track (55.125mm,65.15mm)(56.575mm,65.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(55.85mm,65.875mm) on Top Layer And Track (55.125mm,66.6mm)(56.575mm,66.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(55.85mm,65.875mm) on Top Layer And Track (56.575mm,63.715mm)(56.575mm,66.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(94.302mm,106.413mm) on Bottom Layer And Track (93.577mm,105.688mm)(95.027mm,105.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(94.302mm,106.413mm) on Bottom Layer And Track (93.577mm,105.703mm)(93.577mm,108.573mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(94.302mm,106.413mm) on Bottom Layer And Track (93.577mm,107.138mm)(95.027mm,107.138mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(94.302mm,106.413mm) on Bottom Layer And Track (95.027mm,105.703mm)(95.027mm,108.588mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(55.85mm,64.425mm) on Top Layer And Track (55.125mm,63.715mm)(55.125mm,66.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(55.85mm,64.425mm) on Top Layer And Track (55.125mm,63.7mm)(56.575mm,63.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(55.85mm,64.425mm) on Top Layer And Track (55.125mm,65.15mm)(56.575mm,65.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(55.85mm,64.425mm) on Top Layer And Track (56.575mm,63.715mm)(56.575mm,66.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(83.507mm,58.085mm) on Top Layer And Track (83.845mm,56.835mm)(84.307mm,56.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(83.507mm,58.085mm) on Top Layer And Track (83.845mm,59.335mm)(84.307mm,59.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(83.507mm,58.085mm) on Top Layer And Track (84.307mm,54.985mm)(84.307mm,56.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(83.507mm,58.085mm) on Top Layer And Track (84.307mm,59.335mm)(84.307mm,61.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(74.807mm,58.085mm) on Top Layer And Track (74.007mm,52.935mm)(74.007mm,56.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(74.807mm,58.085mm) on Top Layer And Track (74.007mm,56.835mm)(74.469mm,56.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(74.807mm,58.085mm) on Top Layer And Track (74.007mm,59.335mm)(74.007mm,63.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(74.807mm,58.085mm) on Top Layer And Track (74.007mm,59.335mm)(74.469mm,59.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(79.157mm,51.735mm) on Top Layer And Track (78.432mm,51.01mm)(78.432mm,52.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(79.157mm,51.735mm) on Top Layer And Track (78.432mm,51.01mm)(81.317mm,51.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(79.157mm,51.735mm) on Top Layer And Track (78.447mm,52.46mm)(81.317mm,52.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(79.157mm,51.735mm) on Top Layer And Track (79.882mm,51.01mm)(79.882mm,52.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(71.017mm,57.504mm) on Top Layer And Track (70.292mm,56.779mm)(71.742mm,56.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(71.017mm,57.504mm) on Top Layer And Track (70.292mm,56.794mm)(70.292mm,59.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(71.017mm,57.504mm) on Top Layer And Track (70.292mm,58.229mm)(71.742mm,58.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(71.017mm,57.504mm) on Top Layer And Track (71.742mm,56.779mm)(71.742mm,59.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(71.017mm,58.954mm) on Top Layer And Track (70.292mm,56.794mm)(70.292mm,59.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(71.017mm,58.954mm) on Top Layer And Track (70.292mm,58.229mm)(71.742mm,58.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(71.017mm,58.954mm) on Top Layer And Track (70.292mm,59.679mm)(71.742mm,59.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(71.017mm,58.954mm) on Top Layer And Track (71.742mm,56.779mm)(71.742mm,59.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(68.858mm,57.467mm) on Top Layer And Track (68.133mm,56.742mm)(69.583mm,56.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(68.858mm,57.467mm) on Top Layer And Track (68.133mm,56.757mm)(68.133mm,59.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(68.858mm,57.467mm) on Top Layer And Track (68.133mm,58.192mm)(69.583mm,58.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(68.858mm,57.467mm) on Top Layer And Track (69.583mm,56.742mm)(69.583mm,59.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(68.858mm,58.917mm) on Top Layer And Track (68.133mm,56.757mm)(68.133mm,59.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(68.858mm,58.917mm) on Top Layer And Track (68.133mm,58.192mm)(69.583mm,58.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(68.858mm,58.917mm) on Top Layer And Track (68.133mm,59.642mm)(69.583mm,59.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(68.858mm,58.917mm) on Top Layer And Track (69.583mm,56.742mm)(69.583mm,59.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C8-1(57.478mm,50.846mm) on Top Layer And Track (55.078mm,49.916mm)(58.278mm,49.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C8-1(57.478mm,50.846mm) on Top Layer And Track (55.078mm,51.776mm)(58.278mm,51.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-1(57.478mm,50.846mm) on Top Layer And Track (58.278mm,49.916mm)(58.278mm,51.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(55.878mm,50.846mm) on Top Layer And Text "U2" (54.381mm,50.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-2(55.878mm,50.846mm) on Top Layer And Track (55.078mm,49.916mm)(55.078mm,51.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C8-2(55.878mm,50.846mm) on Top Layer And Track (55.078mm,49.916mm)(58.278mm,49.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C8-2(55.878mm,50.846mm) on Top Layer And Track (55.078mm,51.776mm)(58.278mm,51.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9-1(70.229mm,42.21mm) on Top Layer And Track (69.429mm,41.28mm)(69.429mm,43.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C9-1(70.229mm,42.21mm) on Top Layer And Track (69.429mm,41.28mm)(72.629mm,41.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C9-1(70.229mm,42.21mm) on Top Layer And Track (69.429mm,43.14mm)(72.629mm,43.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C9-2(71.829mm,42.21mm) on Top Layer And Track (69.429mm,41.28mm)(72.629mm,41.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C9-2(71.829mm,42.21mm) on Top Layer And Track (69.429mm,43.14mm)(72.629mm,43.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9-2(71.829mm,42.21mm) on Top Layer And Track (72.629mm,41.28mm)(72.629mm,43.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-1(68.87mm,76.775mm) on Top Layer And Track (65.76mm,76.88mm)(66.87mm,76.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-1(68.87mm,76.775mm) on Top Layer And Track (70.87mm,76.88mm)(71.98mm,76.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-2(68.87mm,69.875mm) on Top Layer And Track (65.76mm,69.77mm)(66.87mm,69.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-2(68.87mm,69.875mm) on Top Layer And Track (70.87mm,69.77mm)(71.98mm,69.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-1(44.74mm,57.448mm) on Top Layer And Track (41.63mm,57.703mm)(42.74mm,57.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-1(44.74mm,57.448mm) on Top Layer And Track (46.74mm,57.703mm)(47.85mm,57.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(44.74mm,50.848mm) on Top Layer And Text "F1" (42.215mm,48.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-2(44.74mm,50.848mm) on Top Layer And Track (41.63mm,50.593mm)(42.74mm,50.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(44.74mm,50.848mm) on Top Layer And Track (41.64mm,52.448mm)(47.85mm,52.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-2(44.74mm,50.848mm) on Top Layer And Track (46.74mm,50.593mm)(47.85mm,50.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-1(62.139mm,58.487mm) on Top Layer And Track (59.029mm,58.592mm)(60.139mm,58.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-1(62.139mm,58.487mm) on Top Layer And Track (64.139mm,58.592mm)(65.249mm,58.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-2(62.139mm,51.587mm) on Top Layer And Track (59.029mm,51.482mm)(60.139mm,51.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-2(62.139mm,51.587mm) on Top Layer And Track (64.139mm,51.482mm)(65.249mm,51.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D4-2(38.75mm,42.198mm) on Top Layer And Track (35.64mm,41.945mm)(36.85mm,41.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D4-2(38.75mm,42.198mm) on Top Layer And Track (40.65mm,41.945mm)(41.86mm,41.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad D5-1(103.619mm,80.999mm) on Top Layer And Track (103.619mm,74.494mm)(103.619mm,78.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad D5-2(103.619mm,72.389mm) on Top Layer And Track (103.619mm,74.494mm)(103.619mm,78.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad D6-1(103.6mm,57.905mm) on Top Layer And Track (103.6mm,51.4mm)(103.6mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad D6-2(103.6mm,49.295mm) on Top Layer And Track (103.6mm,51.4mm)(103.6mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D7-1(51.33mm,120.777mm) on Top Layer And Track (48.22mm,121.03mm)(49.43mm,121.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D7-1(51.33mm,120.777mm) on Top Layer And Track (53.23mm,121.03mm)(54.44mm,121.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D8-1(83.1mm,118.9mm) on Top Layer And Track (82.084mm,115.283mm)(82.084mm,119.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D8-1(83.1mm,118.9mm) on Top Layer And Track (82.084mm,119.855mm)(84.116mm,119.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D8-1(83.1mm,118.9mm) on Top Layer And Track (84.116mm,115.283mm)(84.116mm,119.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D8-2(83.1mm,117mm) on Top Layer And Track (82.084mm,115.283mm)(82.084mm,119.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D8-2(83.1mm,117mm) on Top Layer And Track (82.084mm,116.045mm)(84.116mm,116.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D8-2(83.1mm,117mm) on Top Layer And Track (84.116mm,115.283mm)(84.116mm,119.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad ESD1-1(97.05mm,113.55mm) on Top Layer And Track (96.15mm,113.75mm)(96.45mm,113.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad ESD1-1(97.05mm,113.55mm) on Top Layer And Track (96.475mm,112.45mm)(96.475mm,117.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad ESD1-1(97.05mm,113.55mm) on Top Layer And Track (96.475mm,112.45mm)(99.525mm,112.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad ESD1-1(97.05mm,113.55mm) on Top Layer And Track (97.05mm,112.25mm)(97.05mm,112.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad ESD1-1(97.05mm,113.55mm) on Top Layer And Track (97.05mm,112.25mm)(97.05mm,112.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad ESD1-2(98mm,113.55mm) on Top Layer And Track (96.475mm,112.45mm)(99.525mm,112.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad ESD1-3(98.95mm,113.55mm) on Top Layer And Track (96.475mm,112.45mm)(99.525mm,112.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad ESD1-3(98.95mm,113.55mm) on Top Layer And Track (99.525mm,112.45mm)(99.525mm,117.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad ESD1-4(98.95mm,116.25mm) on Top Layer And Track (96.475mm,117.35mm)(99.525mm,117.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad ESD1-4(98.95mm,116.25mm) on Top Layer And Track (99.525mm,112.45mm)(99.525mm,117.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad ESD1-5(98mm,116.25mm) on Top Layer And Track (96.475mm,117.35mm)(99.525mm,117.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad ESD1-6(97.05mm,116.25mm) on Top Layer And Track (96.475mm,112.45mm)(96.475mm,117.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad ESD1-6(97.05mm,116.25mm) on Top Layer And Track (96.475mm,117.35mm)(99.525mm,117.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad F1-1(44.74mm,42.3mm) on Top Layer And Track (42.275mm,43.353mm)(42.275mm,46.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad F1-1(44.74mm,42.3mm) on Top Layer And Track (42.275mm,43.353mm)(47.205mm,43.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad F1-1(44.74mm,42.3mm) on Top Layer And Track (47.205mm,43.353mm)(47.205mm,46.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-3(36.79mm,124mm) on Multi-Layer And Text "R25" (35.839mm,123.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC3-14(45.194mm,115.975mm) on Bottom Layer And Track (45.194mm,114.975mm)(45.194mm,115.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC3-21(41.194mm,114.975mm) on Bottom Layer And Track (40.194mm,114.975mm)(40.794mm,114.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC3-22(40.194mm,115.975mm) on Bottom Layer And Track (40.194mm,114.975mm)(40.194mm,115.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC3-28(40.194mm,118.975mm) on Bottom Layer And Track (39.994mm,119.375mm)(39.994mm,120.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC3-7(44.194mm,119.975mm) on Bottom Layer And Track (44.594mm,119.975mm)(45.194mm,119.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad IC3-7(44.194mm,119.975mm) on Bottom Layer And Track (44.66mm,119.94mm)(44.66mm,121.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad IC3-7(44.194mm,119.975mm) on Bottom Layer And Track (44.66mm,119.94mm)(48.025mm,119.94mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad J4-1(100mm,85mm) on Multi-Layer And Text "D5" (100.559mm,83.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J6-1(94.286mm,110.371mm) on Bottom Layer And Text "C31" (95.072mm,109.347mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J6-2(96.826mm,110.371mm) on Bottom Layer And Text "R41" (96.952mm,109.449mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J6-2(96.826mm,110.371mm) on Bottom Layer And Text "R43" (98.857mm,109.449mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J6-3(99.366mm,110.371mm) on Bottom Layer And Text "R42" (100.762mm,109.449mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad J6-3(99.366mm,110.371mm) on Bottom Layer And Text "R43" (98.857mm,109.449mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad J6-5(107.256mm,112.796mm) on Bottom Layer And Track (107.056mm,114.473mm)(107.056mm,123.683mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad J6-5(93.016mm,110.371mm) on Bottom Layer And Text "C31" (95.072mm,109.347mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J6-7(98.096mm,110.371mm) on Bottom Layer And Text "R43" (98.857mm,109.449mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-1(141.9mm,107.635mm) on Multi-Layer And Track (139.9mm,107.635mm)(140.8mm,107.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-1(141.9mm,107.635mm) on Multi-Layer And Track (141.9mm,105.635mm)(141.9mm,106.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-1(141.9mm,107.635mm) on Multi-Layer And Track (141.9mm,108.735mm)(141.9mm,109.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-1(141.9mm,107.635mm) on Multi-Layer And Track (143mm,107.635mm)(143.9mm,107.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-2(141.9mm,102.555mm) on Multi-Layer And Track (139.9mm,102.555mm)(140.8mm,102.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-2(141.9mm,102.555mm) on Multi-Layer And Track (141.9mm,100.555mm)(141.9mm,101.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-2(141.9mm,102.555mm) on Multi-Layer And Track (141.9mm,103.655mm)(141.9mm,104.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-2(141.9mm,102.555mm) on Multi-Layer And Track (143mm,102.555mm)(143.9mm,102.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-1(30.969mm,47.541mm) on Multi-Layer And Track (28.969mm,47.541mm)(29.869mm,47.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-1(30.969mm,47.541mm) on Multi-Layer And Track (30.969mm,45.541mm)(30.969mm,46.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-1(30.969mm,47.541mm) on Multi-Layer And Track (30.969mm,48.641mm)(30.969mm,49.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-1(30.969mm,47.541mm) on Multi-Layer And Track (32.069mm,47.541mm)(32.969mm,47.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-1(141.9mm,119.335mm) on Multi-Layer And Track (139.9mm,119.335mm)(140.8mm,119.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-1(141.9mm,119.335mm) on Multi-Layer And Track (141.9mm,117.335mm)(141.9mm,118.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-1(141.9mm,119.335mm) on Multi-Layer And Track (141.9mm,120.435mm)(141.9mm,121.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-1(141.9mm,119.335mm) on Multi-Layer And Track (143mm,119.335mm)(143.9mm,119.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-2(141.9mm,114.255mm) on Multi-Layer And Track (139.9mm,114.255mm)(140.8mm,114.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-2(141.9mm,114.255mm) on Multi-Layer And Track (141.9mm,112.255mm)(141.9mm,113.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-2(141.9mm,114.255mm) on Multi-Layer And Track (141.9mm,115.355mm)(141.9mm,116.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-2(141.9mm,114.255mm) on Multi-Layer And Track (143mm,114.255mm)(143.9mm,114.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-2(30.969mm,52.621mm) on Multi-Layer And Track (28.969mm,52.621mm)(29.869mm,52.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-2(30.969mm,52.621mm) on Multi-Layer And Track (30.969mm,50.621mm)(30.969mm,51.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-2(30.969mm,52.621mm) on Multi-Layer And Track (30.969mm,53.721mm)(30.969mm,54.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-2(30.969mm,52.621mm) on Multi-Layer And Track (32.069mm,52.621mm)(32.969mm,52.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-1(31mm,70.84mm) on Multi-Layer And Track (29mm,70.84mm)(29.9mm,70.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-1(31mm,70.84mm) on Multi-Layer And Track (31mm,68.84mm)(31mm,69.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-1(31mm,70.84mm) on Multi-Layer And Track (31mm,71.94mm)(31mm,72.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-1(31mm,70.84mm) on Multi-Layer And Track (32.1mm,70.84mm)(33mm,70.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-2(31mm,75.92mm) on Multi-Layer And Track (29mm,75.92mm)(29.9mm,75.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-2(31mm,75.92mm) on Multi-Layer And Track (31mm,73.92mm)(31mm,74.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-2(31mm,75.92mm) on Multi-Layer And Track (31mm,77.02mm)(31mm,77.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-2(31mm,75.92mm) on Multi-Layer And Track (32.1mm,75.92mm)(33mm,75.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-3(31mm,81mm) on Multi-Layer And Track (29mm,81mm)(29.9mm,81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-3(31mm,81mm) on Multi-Layer And Track (31mm,79mm)(31mm,79.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-3(31mm,81mm) on Multi-Layer And Track (31mm,82.1mm)(31mm,83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-3(31mm,81mm) on Multi-Layer And Track (32.1mm,81mm)(33mm,81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-1(31mm,87.5mm) on Multi-Layer And Track (29mm,87.5mm)(29.9mm,87.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-1(31mm,87.5mm) on Multi-Layer And Track (31mm,85.5mm)(31mm,86.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-1(31mm,87.5mm) on Multi-Layer And Track (31mm,88.6mm)(31mm,89.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-1(31mm,87.5mm) on Multi-Layer And Track (32.1mm,87.5mm)(33mm,87.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-2(31mm,92.58mm) on Multi-Layer And Track (29mm,92.58mm)(29.9mm,92.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-2(31mm,92.58mm) on Multi-Layer And Track (31mm,90.58mm)(31mm,91.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-2(31mm,92.58mm) on Multi-Layer And Track (31mm,93.68mm)(31mm,94.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-2(31mm,92.58mm) on Multi-Layer And Track (32.1mm,92.58mm)(33mm,92.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-3(31mm,97.66mm) on Multi-Layer And Track (29mm,97.66mm)(29.9mm,97.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-3(31mm,97.66mm) on Multi-Layer And Track (31mm,95.66mm)(31mm,96.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-3(31mm,97.66mm) on Multi-Layer And Track (31mm,98.76mm)(31mm,99.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-3(31mm,97.66mm) on Multi-Layer And Track (32.1mm,97.66mm)(33mm,97.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-1(31mm,59.17mm) on Multi-Layer And Track (29mm,59.17mm)(29.9mm,59.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-1(31mm,59.17mm) on Multi-Layer And Track (31mm,57.17mm)(31mm,58.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-1(31mm,59.17mm) on Multi-Layer And Track (31mm,60.27mm)(31mm,61.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-1(31mm,59.17mm) on Multi-Layer And Track (32.1mm,59.17mm)(33mm,59.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-2(31mm,64.25mm) on Multi-Layer And Track (29mm,64.25mm)(29.9mm,64.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-2(31mm,64.25mm) on Multi-Layer And Track (31mm,62.25mm)(31mm,63.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-2(31mm,64.25mm) on Multi-Layer And Track (31mm,65.35mm)(31mm,66.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-2(31mm,64.25mm) on Multi-Layer And Track (32.1mm,64.25mm)(33mm,64.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-1(141.9mm,84.25mm) on Multi-Layer And Track (139.9mm,84.25mm)(140.8mm,84.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-1(141.9mm,84.25mm) on Multi-Layer And Track (141.9mm,82.25mm)(141.9mm,83.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-1(141.9mm,84.25mm) on Multi-Layer And Track (141.9mm,85.35mm)(141.9mm,86.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-1(141.9mm,84.25mm) on Multi-Layer And Track (143mm,84.25mm)(143.9mm,84.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-2(141.9mm,79.17mm) on Multi-Layer And Track (139.9mm,79.17mm)(140.8mm,79.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-2(141.9mm,79.17mm) on Multi-Layer And Track (141.9mm,77.17mm)(141.9mm,78.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-2(141.9mm,79.17mm) on Multi-Layer And Track (141.9mm,80.27mm)(141.9mm,81.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-2(141.9mm,79.17mm) on Multi-Layer And Track (143mm,79.17mm)(143.9mm,79.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-1(141.9mm,72.5mm) on Multi-Layer And Track (139.9mm,72.5mm)(140.8mm,72.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-1(141.9mm,72.5mm) on Multi-Layer And Track (141.9mm,70.5mm)(141.9mm,71.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-1(141.9mm,72.5mm) on Multi-Layer And Track (141.9mm,73.6mm)(141.9mm,74.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-1(141.9mm,72.5mm) on Multi-Layer And Track (143mm,72.5mm)(143.9mm,72.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-2(141.9mm,67.42mm) on Multi-Layer And Track (139.9mm,67.42mm)(140.8mm,67.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-2(141.9mm,67.42mm) on Multi-Layer And Track (141.9mm,65.42mm)(141.9mm,66.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-2(141.9mm,67.42mm) on Multi-Layer And Track (141.9mm,68.52mm)(141.9mm,69.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-2(141.9mm,67.42mm) on Multi-Layer And Track (143mm,67.42mm)(143.9mm,67.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-1(141.9mm,60.75mm) on Multi-Layer And Track (139.9mm,60.75mm)(140.8mm,60.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-1(141.9mm,60.75mm) on Multi-Layer And Track (141.9mm,58.75mm)(141.9mm,59.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-1(141.9mm,60.75mm) on Multi-Layer And Track (141.9mm,61.85mm)(141.9mm,62.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-1(141.9mm,60.75mm) on Multi-Layer And Track (143mm,60.75mm)(143.9mm,60.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-2(141.9mm,55.67mm) on Multi-Layer And Track (139.9mm,55.67mm)(140.8mm,55.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-2(141.9mm,55.67mm) on Multi-Layer And Track (141.9mm,53.67mm)(141.9mm,54.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-2(141.9mm,55.67mm) on Multi-Layer And Track (141.9mm,56.77mm)(141.9mm,57.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-2(141.9mm,55.67mm) on Multi-Layer And Track (143mm,55.67mm)(143.9mm,55.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-1(141.9mm,49mm) on Multi-Layer And Track (139.9mm,49mm)(140.8mm,49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-1(141.9mm,49mm) on Multi-Layer And Track (141.9mm,47mm)(141.9mm,47.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-1(141.9mm,49mm) on Multi-Layer And Track (141.9mm,50.1mm)(141.9mm,51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-1(141.9mm,49mm) on Multi-Layer And Track (143mm,49mm)(143.9mm,49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-2(141.9mm,43.92mm) on Multi-Layer And Track (139.9mm,43.92mm)(140.8mm,43.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-2(141.9mm,43.92mm) on Multi-Layer And Track (141.9mm,41.92mm)(141.9mm,42.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-2(141.9mm,43.92mm) on Multi-Layer And Track (141.9mm,45.02mm)(141.9mm,45.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-2(141.9mm,43.92mm) on Multi-Layer And Track (143mm,43.92mm)(143.9mm,43.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-1(141.9mm,95.935mm) on Multi-Layer And Track (139.9mm,95.935mm)(140.8mm,95.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-1(141.9mm,95.935mm) on Multi-Layer And Track (141.9mm,93.935mm)(141.9mm,94.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-1(141.9mm,95.935mm) on Multi-Layer And Track (141.9mm,97.035mm)(141.9mm,97.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-1(141.9mm,95.935mm) on Multi-Layer And Track (143mm,95.935mm)(143.9mm,95.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-2(141.9mm,90.855mm) on Multi-Layer And Track (139.9mm,90.855mm)(140.8mm,90.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-2(141.9mm,90.855mm) on Multi-Layer And Track (141.9mm,88.855mm)(141.9mm,89.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-2(141.9mm,90.855mm) on Multi-Layer And Track (141.9mm,91.955mm)(141.9mm,92.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-2(141.9mm,90.855mm) on Multi-Layer And Track (143mm,90.855mm)(143.9mm,90.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L1-2(82.826mm,69.515mm) on Top Layer And Track (83.926mm,64.515mm)(83.926mm,67.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L1-2(82.826mm,69.515mm) on Top Layer And Track (83.926mm,71.415mm)(83.926mm,74.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-1(48.1mm,63.5mm) on Top Layer And Text "C2" (48.285mm,63.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L2-1(48.1mm,63.5mm) on Top Layer And Track (49.25mm,62.15mm)(49.25mm,64.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Pad L2-2(50.4mm,63.5mm) on Top Layer And Text "C2" (48.285mm,63.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L2-2(50.4mm,63.5mm) on Top Layer And Track (49.25mm,62.15mm)(49.25mm,64.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad L3-1(66.376mm,49.576mm) on Top Layer And Track (64.139mm,51.482mm)(65.249mm,51.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad L3-1(66.376mm,49.576mm) on Top Layer And Track (65.249mm,51.482mm)(65.249mm,58.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad L3-1(66.376mm,49.576mm) on Top Layer And Track (65.851mm,46.176mm)(65.851mm,47.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad L3-1(66.376mm,49.576mm) on Top Layer And Track (65.851mm,51.576mm)(65.851mm,52.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad L3-2(72.126mm,49.576mm) on Top Layer And Track (72.651mm,46.176mm)(72.651mm,47.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad L3-2(72.126mm,49.576mm) on Top Layer And Track (72.651mm,51.576mm)(72.651mm,52.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-1(118.599mm,107.021mm) on Top Layer And Text "LED2" (117.526mm,106.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad LED1-1(118.599mm,107.021mm) on Top Layer And Track (117.583mm,106.066mm)(117.583mm,110.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad LED1-1(118.599mm,107.021mm) on Top Layer And Track (117.583mm,106.066mm)(119.615mm,106.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad LED1-1(118.599mm,107.021mm) on Top Layer And Track (119.615mm,106.066mm)(119.615mm,110.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad LED1-2(118.599mm,108.921mm) on Top Layer And Track (117.583mm,106.066mm)(117.583mm,110.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad LED1-2(118.599mm,108.921mm) on Top Layer And Track (117.583mm,109.876mm)(119.615mm,109.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad LED1-2(118.599mm,108.921mm) on Top Layer And Track (119.615mm,106.066mm)(119.615mm,110.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad LED2-1(118.599mm,102.118mm) on Top Layer And Track (117.583mm,101.163mm)(117.583mm,105.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad LED2-1(118.599mm,102.118mm) on Top Layer And Track (117.583mm,101.163mm)(119.615mm,101.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad LED2-1(118.599mm,102.118mm) on Top Layer And Track (119.615mm,101.163mm)(119.615mm,105.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1-1(97.285mm,81.511mm) on Top Layer And Track (97.535mm,80.711mm)(97.535mm,81.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Q1-1(97.285mm,81.511mm) on Top Layer And Track (97.935mm,81.861mm)(99.135mm,81.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1-2(97.285mm,80.211mm) on Top Layer And Track (97.535mm,80.711mm)(97.535mm,81.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Q1-2(97.285mm,80.211mm) on Top Layer And Track (97.935mm,79.861mm)(99.135mm,79.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1-3(99.385mm,80.861mm) on Top Layer And Track (99.135mm,79.861mm)(99.135mm,80.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1-3(99.385mm,80.861mm) on Top Layer And Track (99.135mm,81.361mm)(99.135mm,81.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2-1(97.235mm,58.323mm) on Top Layer And Track (97.485mm,57.523mm)(97.485mm,57.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Q2-1(97.235mm,58.323mm) on Top Layer And Track (97.885mm,58.673mm)(99.085mm,58.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2-2(97.235mm,57.023mm) on Top Layer And Track (97.485mm,57.523mm)(97.485mm,57.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Q2-2(97.235mm,57.023mm) on Top Layer And Track (97.885mm,56.673mm)(99.085mm,56.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2-3(99.335mm,57.673mm) on Top Layer And Track (99.085mm,56.673mm)(99.085mm,57.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2-3(99.335mm,57.673mm) on Top Layer And Track (99.085mm,58.173mm)(99.085mm,58.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-1(33.602mm,118.811mm) on Bottom Layer And Text "Q4" (33.934mm,118.516mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q3-1(33.602mm,118.811mm) on Bottom Layer And Track (31.652mm,118.261mm)(33.452mm,118.261mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q3-1(33.602mm,118.811mm) on Bottom Layer And Track (33.452mm,119.361mm)(33.452mm,120.161mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q3-2(33.602mm,120.711mm) on Bottom Layer And Track (31.652mm,121.261mm)(33.452mm,121.261mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q3-2(33.602mm,120.711mm) on Bottom Layer And Track (33.452mm,119.361mm)(33.452mm,120.161mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q3-3(31.502mm,119.761mm) on Bottom Layer And Track (31.652mm,118.261mm)(31.652mm,119.161mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q3-3(31.502mm,119.761mm) on Bottom Layer And Track (31.652mm,120.361mm)(31.652mm,121.261mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q4-1(33.534mm,115.321mm) on Bottom Layer And Track (31.584mm,114.771mm)(33.384mm,114.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q4-1(33.534mm,115.321mm) on Bottom Layer And Track (33.384mm,115.871mm)(33.384mm,116.671mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q4-2(33.534mm,117.221mm) on Bottom Layer And Track (31.584mm,117.771mm)(33.384mm,117.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q4-2(33.534mm,117.221mm) on Bottom Layer And Track (33.384mm,115.871mm)(33.384mm,116.671mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q5-2(114.551mm,107.275mm) on Top Layer And Track (114.851mm,108.025mm)(114.851mm,108.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad Q5-2(114.551mm,107.275mm) on Top Layer And Track (115.251mm,106.705mm)(116.251mm,106.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Q5-3(116.551mm,108.225mm) on Top Layer And Track (116.251mm,106.705mm)(116.251mm,107.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Q5-3(116.551mm,108.225mm) on Top Layer And Track (116.251mm,108.945mm)(116.251mm,109.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad Q6-1(114.535mm,103.759mm) on Top Layer And Track (113.687mm,101.148mm)(113.687mm,104.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q6-1(114.535mm,103.759mm) on Top Layer And Track (114.835mm,102.609mm)(114.835mm,103.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad Q6-1(114.535mm,103.759mm) on Top Layer And Track (115.235mm,104.329mm)(116.235mm,104.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad Q6-2(114.535mm,101.859mm) on Top Layer And Track (113.687mm,101.148mm)(113.687mm,104.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q6-2(114.535mm,101.859mm) on Top Layer And Track (114.835mm,102.609mm)(114.835mm,103.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad Q6-2(114.535mm,101.859mm) on Top Layer And Track (115.235mm,101.289mm)(116.235mm,101.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Q6-3(116.535mm,102.809mm) on Top Layer And Track (116.235mm,101.289mm)(116.235mm,102.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad Q6-3(116.535mm,102.809mm) on Top Layer And Track (116.235mm,103.529mm)(116.235mm,104.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R10-1(62.266mm,40.692mm) on Bottom Layer And Track (61.296mm,39.877mm)(61.296mm,43.242mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R10-1(62.266mm,40.692mm) on Bottom Layer And Track (61.296mm,39.877mm)(63.226mm,39.877mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R10-1(62.266mm,40.692mm) on Bottom Layer And Track (63.226mm,39.877mm)(63.226mm,43.242mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R10-2(62.266mm,42.442mm) on Bottom Layer And Track (61.296mm,39.877mm)(61.296mm,43.242mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(62.266mm,42.442mm) on Bottom Layer And Track (61.296mm,43.242mm)(63.226mm,43.242mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R10-2(62.266mm,42.442mm) on Bottom Layer And Track (63.226mm,39.877mm)(63.226mm,43.242mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(66.826mm,58.992mm) on Top Layer And Track (66.126mm,56.692mm)(66.126mm,59.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(66.826mm,58.992mm) on Top Layer And Track (66.126mm,59.692mm)(67.526mm,59.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(66.826mm,58.992mm) on Top Layer And Track (67.526mm,56.692mm)(67.526mm,59.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R11-2(52.6mm,44.877mm) on Bottom Layer And Track (50.035mm,43.917mm)(53.4mm,43.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R11-2(52.6mm,44.877mm) on Bottom Layer And Track (50.035mm,45.847mm)(53.4mm,45.847mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(52.6mm,44.877mm) on Bottom Layer And Track (53.4mm,43.917mm)(53.4mm,45.847mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(66.826mm,57.392mm) on Top Layer And Track (66.126mm,56.692mm)(66.126mm,59.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(66.826mm,57.392mm) on Top Layer And Track (66.126mm,56.692mm)(67.526mm,56.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(66.826mm,57.392mm) on Top Layer And Track (67.526mm,56.692mm)(67.526mm,59.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R12-1(52.6mm,42.337mm) on Top Layer And Track (50.05mm,41.377mm)(53.415mm,41.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R12-1(52.6mm,42.337mm) on Top Layer And Track (50.05mm,43.307mm)(53.415mm,43.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R12-1(52.6mm,42.337mm) on Top Layer And Track (53.415mm,41.377mm)(53.415mm,43.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(50.85mm,42.337mm) on Top Layer And Track (50.05mm,41.377mm)(50.05mm,43.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R12-2(50.85mm,42.337mm) on Top Layer And Track (50.05mm,41.377mm)(53.415mm,41.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R12-2(50.85mm,42.337mm) on Top Layer And Track (50.05mm,43.307mm)(53.415mm,43.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R13-1(58.629mm,116.586mm) on Top Layer And Track (57.814mm,115.616mm)(57.814mm,117.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R13-1(58.629mm,116.586mm) on Top Layer And Track (57.814mm,115.616mm)(61.179mm,115.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R13-1(58.629mm,116.586mm) on Top Layer And Track (57.814mm,117.546mm)(61.179mm,117.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-1(58.629mm,118.999mm) on Top Layer And Text "R13" (57.76mm,118.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R14-1(58.629mm,118.999mm) on Top Layer And Track (57.814mm,118.029mm)(57.814mm,119.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R14-1(58.629mm,118.999mm) on Top Layer And Track (57.814mm,118.029mm)(61.179mm,118.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R14-1(58.629mm,118.999mm) on Top Layer And Track (57.814mm,119.959mm)(61.179mm,119.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad R14-2(60.379mm,118.999mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad R14-2(60.379mm,118.999mm) on Top Layer And Text "R13" (57.76mm,118.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R14-2(60.379mm,118.999mm) on Top Layer And Track (57.814mm,118.029mm)(61.179mm,118.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R14-2(60.379mm,118.999mm) on Top Layer And Track (57.814mm,119.959mm)(61.179mm,119.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(60.379mm,118.999mm) on Top Layer And Track (61.179mm,118.029mm)(61.179mm,119.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R15-1(40mm,84.125mm) on Top Layer And Track (39.04mm,83.31mm)(40.97mm,83.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R15-1(40mm,84.125mm) on Top Layer And Track (39.04mm,86.675mm)(39.04mm,83.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R15-1(40mm,84.125mm) on Top Layer And Track (40.97mm,83.31mm)(40.97mm,86.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R15-2(40mm,85.875mm) on Top Layer And Track (39.04mm,86.675mm)(39.04mm,83.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(40mm,85.875mm) on Top Layer And Track (39.04mm,86.675mm)(40.97mm,86.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R15-2(40mm,85.875mm) on Top Layer And Track (40.97mm,83.31mm)(40.97mm,86.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-1(37mm,84.125mm) on Top Layer And Text "U6" (36.652mm,82.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R16-1(37mm,84.125mm) on Top Layer And Track (36.04mm,83.31mm)(37.97mm,83.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R16-1(37mm,84.125mm) on Top Layer And Track (36.04mm,86.675mm)(36.04mm,83.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R16-1(37mm,84.125mm) on Top Layer And Track (37.97mm,83.31mm)(37.97mm,86.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R17-1(40mm,95mm) on Top Layer And Track (39.04mm,94.185mm)(40.97mm,94.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R17-1(40mm,95mm) on Top Layer And Track (39.04mm,97.55mm)(39.04mm,94.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R17-1(40mm,95mm) on Top Layer And Track (40.97mm,94.185mm)(40.97mm,97.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R17-2(40mm,96.75mm) on Top Layer And Track (39.04mm,97.55mm)(39.04mm,94.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(40mm,96.75mm) on Top Layer And Track (39.04mm,97.55mm)(40.97mm,97.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R17-2(40mm,96.75mm) on Top Layer And Track (40.97mm,94.185mm)(40.97mm,97.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R18-1(37mm,95mm) on Top Layer And Track (36.04mm,94.185mm)(37.97mm,94.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R18-1(37mm,95mm) on Top Layer And Track (36.04mm,97.55mm)(36.04mm,94.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R18-1(37mm,95mm) on Top Layer And Track (37.97mm,94.185mm)(37.97mm,97.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R18-2(37mm,96.75mm) on Top Layer And Track (36.04mm,97.55mm)(36.04mm,94.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(37mm,96.75mm) on Top Layer And Track (36.04mm,97.55mm)(37.97mm,97.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R18-2(37mm,96.75mm) on Top Layer And Track (37.97mm,94.185mm)(37.97mm,97.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R19-1(45.125mm,75.699mm) on Top Layer And Track (44.31mm,74.729mm)(44.31mm,76.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R19-1(45.125mm,75.699mm) on Top Layer And Track (44.31mm,74.729mm)(47.675mm,74.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R19-1(45.125mm,75.699mm) on Top Layer And Track (44.31mm,76.659mm)(47.675mm,76.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R19-2(46.875mm,75.699mm) on Top Layer And Track (44.31mm,74.729mm)(47.675mm,74.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R19-2(46.875mm,75.699mm) on Top Layer And Track (44.31mm,76.659mm)(47.675mm,76.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(46.875mm,75.699mm) on Top Layer And Track (47.675mm,74.729mm)(47.675mm,76.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R20-1(45.125mm,86.36mm) on Top Layer And Track (44.31mm,85.39mm)(44.31mm,87.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R20-1(45.125mm,86.36mm) on Top Layer And Track (44.31mm,85.39mm)(47.675mm,85.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R20-1(45.125mm,86.36mm) on Top Layer And Track (44.31mm,87.32mm)(47.675mm,87.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R20-2(46.875mm,86.36mm) on Top Layer And Track (44.31mm,85.39mm)(47.675mm,85.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R20-2(46.875mm,86.36mm) on Top Layer And Track (44.31mm,87.32mm)(47.675mm,87.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(46.875mm,86.36mm) on Top Layer And Track (47.675mm,85.39mm)(47.675mm,87.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R2-1(59.726mm,63.419mm) on Top Layer And Track (57.176mm,62.459mm)(60.541mm,62.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R2-1(59.726mm,63.419mm) on Top Layer And Track (57.176mm,64.389mm)(60.541mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R2-1(59.726mm,63.419mm) on Top Layer And Track (60.541mm,62.459mm)(60.541mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R21-1(31mm,102.45mm) on Top Layer And Track (30.109mm,101.473mm)(30.109mm,103.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad R21-1(31mm,102.45mm) on Top Layer And Track (30.129mm,101.219mm)(30.129mm,108.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad R21-1(31mm,102.45mm) on Top Layer And Track (30.129mm,101.219mm)(30.129mm,108.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R21-1(31mm,102.45mm) on Top Layer And Track (30.185mm,101.48mm)(30.185mm,103.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R21-1(31mm,102.45mm) on Top Layer And Track (30.185mm,101.48mm)(33.55mm,101.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R21-1(31mm,102.45mm) on Top Layer And Track (30.185mm,103.41mm)(33.55mm,103.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R21-2(32.75mm,102.45mm) on Top Layer And Track (30.185mm,101.48mm)(33.55mm,101.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R21-2(32.75mm,102.45mm) on Top Layer And Track (30.185mm,103.41mm)(33.55mm,103.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(32.75mm,102.45mm) on Top Layer And Track (33.55mm,101.48mm)(33.55mm,103.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(57.976mm,63.419mm) on Top Layer And Text "R6" (57.277mm,62.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(57.976mm,63.419mm) on Top Layer And Track (57.176mm,62.459mm)(57.176mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R2-2(57.976mm,63.419mm) on Top Layer And Track (57.176mm,62.459mm)(60.541mm,62.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R2-2(57.976mm,63.419mm) on Top Layer And Track (57.176mm,64.389mm)(60.541mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R22-1(36.971mm,66.289mm) on Top Layer And Track (36.001mm,63.739mm)(36.001mm,67.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R22-1(36.971mm,66.289mm) on Top Layer And Track (36.001mm,67.104mm)(37.931mm,67.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R22-1(36.971mm,66.289mm) on Top Layer And Track (37.931mm,67.104mm)(37.931mm,63.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R23-1(39.638mm,66.303mm) on Top Layer And Track (38.668mm,63.753mm)(38.668mm,67.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R23-1(39.638mm,66.303mm) on Top Layer And Track (38.668mm,67.118mm)(40.598mm,67.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R23-1(39.638mm,66.303mm) on Top Layer And Track (40.598mm,67.118mm)(40.598mm,63.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R23-2(39.638mm,64.553mm) on Top Layer And Track (38.668mm,63.753mm)(38.668mm,67.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(39.638mm,64.553mm) on Top Layer And Track (38.668mm,63.753mm)(40.598mm,63.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R23-2(39.638mm,64.553mm) on Top Layer And Track (40.598mm,67.118mm)(40.598mm,63.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R24-1(62.675mm,105.15mm) on Bottom Layer And Track (61.86mm,104.19mm)(61.86mm,106.12mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R24-1(62.675mm,105.15mm) on Bottom Layer And Track (61.86mm,104.19mm)(65.225mm,104.19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R24-1(62.675mm,105.15mm) on Bottom Layer And Track (61.86mm,106.12mm)(65.225mm,106.12mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R24-2(64.425mm,105.15mm) on Bottom Layer And Track (61.86mm,104.19mm)(65.225mm,104.19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R24-2(64.425mm,105.15mm) on Bottom Layer And Track (61.86mm,106.12mm)(65.225mm,106.12mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(64.425mm,105.15mm) on Bottom Layer And Track (65.225mm,104.19mm)(65.225mm,106.12mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R25-1(36.85mm,121.875mm) on Top Layer And Track (30.44mm,122.7mm)(38.06mm,122.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R25-1(36.85mm,121.875mm) on Top Layer And Track (30.44mm,122.7mm)(38.06mm,122.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad R25-1(36.85mm,121.875mm) on Top Layer And Track (35.774mm,122.72mm)(37.82mm,122.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R25-1(36.85mm,121.875mm) on Top Layer And Track (35.88mm,119.325mm)(35.88mm,122.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R25-1(36.85mm,121.875mm) on Top Layer And Track (35.88mm,122.69mm)(37.81mm,122.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R25-1(36.85mm,121.875mm) on Top Layer And Track (37.81mm,122.69mm)(37.81mm,119.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R25-2(36.85mm,120.125mm) on Top Layer And Track (35.88mm,119.325mm)(35.88mm,122.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(36.85mm,120.125mm) on Top Layer And Track (35.88mm,119.325mm)(37.81mm,119.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R25-2(36.85mm,120.125mm) on Top Layer And Track (37.81mm,122.69mm)(37.81mm,119.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R26-2(32.75mm,107.6mm) on Top Layer And Track (30.185mm,106.63mm)(33.55mm,106.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R26-2(32.75mm,107.6mm) on Top Layer And Track (30.185mm,108.56mm)(33.55mm,108.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(32.75mm,107.6mm) on Top Layer And Track (33.55mm,106.63mm)(33.55mm,108.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R27-1(45.125mm,66.25mm) on Top Layer And Track (44.31mm,65.28mm)(44.31mm,67.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R27-1(45.125mm,66.25mm) on Top Layer And Track (44.31mm,65.28mm)(47.675mm,65.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R27-1(45.125mm,66.25mm) on Top Layer And Track (44.31mm,67.21mm)(47.675mm,67.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R27-2(46.875mm,66.25mm) on Top Layer And Text "L2" (47.346mm,65.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R27-2(46.875mm,66.25mm) on Top Layer And Track (44.31mm,65.28mm)(47.675mm,65.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R27-2(46.875mm,66.25mm) on Top Layer And Track (44.31mm,67.21mm)(47.675mm,67.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27-2(46.875mm,66.25mm) on Top Layer And Track (47.675mm,65.28mm)(47.675mm,67.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R28-1(100.063mm,69.342mm) on Top Layer And Track (101.033mm,68.527mm)(101.033mm,71.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R28-1(100.063mm,69.342mm) on Top Layer And Track (99.103mm,68.527mm)(101.033mm,68.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R28-1(100.063mm,69.342mm) on Top Layer And Track (99.103mm,71.892mm)(99.103mm,68.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R28-2(100.063mm,71.092mm) on Top Layer And Track (101.033mm,68.527mm)(101.033mm,71.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-2(100.063mm,71.092mm) on Top Layer And Track (99.103mm,71.892mm)(101.033mm,71.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R28-2(100.063mm,71.092mm) on Top Layer And Track (99.103mm,71.892mm)(99.103mm,68.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R29-1(134.421mm,89.966mm) on Top Layer And Track (133.606mm,88.996mm)(133.606mm,90.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R29-1(134.421mm,89.966mm) on Top Layer And Track (133.606mm,88.996mm)(136.971mm,88.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R29-1(134.421mm,89.966mm) on Top Layer And Track (133.606mm,90.926mm)(136.971mm,90.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R29-2(136.171mm,89.966mm) on Top Layer And Track (133.606mm,88.996mm)(136.971mm,88.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R29-2(136.171mm,89.966mm) on Top Layer And Track (133.606mm,90.926mm)(136.971mm,90.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-2(136.171mm,89.966mm) on Top Layer And Track (136.971mm,88.996mm)(136.971mm,90.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R30-1(100.063mm,45.8mm) on Top Layer And Track (101.033mm,44.985mm)(101.033mm,48.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R30-1(100.063mm,45.8mm) on Top Layer And Track (99.103mm,44.985mm)(101.033mm,44.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R30-1(100.063mm,45.8mm) on Top Layer And Track (99.103mm,48.35mm)(99.103mm,44.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R30-2(100.063mm,47.55mm) on Top Layer And Track (101.033mm,44.985mm)(101.033mm,48.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-2(100.063mm,47.55mm) on Top Layer And Track (99.103mm,48.35mm)(101.033mm,48.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R30-2(100.063mm,47.55mm) on Top Layer And Track (99.103mm,48.35mm)(99.103mm,44.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(69.074mm,60.986mm) on Top Layer And Text "C7" (68.072mm,60.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(69.074mm,60.986mm) on Top Layer And Track (68.374mm,60.286mm)(68.374mm,61.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(69.074mm,60.986mm) on Top Layer And Track (68.374mm,60.286mm)(71.374mm,60.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(69.074mm,60.986mm) on Top Layer And Track (68.374mm,61.686mm)(71.374mm,61.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R31-1(134.421mm,101.031mm) on Top Layer And Track (133.606mm,100.061mm)(133.606mm,101.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R31-1(134.421mm,101.031mm) on Top Layer And Track (133.606mm,100.061mm)(136.971mm,100.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R31-1(134.421mm,101.031mm) on Top Layer And Track (133.606mm,101.991mm)(136.971mm,101.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R31-2(136.171mm,101.031mm) on Top Layer And Track (133.606mm,100.061mm)(136.971mm,100.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R31-2(136.171mm,101.031mm) on Top Layer And Track (133.606mm,101.991mm)(136.971mm,101.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-2(136.171mm,101.031mm) on Top Layer And Track (136.971mm,100.061mm)(136.971mm,101.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R32-1(134.421mm,112.731mm) on Top Layer And Track (133.606mm,111.761mm)(133.606mm,113.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R32-1(134.421mm,112.731mm) on Top Layer And Track (133.606mm,111.761mm)(136.971mm,111.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R32-1(134.421mm,112.731mm) on Top Layer And Track (133.606mm,113.691mm)(136.971mm,113.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R32-2(136.171mm,112.731mm) on Top Layer And Track (133.606mm,111.761mm)(136.971mm,111.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R32-2(136.171mm,112.731mm) on Top Layer And Track (133.606mm,113.691mm)(136.971mm,113.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R32-2(136.171mm,112.731mm) on Top Layer And Track (136.971mm,111.761mm)(136.971mm,113.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R33-1(87.963mm,117.07mm) on Top Layer And Track (87.003mm,116.255mm)(88.933mm,116.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R33-1(87.963mm,117.07mm) on Top Layer And Track (87.003mm,119.62mm)(87.003mm,116.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R33-1(87.963mm,117.07mm) on Top Layer And Track (88.933mm,116.255mm)(88.933mm,119.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R33-2(87.963mm,118.82mm) on Top Layer And Track (87.003mm,119.62mm)(87.003mm,116.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-2(87.963mm,118.82mm) on Top Layer And Track (87.003mm,119.62mm)(88.933mm,119.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R33-2(87.963mm,118.82mm) on Top Layer And Track (88.933mm,116.255mm)(88.933mm,119.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R34-1(85.55mm,117.07mm) on Top Layer And Track (84.59mm,116.255mm)(86.52mm,116.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R34-1(85.55mm,117.07mm) on Top Layer And Track (84.59mm,119.62mm)(84.59mm,116.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R34-1(85.55mm,117.07mm) on Top Layer And Track (86.52mm,116.255mm)(86.52mm,119.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R34-2(85.55mm,118.82mm) on Top Layer And Track (84.59mm,119.62mm)(84.59mm,116.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-2(85.55mm,118.82mm) on Top Layer And Track (84.59mm,119.62mm)(86.52mm,119.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R34-2(85.55mm,118.82mm) on Top Layer And Track (86.52mm,116.255mm)(86.52mm,119.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R35-1(79.217mm,113.538mm) on Bottom Layer And Track (78.402mm,112.578mm)(78.402mm,114.508mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R35-1(79.217mm,113.538mm) on Bottom Layer And Track (78.402mm,112.578mm)(81.767mm,112.578mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R35-1(79.217mm,113.538mm) on Bottom Layer And Track (78.402mm,114.508mm)(81.767mm,114.508mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad R36-1(79.203mm,115.824mm) on Bottom Layer And Text "R35" (81.813mm,115.265mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R36-1(79.203mm,115.824mm) on Bottom Layer And Track (78.388mm,114.864mm)(78.388mm,116.794mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R36-1(79.203mm,115.824mm) on Bottom Layer And Track (78.388mm,114.864mm)(81.753mm,114.864mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R36-1(79.203mm,115.824mm) on Bottom Layer And Track (78.388mm,116.794mm)(81.753mm,116.794mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R36-2(80.953mm,115.824mm) on Bottom Layer And Text "R35" (81.813mm,115.265mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R36-2(80.953mm,115.824mm) on Bottom Layer And Track (78.388mm,114.864mm)(81.753mm,114.864mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R36-2(80.953mm,115.824mm) on Bottom Layer And Track (78.388mm,116.794mm)(81.753mm,116.794mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-2(80.953mm,115.824mm) on Bottom Layer And Track (81.753mm,114.864mm)(81.753mm,116.794mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad R37-1(45.475mm,120.9mm) on Bottom Layer And Text "IC3" (46.253mm,121.742mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad R37-1(45.475mm,120.9mm) on Bottom Layer And Track (44.594mm,119.975mm)(45.194mm,119.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R37-1(45.475mm,120.9mm) on Bottom Layer And Track (44.66mm,119.94mm)(44.66mm,121.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R37-1(45.475mm,120.9mm) on Bottom Layer And Track (44.66mm,119.94mm)(48.025mm,119.94mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R37-1(45.475mm,120.9mm) on Bottom Layer And Track (44.66mm,121.87mm)(48.025mm,121.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad R37-1(45.475mm,120.9mm) on Bottom Layer And Track (45.194mm,119.375mm)(45.194mm,119.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R37-2(47.225mm,120.9mm) on Bottom Layer And Track (44.66mm,119.94mm)(48.025mm,119.94mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R37-2(47.225mm,120.9mm) on Bottom Layer And Track (44.66mm,121.87mm)(48.025mm,121.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37-2(47.225mm,120.9mm) on Bottom Layer And Track (48.025mm,119.94mm)(48.025mm,121.87mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R38-1(36.215mm,119.253mm) on Bottom Layer And Text "R39" (38.811mm,118.567mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R38-1(36.215mm,119.253mm) on Bottom Layer And Track (35.4mm,118.293mm)(35.4mm,120.223mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R38-1(36.215mm,119.253mm) on Bottom Layer And Track (35.4mm,118.293mm)(38.765mm,118.293mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R38-1(36.215mm,119.253mm) on Bottom Layer And Track (35.4mm,120.223mm)(38.765mm,120.223mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R38-2(37.965mm,119.253mm) on Bottom Layer And Text "R39" (38.811mm,118.567mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R38-2(37.965mm,119.253mm) on Bottom Layer And Track (35.4mm,118.293mm)(38.765mm,118.293mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R38-2(37.965mm,119.253mm) on Bottom Layer And Track (35.4mm,120.223mm)(38.765mm,120.223mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R38-2(37.965mm,119.253mm) on Bottom Layer And Track (38.765mm,118.293mm)(38.765mm,120.223mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R39-1(36.215mm,116.84mm) on Bottom Layer And Track (35.4mm,115.88mm)(35.4mm,117.81mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R40-2(107.973mm,101.457mm) on Bottom Layer And Track (107.173mm,100.527mm)(107.173mm,102.387mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R40-2(107.973mm,101.457mm) on Bottom Layer And Track (107.173mm,100.527mm)(110.373mm,100.527mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R40-2(107.973mm,101.457mm) on Bottom Layer And Track (107.173mm,102.387mm)(110.373mm,102.387mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(66.826mm,57.467mm) on Bottom Layer And Track (66.101mm,56.742mm)(66.101mm,59.627mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(66.826mm,57.467mm) on Bottom Layer And Track (66.101mm,56.742mm)(67.551mm,56.742mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(66.826mm,57.467mm) on Bottom Layer And Track (66.101mm,58.192mm)(67.551mm,58.192mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(66.826mm,57.467mm) on Bottom Layer And Track (67.551mm,56.757mm)(67.551mm,59.627mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R41-1(96.207mm,106.388mm) on Bottom Layer And Track (95.507mm,105.688mm)(95.507mm,108.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R41-1(96.207mm,106.388mm) on Bottom Layer And Track (95.507mm,105.688mm)(96.907mm,105.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R41-1(96.207mm,106.388mm) on Bottom Layer And Track (96.907mm,105.688mm)(96.907mm,108.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R41-2(96.207mm,107.988mm) on Bottom Layer And Track (95.507mm,105.688mm)(95.507mm,108.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R41-2(96.207mm,107.988mm) on Bottom Layer And Track (95.507mm,108.688mm)(96.907mm,108.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R41-2(96.207mm,107.988mm) on Bottom Layer And Track (96.907mm,105.688mm)(96.907mm,108.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R42-1(100.017mm,106.388mm) on Bottom Layer And Track (100.717mm,105.688mm)(100.717mm,108.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R42-1(100.017mm,106.388mm) on Bottom Layer And Track (99.317mm,105.688mm)(100.717mm,105.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R42-1(100.017mm,106.388mm) on Bottom Layer And Track (99.317mm,105.688mm)(99.317mm,108.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R43-2(98.112mm,107.988mm) on Bottom Layer And Track (97.412mm,105.688mm)(97.412mm,108.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R43-2(98.112mm,107.988mm) on Bottom Layer And Track (97.412mm,108.688mm)(98.812mm,108.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R43-2(98.112mm,107.988mm) on Bottom Layer And Track (98.812mm,105.688mm)(98.812mm,108.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R45-2(118.599mm,102.418mm) on Bottom Layer And Track (117.669mm,101.618mm)(117.669mm,104.818mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R45-2(118.599mm,102.418mm) on Bottom Layer And Track (117.669mm,101.618mm)(119.529mm,101.618mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R45-2(118.599mm,102.418mm) on Bottom Layer And Track (119.529mm,101.618mm)(119.529mm,104.818mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R46-1(112.757mm,107.552mm) on Top Layer And Track (111.827mm,106.752mm)(111.827mm,109.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R46-1(112.757mm,107.552mm) on Top Layer And Track (111.827mm,106.752mm)(113.687mm,106.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R46-1(112.757mm,107.552mm) on Top Layer And Track (113.687mm,106.752mm)(113.687mm,109.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R46-2(112.757mm,109.152mm) on Top Layer And Track (111.827mm,106.752mm)(111.827mm,109.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R46-2(112.757mm,109.152mm) on Top Layer And Track (111.827mm,109.952mm)(113.687mm,109.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R46-2(112.757mm,109.152mm) on Top Layer And Track (113.687mm,106.752mm)(113.687mm,109.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R47-1(112.757mm,101.948mm) on Top Layer And Track (111.827mm,101.148mm)(111.827mm,104.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R47-1(112.757mm,101.948mm) on Top Layer And Track (111.827mm,101.148mm)(113.687mm,101.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R47-1(112.757mm,101.948mm) on Top Layer And Track (113.687mm,101.148mm)(113.687mm,104.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R47-2(112.757mm,103.548mm) on Top Layer And Track (111.827mm,101.148mm)(111.827mm,104.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R47-2(112.757mm,103.548mm) on Top Layer And Track (111.827mm,104.348mm)(113.687mm,104.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R47-2(112.757mm,103.548mm) on Top Layer And Track (113.687mm,101.148mm)(113.687mm,104.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R50-1(72mm,94.55mm) on Top Layer And Track (71.1mm,93.75mm)(71.1mm,96.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R50-1(72mm,94.55mm) on Top Layer And Track (71.1mm,93.75mm)(72.9mm,93.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R50-1(72mm,94.55mm) on Top Layer And Track (72.9mm,93.75mm)(72.9mm,96.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R50-2(72mm,96.15mm) on Top Layer And Track (71.1mm,93.75mm)(71.1mm,96.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R50-2(72mm,96.15mm) on Top Layer And Track (71.1mm,96.95mm)(72.9mm,96.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R50-2(72mm,96.15mm) on Top Layer And Track (72.9mm,93.75mm)(72.9mm,96.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R5-1(57.925mm,63.4mm) on Bottom Layer And Track (57.11mm,62.44mm)(57.11mm,64.37mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R5-1(57.925mm,63.4mm) on Bottom Layer And Track (57.11mm,62.44mm)(60.475mm,62.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R5-1(57.925mm,63.4mm) on Bottom Layer And Track (57.11mm,64.37mm)(60.475mm,64.37mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R51-1(123.65mm,120.75mm) on Top Layer And Track (121.25mm,119.85mm)(124.45mm,119.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R51-1(123.65mm,120.75mm) on Top Layer And Track (121.25mm,121.65mm)(124.45mm,121.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R51-1(123.65mm,120.75mm) on Top Layer And Track (124.45mm,119.85mm)(124.45mm,121.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R51-2(122.05mm,120.75mm) on Top Layer And Track (121.25mm,119.85mm)(121.25mm,121.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R51-2(122.05mm,120.75mm) on Top Layer And Track (121.25mm,119.85mm)(124.45mm,119.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R51-2(122.05mm,120.75mm) on Top Layer And Track (121.25mm,121.65mm)(124.45mm,121.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R5-2(59.675mm,63.4mm) on Bottom Layer And Track (57.11mm,62.44mm)(60.475mm,62.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R5-2(59.675mm,63.4mm) on Bottom Layer And Track (57.11mm,64.37mm)(60.475mm,64.37mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(59.675mm,63.4mm) on Bottom Layer And Track (60.475mm,62.44mm)(60.475mm,64.37mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(59.637mm,61.26mm) on Top Layer And Text "D3" (58.979mm,60.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(59.637mm,61.26mm) on Top Layer And Track (57.337mm,60.56mm)(60.337mm,60.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(59.637mm,61.26mm) on Top Layer And Track (57.337mm,61.96mm)(60.337mm,61.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(59.637mm,61.26mm) on Top Layer And Track (60.337mm,60.56mm)(60.337mm,61.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(58.037mm,61.26mm) on Top Layer And Track (57.337mm,60.56mm)(57.337mm,61.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(58.037mm,61.26mm) on Top Layer And Track (57.337mm,60.56mm)(60.337mm,60.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(58.037mm,61.26mm) on Top Layer And Track (57.337mm,61.96mm)(60.337mm,61.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R7-1(62.266mm,42.442mm) on Top Layer And Track (61.296mm,39.892mm)(61.296mm,43.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R7-1(62.266mm,42.442mm) on Top Layer And Track (61.296mm,43.257mm)(63.226mm,43.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R7-1(62.266mm,42.442mm) on Top Layer And Track (63.226mm,43.257mm)(63.226mm,39.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R7-2(62.266mm,40.692mm) on Top Layer And Track (61.296mm,39.892mm)(61.296mm,43.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(62.266mm,40.692mm) on Top Layer And Track (61.296mm,39.892mm)(63.226mm,39.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R7-2(62.266mm,40.692mm) on Top Layer And Track (63.226mm,43.257mm)(63.226mm,39.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad R8-1(52.6mm,44.877mm) on Top Layer And Text "R12" (50.013mm,44.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R8-1(52.6mm,44.877mm) on Top Layer And Track (50.05mm,43.917mm)(53.415mm,43.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R8-1(52.6mm,44.877mm) on Top Layer And Track (50.05mm,45.847mm)(53.415mm,45.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R8-1(52.6mm,44.877mm) on Top Layer And Track (53.415mm,43.917mm)(53.415mm,45.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(50.85mm,44.877mm) on Top Layer And Text "R12" (50.013mm,44.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(50.85mm,44.877mm) on Top Layer And Track (50.05mm,43.917mm)(50.05mm,45.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R8-2(50.85mm,44.877mm) on Top Layer And Track (50.05mm,43.917mm)(53.415mm,43.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R8-2(50.85mm,44.877mm) on Top Layer And Track (50.05mm,45.847mm)(53.415mm,45.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(66.824mm,44.623mm) on Top Layer And Text "C14" (66.116mm,43.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R9-1(66.824mm,44.623mm) on Top Layer And Track (64.274mm,43.663mm)(67.639mm,43.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R9-1(66.824mm,44.623mm) on Top Layer And Track (64.274mm,45.593mm)(67.639mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R9-1(66.824mm,44.623mm) on Top Layer And Track (67.639mm,43.663mm)(67.639mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(65.074mm,44.623mm) on Top Layer And Text "C13" (63.703mm,43.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(65.074mm,44.623mm) on Top Layer And Track (64.274mm,43.663mm)(64.274mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R9-2(65.074mm,44.623mm) on Top Layer And Track (64.274mm,43.663mm)(67.639mm,43.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R9-2(65.074mm,44.623mm) on Top Layer And Track (64.274mm,45.593mm)(67.639mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL1-1(111.997mm,71.487mm) on Multi-Layer And Track (113.287mm,71.567mm)(115.287mm,71.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL1-2(111.997mm,81.647mm) on Multi-Layer And Track (113.287mm,81.567mm)(115.287mm,81.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad RL1-3(124.697mm,85.457mm) on Multi-Layer And Track (107.957mm,86.937mm)(123.227mm,86.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad RL1-3(124.697mm,85.457mm) on Multi-Layer And Track (126.227mm,86.937mm)(136.957mm,86.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad RL1-3(124.697mm,85.457mm) on Multi-Layer And Track (126.827mm,85.567mm)(130.587mm,85.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad RL1-4(127.237mm,67.677mm) on Multi-Layer And Track (127.027mm,69.767mm)(127.027mm,73.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL2-1(111.997mm,47.98mm) on Multi-Layer And Track (113.287mm,48.06mm)(115.287mm,48.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL2-2(111.997mm,58.14mm) on Multi-Layer And Track (113.287mm,58.06mm)(115.287mm,58.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad RL2-3(124.697mm,61.95mm) on Multi-Layer And Track (107.957mm,63.43mm)(123.227mm,63.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad RL2-3(124.697mm,61.95mm) on Multi-Layer And Track (126.227mm,63.43mm)(136.957mm,63.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad RL2-3(124.697mm,61.95mm) on Multi-Layer And Track (126.827mm,62.06mm)(130.587mm,62.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad RL2-4(127.237mm,44.17mm) on Multi-Layer And Track (127.027mm,46.26mm)(127.027mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-1(61.452mm,122.517mm) on Top Layer And Track (61.377mm,121.017mm)(61.377mm,121.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-1(61.452mm,122.517mm) on Top Layer And Track (61.377mm,123.617mm)(61.377mm,124.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-2(57.302mm,122.517mm) on Top Layer And Track (57.377mm,121.017mm)(57.377mm,121.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-2(57.302mm,122.517mm) on Top Layer And Track (57.377mm,123.617mm)(57.377mm,124.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-1(87.16mm,122.517mm) on Top Layer And Track (87.085mm,121.017mm)(87.085mm,121.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-1(87.16mm,122.517mm) on Top Layer And Track (87.085mm,123.617mm)(87.085mm,124.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-2(83.01mm,122.517mm) on Top Layer And Track (83.085mm,121.017mm)(83.085mm,121.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-2(83.01mm,122.517mm) on Top Layer And Track (83.085mm,123.617mm)(83.085mm,124.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U10-1(97.745mm,75.716mm) on Top Layer And Track (95.85mm,75.041mm)(97.05mm,75.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U10-1(97.745mm,75.716mm) on Top Layer And Track (97.344mm,77.341mm)(98.45mm,77.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U10-1(97.745mm,75.716mm) on Top Layer And Track (98.45mm,75.041mm)(98.45mm,77.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U10-1(97.745mm,75.716mm) on Top Layer And Track (98.45mm,75.041mm)(98.8mm,75.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U10-2(95.155mm,75.716mm) on Top Layer And Track (94.1mm,75.041mm)(94.45mm,75.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U10-2(95.155mm,75.716mm) on Top Layer And Track (95.85mm,75.041mm)(97.05mm,75.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U10-3(95.155mm,67.766mm) on Top Layer And Track (94.1mm,68.441mm)(94.45mm,68.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U10-3(95.155mm,67.766mm) on Top Layer And Track (95.85mm,68.441mm)(97.05mm,68.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U10-4(97.745mm,67.766mm) on Top Layer And Track (95.85mm,68.441mm)(97.05mm,68.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U10-4(97.745mm,67.766mm) on Top Layer And Track (98.45mm,68.441mm)(98.8mm,68.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad U1-1(62.947mm,66.848mm) on Top Layer And Track (61.549mm,66.592mm)(61.549mm,67.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad U1-1(62.947mm,66.848mm) on Top Layer And Track (61.549mm,67.37mm)(64.337mm,67.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad U1-1(62.947mm,66.848mm) on Top Layer And Track (64.353mm,62.293mm)(64.353mm,67.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U11-1(126.225mm,106.39mm) on Top Layer And Track (124.6mm,105.989mm)(124.6mm,107.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U11-1(126.225mm,106.39mm) on Top Layer And Track (124.6mm,107.095mm)(126.9mm,107.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U11-1(126.225mm,106.39mm) on Top Layer And Track (126.9mm,104.495mm)(126.9mm,105.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U11-1(126.225mm,106.39mm) on Top Layer And Track (126.9mm,107.095mm)(126.9mm,107.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U11-2(126.225mm,103.8mm) on Top Layer And Track (126.9mm,102.745mm)(126.9mm,103.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U11-2(126.225mm,103.8mm) on Top Layer And Track (126.9mm,104.495mm)(126.9mm,105.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U11-3(134.175mm,103.8mm) on Top Layer And Text "R31" (133.553mm,102.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U11-3(134.175mm,103.8mm) on Top Layer And Track (133.5mm,102.745mm)(133.5mm,103.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U11-3(134.175mm,103.8mm) on Top Layer And Track (133.5mm,104.495mm)(133.5mm,105.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U11-4(134.175mm,106.39mm) on Top Layer And Track (133.5mm,104.495mm)(133.5mm,105.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U11-4(134.175mm,106.39mm) on Top Layer And Track (133.5mm,107.095mm)(133.5mm,107.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad U1-2(62.947mm,65.578mm) on Top Layer And Track (64.353mm,62.293mm)(64.353mm,67.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U12-2(95.155mm,53.775mm) on Top Layer And Track (94.1mm,53.1mm)(94.45mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U12-2(95.155mm,53.775mm) on Top Layer And Track (95.85mm,53.1mm)(97.05mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U12-3(95.155mm,45.825mm) on Top Layer And Track (94.1mm,46.5mm)(94.45mm,46.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U12-3(95.155mm,45.825mm) on Top Layer And Track (95.85mm,46.5mm)(97.05mm,46.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U12-4(97.745mm,45.825mm) on Top Layer And Track (95.85mm,46.5mm)(97.05mm,46.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U12-4(97.745mm,45.825mm) on Top Layer And Track (98.45mm,46.5mm)(98.8mm,46.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad U1-3(62.947mm,64.308mm) on Top Layer And Track (64.353mm,62.293mm)(64.353mm,67.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U13-1(126.225mm,118.09mm) on Top Layer And Track (124.6mm,117.689mm)(124.6mm,118.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U13-1(126.225mm,118.09mm) on Top Layer And Track (124.6mm,118.795mm)(126.9mm,118.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U13-1(126.225mm,118.09mm) on Top Layer And Track (126.9mm,116.195mm)(126.9mm,117.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U13-1(126.225mm,118.09mm) on Top Layer And Track (126.9mm,118.795mm)(126.9mm,119.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U13-2(126.225mm,115.5mm) on Top Layer And Track (126.9mm,114.445mm)(126.9mm,114.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U13-2(126.225mm,115.5mm) on Top Layer And Track (126.9mm,116.195mm)(126.9mm,117.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U13-3(134.175mm,115.5mm) on Top Layer And Text "R32" (133.553mm,114.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U13-3(134.175mm,115.5mm) on Top Layer And Track (133.5mm,114.445mm)(133.5mm,114.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U13-3(134.175mm,115.5mm) on Top Layer And Track (133.5mm,116.195mm)(133.5mm,117.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad U1-4(62.947mm,63.038mm) on Top Layer And Track (64.353mm,62.293mm)(64.353mm,67.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U14-1(46.601mm,111.694mm) on Top Layer And Track (45.701mm,111.444mm)(45.701mm,112.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U14-1(46.601mm,111.694mm) on Top Layer And Track (45.701mm,112.269mm)(47.503mm,112.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad U14-1(46.601mm,111.694mm) on Top Layer And Track (47.503mm,109.219mm)(47.503mm,112.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad U14-2(46.601mm,110.744mm) on Top Layer And Track (47.503mm,109.219mm)(47.503mm,112.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad U14-4(49.201mm,109.794mm) on Top Layer And Track (48.36mm,109.219mm)(48.36mm,112.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-5(68.697mm,63.038mm) on Top Layer And Text "R3" (68.326mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U1-5(68.697mm,63.038mm) on Top Layer And Track (67.32mm,62.293mm)(67.32mm,67.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U1-6(68.697mm,64.308mm) on Top Layer And Track (67.32mm,62.293mm)(67.32mm,67.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U1-7(68.697mm,65.578mm) on Top Layer And Track (67.32mm,62.293mm)(67.32mm,67.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U1-8(68.697mm,66.848mm) on Top Layer And Track (67.32mm,62.293mm)(67.32mm,67.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad U1-9(65.822mm,64.943mm) on Top Layer And Track (64.353mm,62.293mm)(64.353mm,67.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad U1-9(65.822mm,64.943mm) on Top Layer And Track (67.32mm,62.293mm)(67.32mm,67.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad U2-2(55.835mm,47.544mm) on Top Layer And Track (57.241mm,44.259mm)(57.241mm,49.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad U2-3(55.835mm,46.274mm) on Top Layer And Track (57.241mm,44.259mm)(57.241mm,49.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad U2-4(55.835mm,45.004mm) on Top Layer And Track (57.241mm,44.259mm)(57.241mm,49.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-5(61.585mm,45.004mm) on Top Layer And Text "R7" (61.239mm,44.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U2-5(61.585mm,45.004mm) on Top Layer And Track (60.208mm,44.259mm)(60.208mm,49.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U2-6(61.585mm,46.274mm) on Top Layer And Track (60.208mm,44.259mm)(60.208mm,49.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U2-7(61.585mm,47.544mm) on Top Layer And Track (60.208mm,44.259mm)(60.208mm,49.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U2-8(61.585mm,48.814mm) on Top Layer And Track (60.208mm,44.259mm)(60.208mm,49.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad U2-9(58.71mm,46.909mm) on Top Layer And Track (57.241mm,44.259mm)(57.241mm,49.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad U2-9(58.71mm,46.909mm) on Top Layer And Track (60.208mm,44.259mm)(60.208mm,49.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U3-1(84.951mm,81.53mm) on Top Layer And Track (83.849mm,80.955mm)(85.979mm,80.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U3-1(84.951mm,81.53mm) on Top Layer And Track (83.909mm,80.955mm)(83.909mm,84.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad U3-1(84.951mm,81.53mm) on Top Layer And Track (85.979mm,80.955mm)(85.979mm,81.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U3-2(84.951mm,82.48mm) on Top Layer And Track (83.909mm,80.955mm)(83.909mm,84.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U3-3(84.951mm,83.43mm) on Top Layer And Track (83.909mm,80.955mm)(83.909mm,84.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad U3-4(81.951mm,83.43mm) on Top Layer And Track (82.992mm,80.955mm)(82.992mm,84.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad U3-5(81.951mm,81.53mm) on Top Layer And Track (82.992mm,80.955mm)(82.992mm,84.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad U4-1(78.8mm,45.7mm) on Top Layer And Track (77.772mm,45.45mm)(77.772mm,46.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U4-1(78.8mm,45.7mm) on Top Layer And Track (77.772mm,46.275mm)(79.902mm,46.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U4-1(78.8mm,45.7mm) on Top Layer And Track (79.842mm,43.225mm)(79.842mm,46.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U4-2(78.8mm,44.75mm) on Top Layer And Track (79.842mm,43.225mm)(79.842mm,46.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U4-3(78.8mm,43.8mm) on Top Layer And Track (79.842mm,43.225mm)(79.842mm,46.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad U4-5(81.8mm,45.7mm) on Top Layer And Track (80.759mm,43.225mm)(80.759mm,46.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U5-1(63.06mm,119.126mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U5-1(63.06mm,119.126mm) on Top Layer And Track (62.66mm,119.871mm)(62.66mm,126.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U5-14(63.06mm,102.616mm) on Top Layer And Track (62.66mm,101.111mm)(62.66mm,101.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U5-15(65.845mm,101.616mm) on Top Layer And Track (62.66mm,101.111mm)(65.06mm,101.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U5-24(77.275mm,101.616mm) on Top Layer And Track (78.06mm,101.111mm)(80.66mm,101.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U5-25(80.06mm,102.616mm) on Top Layer And Track (80.66mm,101.111mm)(80.66mm,101.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U5-38(80.06mm,119.126mm) on Top Layer And Track (80.66mm,119.871mm)(80.66mm,126.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U6-1(38.32mm,81.058mm) on Top Layer And Track (36.695mm,80.657mm)(36.695mm,81.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U6-1(38.32mm,81.058mm) on Top Layer And Track (36.695mm,81.763mm)(38.995mm,81.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U6-1(38.32mm,81.058mm) on Top Layer And Track (38.995mm,79.163mm)(38.995mm,80.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U6-1(38.32mm,81.058mm) on Top Layer And Track (38.995mm,81.763mm)(38.995mm,82.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U6-2(38.32mm,78.468mm) on Top Layer And Track (38.995mm,77.413mm)(38.995mm,77.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U6-2(38.32mm,78.468mm) on Top Layer And Track (38.995mm,79.163mm)(38.995mm,80.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-3(46.27mm,78.468mm) on Top Layer And Text "R19" (44.272mm,77.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U6-3(46.27mm,78.468mm) on Top Layer And Track (45.595mm,77.413mm)(45.595mm,77.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U6-3(46.27mm,78.468mm) on Top Layer And Track (45.595mm,79.163mm)(45.595mm,80.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U6-4(46.27mm,81.058mm) on Top Layer And Track (45.595mm,79.163mm)(45.595mm,80.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U6-4(46.27mm,81.058mm) on Top Layer And Track (45.595mm,81.763mm)(45.595mm,82.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U7-1(38.32mm,91.592mm) on Top Layer And Track (36.695mm,91.191mm)(36.695mm,92.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U7-1(38.32mm,91.592mm) on Top Layer And Track (36.695mm,92.297mm)(38.995mm,92.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U7-1(38.32mm,91.592mm) on Top Layer And Track (38.995mm,89.697mm)(38.995mm,90.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U7-1(38.32mm,91.592mm) on Top Layer And Track (38.995mm,92.297mm)(38.995mm,92.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U7-2(38.32mm,89.002mm) on Top Layer And Track (38.995mm,87.947mm)(38.995mm,88.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U7-2(38.32mm,89.002mm) on Top Layer And Track (38.995mm,89.697mm)(38.995mm,90.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-3(46.27mm,89.002mm) on Top Layer And Text "R20" (44.272mm,88.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U7-3(46.27mm,89.002mm) on Top Layer And Track (45.595mm,87.947mm)(45.595mm,88.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U7-3(46.27mm,89.002mm) on Top Layer And Track (45.595mm,89.697mm)(45.595mm,90.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U8-1(38.32mm,71.549mm) on Top Layer And Track (36.695mm,71.148mm)(36.695mm,72.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U8-1(38.32mm,71.549mm) on Top Layer And Track (36.695mm,72.254mm)(38.995mm,72.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U8-1(38.32mm,71.549mm) on Top Layer And Track (38.995mm,69.654mm)(38.995mm,70.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U8-1(38.32mm,71.549mm) on Top Layer And Track (38.995mm,72.254mm)(38.995mm,72.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-2(38.32mm,68.959mm) on Top Layer And Text "R22" (35.941mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-2(38.32mm,68.959mm) on Top Layer And Text "R23" (38.608mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U8-2(38.32mm,68.959mm) on Top Layer And Track (38.995mm,67.904mm)(38.995mm,68.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U8-2(38.32mm,68.959mm) on Top Layer And Track (38.995mm,69.654mm)(38.995mm,70.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-3(46.27mm,68.959mm) on Top Layer And Text "R27" (44.272mm,67.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U8-3(46.27mm,68.959mm) on Top Layer And Track (45.595mm,67.904mm)(45.595mm,68.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U8-3(46.27mm,68.959mm) on Top Layer And Track (45.595mm,69.654mm)(45.595mm,70.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U8-4(46.27mm,71.549mm) on Top Layer And Track (45.595mm,69.654mm)(45.595mm,70.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U8-4(46.27mm,71.549mm) on Top Layer And Track (45.595mm,72.254mm)(45.595mm,72.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U9-1(126.225mm,94.995mm) on Top Layer And Track (124.6mm,94.594mm)(124.6mm,95.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U9-1(126.225mm,94.995mm) on Top Layer And Track (124.6mm,95.7mm)(126.9mm,95.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U9-1(126.225mm,94.995mm) on Top Layer And Track (126.9mm,93.1mm)(126.9mm,94.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U9-1(126.225mm,94.995mm) on Top Layer And Track (126.9mm,95.7mm)(126.9mm,96.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U9-2(126.225mm,92.405mm) on Top Layer And Track (126.9mm,91.35mm)(126.9mm,91.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U9-2(126.225mm,92.405mm) on Top Layer And Track (126.9mm,93.1mm)(126.9mm,94.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9-3(134.175mm,92.405mm) on Top Layer And Text "R29" (133.553mm,91.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U9-3(134.175mm,92.405mm) on Top Layer And Track (133.5mm,91.35mm)(133.5mm,91.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U9-3(134.175mm,92.405mm) on Top Layer And Track (133.5mm,93.1mm)(133.5mm,94.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad USB1-1(43.882mm,122.809mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB1-6(45.082mm,122.809mm) on Multi-Layer And Text "IC3" (46.253mm,121.742mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB1-6(45.082mm,122.809mm) on Multi-Layer And Text "R37" (46.609mm,122.631mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad USB1-6(45.082mm,122.809mm) on Multi-Layer And Track (45.982mm,122.809mm)(46.332mm,122.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad USB1-7(40.082mm,122.809mm) on Multi-Layer And Track (38.832mm,122.809mm)(39.182mm,122.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad USB1-8(46.082mm,125.509mm) on Multi-Layer And Track (46.332mm,122.809mm)(46.332mm,124.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad USB1-8(46.082mm,125.509mm) on Multi-Layer And Track (46.332mm,126.709mm)(46.332mm,127.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad USB1-9(39.082mm,125.509mm) on Multi-Layer And Track (38.832mm,122.809mm)(38.832mm,124.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad USB1-9(39.082mm,125.509mm) on Multi-Layer And Track (38.832mm,126.709mm)(38.832mm,127.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
Rule Violations :845

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (27.829mm,101.499mm) on Top Overlay And Text "JP3" (25.451mm,101.448mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (28.829mm,105.029mm) on Top Overlay And Text "JP3" (25.451mm,101.448mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (79.157mm,58.085mm) on Top Overlay And Text "C5" (78.384mm,53.213mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.254mm) Between Arc (98.8mm,49.8mm) on Top Overlay And Text "R30" (99.06mm,49.098mm) on Top Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.254mm) Between Arc (98.8mm,71.741mm) on Top Overlay And Text "R28" (99.06mm,72.644mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "C11" (47.574mm,45.415mm) on Top Overlay And Track (42.275mm,46.147mm)(47.205mm,46.147mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "C11" (47.574mm,45.415mm) on Top Overlay And Track (47.205mm,43.353mm)(47.205mm,46.147mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (47.574mm,45.415mm) on Top Overlay And Track (47.62mm,45.055mm)(47.62mm,48.255mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "C11" (47.574mm,45.415mm) on Top Overlay And Track (47.62mm,45.055mm)(49.48mm,45.055mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Text "C11" (47.574mm,45.415mm) on Top Overlay And Track (49.48mm,45.055mm)(49.48mm,48.255mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (63.703mm,43.917mm) on Top Overlay And Track (64.274mm,43.663mm)(64.274mm,45.593mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.254mm) Between Text "C13" (63.703mm,43.917mm) on Top Overlay And Track (64.274mm,43.663mm)(67.639mm,43.663mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (0.054mm < 0.254mm) Between Text "C14" (66.116mm,43.917mm) on Top Overlay And Track (64.274mm,43.663mm)(67.639mm,43.663mm) on Top Overlay Silk Text to Silk Clearance [0.054mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (66.116mm,43.917mm) on Top Overlay And Track (67.639mm,43.663mm)(67.639mm,45.593mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "C18" (85.192mm,47.574mm) on Top Overlay And Text "C20" (82.982mm,47.117mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (48.285mm,63.398mm) on Top Overlay And Track (49.25mm,62.15mm)(49.25mm,64.85mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "C21" (66.37mm,118.389mm) on Bottom Overlay And Track (63.111mm,117.942mm)(66.311mm,117.942mm) on Bottom Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (66.37mm,118.389mm) on Bottom Overlay And Track (66.311mm,117.942mm)(66.311mm,119.802mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C26" (53.01mm,113.36mm) on Top Overlay And Track (53.23mm,113.92mm)(54.44mm,113.92mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C26" (53.01mm,113.36mm) on Top Overlay And Track (54.44mm,113.92mm)(54.44mm,121.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "C30" (110.49mm,98.298mm) on Top Overlay And Track (110.151mm,97.623mm)(110.151mm,102.015mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (0.078mm < 0.254mm) Between Text "C5" (78.384mm,53.213mm) on Top Overlay And Track (74.007mm,52.935mm)(82.257mm,52.935mm) on Top Overlay Silk Text to Silk Clearance [0.078mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (70.231mm,60.427mm) on Top Overlay And Track (68.374mm,60.286mm)(71.374mm,60.286mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (70.231mm,60.427mm) on Top Overlay And Track (71.374mm,60.286mm)(71.374mm,61.686mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (68.072mm,60.401mm) on Top Overlay And Track (68.374mm,60.286mm)(68.374mm,61.686mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (68.072mm,60.401mm) on Top Overlay And Track (68.374mm,60.286mm)(71.374mm,60.286mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (69.367mm,43.891mm) on Top Overlay And Track (69.429mm,43.82mm)(69.429mm,45.68mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (69.367mm,43.891mm) on Top Overlay And Track (69.429mm,43.82mm)(72.629mm,43.82mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D3" (58.979mm,60.401mm) on Top Overlay And Track (57.337mm,60.56mm)(60.337mm,60.56mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D3" (58.979mm,60.401mm) on Top Overlay And Track (60.337mm,60.56mm)(60.337mm,61.96mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "F1" (42.215mm,48.616mm) on Top Overlay And Track (40.65mm,49.055mm)(41.86mm,49.055mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "F1" (42.215mm,48.616mm) on Top Overlay And Track (41.86mm,41.945mm)(41.86mm,49.055mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "hole2" (25.73mm,43.713mm) on Top Overlay And Track (25.469mm,44.501mm)(35.169mm,44.501mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "hole2" (25.73mm,43.713mm) on Top Overlay And Track (25.469mm,44.581mm)(25.469mm,55.581mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.045mm < 0.254mm) Between Text "hole2" (25.73mm,43.713mm) on Top Overlay And Track (27.569mm,44.581mm)(27.569mm,55.581mm) on Top Overlay Silk Text to Silk Clearance [0.045mm]
   Violation between Silk To Silk Clearance Constraint: (0.039mm < 0.254mm) Between Text "IC3" (46.253mm,121.742mm) on Bottom Overlay And Text "R37" (46.609mm,122.631mm) on Bottom Overlay Silk Text to Silk Clearance [0.039mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC3" (46.253mm,121.742mm) on Bottom Overlay And Track (44.66mm,119.94mm)(44.66mm,121.87mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC3" (46.253mm,121.742mm) on Bottom Overlay And Track (44.66mm,121.87mm)(48.025mm,121.87mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.083mm < 0.254mm) Between Text "JP1" (25.425mm,56.413mm) on Top Overlay And Track (25.5mm,56.13mm)(35.2mm,56.13mm) on Top Overlay Silk Text to Silk Clearance [0.083mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP1" (25.425mm,56.413mm) on Top Overlay And Track (25.5mm,56.21mm)(25.5mm,67.21mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "JP1" (25.425mm,56.413mm) on Top Overlay And Track (27.6mm,56.21mm)(27.6mm,67.21mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.254mm) Between Text "JP10" (137.643mm,111.43mm) on Top Overlay And Track (137.7mm,111.215mm)(147.4mm,111.215mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP10" (137.643mm,111.43mm) on Top Overlay And Track (137.7mm,111.295mm)(137.7mm,122.295mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP10" (137.643mm,111.43mm) on Top Overlay And Track (139.2mm,111.295mm)(139.2mm,122.295mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "JP2" (25.451mm,84.811mm) on Top Overlay And Track (25.5mm,84.46mm)(35.2mm,84.46mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP2" (25.451mm,84.811mm) on Top Overlay And Track (25.5mm,84.54mm)(25.5mm,100.62mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP2" (25.451mm,84.811mm) on Top Overlay And Track (27.6mm,84.54mm)(27.6mm,100.697mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP4" (25.451mm,68.047mm) on Top Overlay And Track (25.5mm,67.88mm)(25.5mm,83.96mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "JP4" (25.451mm,68.047mm) on Top Overlay And Track (25.5mm,67.8mm)(35.2mm,67.8mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP4" (25.451mm,68.047mm) on Top Overlay And Track (27.6mm,67.88mm)(27.6mm,84.037mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.254mm) Between Text "JP5" (137.643mm,88.036mm) on Top Overlay And Track (137.7mm,87.815mm)(147.4mm,87.815mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP5" (137.643mm,88.036mm) on Top Overlay And Track (137.7mm,87.895mm)(137.7mm,98.895mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP5" (137.643mm,88.036mm) on Top Overlay And Track (139.2mm,87.895mm)(139.2mm,98.895mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP6" (137.643mm,76.302mm) on Top Overlay And Track (137.7mm,76.13mm)(147.4mm,76.13mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP6" (137.643mm,76.302mm) on Top Overlay And Track (137.7mm,76.21mm)(137.7mm,87.21mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP6" (137.643mm,76.302mm) on Top Overlay And Track (139.2mm,76.21mm)(139.2mm,87.21mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP8" (137.643mm,52.807mm) on Top Overlay And Track (137.7mm,52.63mm)(147.4mm,52.63mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP8" (137.643mm,52.807mm) on Top Overlay And Track (137.7mm,52.71mm)(137.7mm,63.71mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP8" (137.643mm,52.807mm) on Top Overlay And Track (139.2mm,52.71mm)(139.2mm,63.71mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "JP9" (137.643mm,99.72mm) on Top Overlay And Track (137.7mm,99.515mm)(147.4mm,99.515mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP9" (137.643mm,99.72mm) on Top Overlay And Track (137.7mm,99.595mm)(137.7mm,110.595mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "JP9" (137.643mm,99.72mm) on Top Overlay And Track (139.2mm,99.595mm)(139.2mm,110.595mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.058mm < 0.254mm) Between Text "L3" (65.507mm,53.746mm) on Top Overlay And Track (65.249mm,51.482mm)(65.249mm,58.592mm) on Top Overlay Silk Text to Silk Clearance [0.058mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (57.76mm,118.313mm) on Top Overlay And Track (57.814mm,118.029mm)(57.814mm,119.959mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.084mm < 0.254mm) Between Text "R13" (57.76mm,118.313mm) on Top Overlay And Track (57.814mm,118.029mm)(61.179mm,118.029mm) on Top Overlay Silk Text to Silk Clearance [0.084mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R15" (38.989mm,87.427mm) on Top Overlay And Track (38.995mm,87.947mm)(38.995mm,88.297mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R15" (38.989mm,87.427mm) on Top Overlay And Track (38.995mm,87.947mm)(45.595mm,87.947mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (44.272mm,77.419mm) on Top Overlay And Track (38.995mm,77.413mm)(45.595mm,77.413mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (44.272mm,77.419mm) on Top Overlay And Track (45.595mm,77.413mm)(45.595mm,77.763mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (44.272mm,88.087mm) on Top Overlay And Track (38.995mm,87.947mm)(45.595mm,87.947mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (44.272mm,88.087mm) on Top Overlay And Track (45.595mm,87.947mm)(45.595mm,88.297mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R23" (38.608mm,67.869mm) on Top Overlay And Track (38.995mm,67.904mm)(38.995mm,68.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R23" (38.608mm,67.869mm) on Top Overlay And Track (38.995mm,67.904mm)(45.595mm,67.904mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.254mm) Between Text "R25" (35.839mm,123.444mm) on Top Overlay And Track (38.06mm,122.7mm)(38.06mm,127mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.254mm) Between Text "R25" (35.839mm,123.444mm) on Top Overlay And Track (38.06mm,123mm)(38.06mm,125mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (44.272mm,67.97mm) on Top Overlay And Track (38.995mm,67.904mm)(45.595mm,67.904mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (44.272mm,67.97mm) on Top Overlay And Track (45.595mm,67.904mm)(45.595mm,68.254mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.254mm) Between Text "R28" (99.06mm,72.644mm) on Top Overlay And Track (98.8mm,72.591mm)(98.8mm,75.041mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "R29" (133.553mm,91.694mm) on Top Overlay And Track (126.9mm,91.35mm)(133.5mm,91.35mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R29" (133.553mm,91.694mm) on Top Overlay And Track (133.5mm,91.35mm)(133.5mm,91.7mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R31" (133.553mm,102.743mm) on Top Overlay And Track (126.9mm,102.745mm)(133.5mm,102.745mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R31" (133.553mm,102.743mm) on Top Overlay And Track (133.5mm,102.745mm)(133.5mm,103.095mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R32" (133.553mm,114.452mm) on Top Overlay And Track (126.9mm,114.445mm)(133.5mm,114.445mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R32" (133.553mm,114.452mm) on Top Overlay And Track (133.5mm,114.445mm)(133.5mm,114.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R33" (86.944mm,120.371mm) on Top Overlay And Track (83.085mm,121.017mm)(87.085mm,121.017mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R33" (86.944mm,120.371mm) on Top Overlay And Track (87.085mm,121.017mm)(87.085mm,121.417mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R34" (84.531mm,120.371mm) on Top Overlay And Track (83.085mm,121.017mm)(87.085mm,121.017mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R41" (96.952mm,109.449mm) on Bottom Overlay And Text "R43" (98.857mm,109.449mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R42" (100.762mm,109.449mm) on Bottom Overlay And Text "R43" (98.857mm,109.449mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.254mm) Between Text "R9" (64.237mm,46.355mm) on Top Overlay And Track (65.851mm,46.176mm)(65.851mm,47.576mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "RL2" (107.899mm,64.364mm) on Top Overlay And Track (107.957mm,65.437mm)(107.957mm,86.937mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "RL2" (107.899mm,64.364mm) on Top Overlay And Track (107.957mm,65.437mm)(136.957mm,65.437mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U1" (61.493mm,68.351mm) on Top Overlay And Track (62.2mm,68.225mm)(62.2mm,69.675mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U1" (61.493mm,68.351mm) on Top Overlay And Track (62.2mm,68.225mm)(65.085mm,68.225mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.012mm < 0.254mm) Between Text "U13" (124.562mm,119.913mm) on Top Overlay And Track (121.25mm,119.85mm)(124.45mm,119.85mm) on Top Overlay Silk Text to Silk Clearance [0.012mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U13" (124.562mm,119.913mm) on Top Overlay And Track (124.45mm,119.85mm)(124.45mm,121.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U2" (54.381mm,50.317mm) on Top Overlay And Track (55.078mm,49.916mm)(55.078mm,51.776mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "U2" (54.381mm,50.317mm) on Top Overlay And Track (55.078mm,49.916mm)(58.278mm,49.916mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U6" (36.652mm,82.88mm) on Top Overlay And Track (36.04mm,83.31mm)(37.97mm,83.31mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U6" (36.652mm,82.88mm) on Top Overlay And Track (37.97mm,83.31mm)(37.97mm,86.675mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :100

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 1000
Waived Violations : 0
Time Elapsed        : 00:00:03