INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/Desktop/PSDS_FINALNA/psds_projekat/PSDS_gotov2/MLP.srcs/sim_1/new/MLP_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MLP_tb'
