\documentclass[titlepage=true]{scrartcl}

\input{header/zusammenfassung}
\input{header/hyperref}

\input{header/listings}

\setDefaultArrayStretch{1.2}

\setcounter{secnumdepth}{4}

% Everything compact as posssible
\let\olditemize\itemize
\renewcommand{\itemize}{\olditemize\setlength{\itemsep}{0pt}}
\setitemize{noitemsep,topsep=0pt,parsep=0pt,partopsep=0pt}
\usepackage[compact]{titlesec}
\titlespacing{\section}{0pt}{0.5ex}{0ex}
\titlespacing{\subsection}{0pt}{0.5ex}{0ex}
\titlespacing{\subsubsection}{0pt}{0.5ex}{0ex}
\titlespacing{\paragraph}{0pt}{0.5ex}{0ex}
\setlength{\parskip}{0cm}
\setlength{\parindent}{0em}
\setlength{\intextsep}{0ex}
\setlength{\itemsep}{0ex}
\setlength{\dbltextfloatsep}{0ex}
\setlength{\textfloatsep}{0ex}
\setlength{\dblfloatsep}{0ex}
\setlength{\multicolsep}{0ex}
\linespread{0.9}
\setlist[enumerate]{itemsep=0mm}
%\usepackage{titlesec}

\titleformat{\paragraph}
    {\normalfont\bfseries}
    {}
    {0pt}
    {}

\usepackage{paralist}
\usepackage{wrapfig}
\usepackage{graphicx}
\usepackage{float}
\usepackage{vwcol}

\usepackage{listings}
\lstdefinestyle{VHDL}{
  numbers=left,
  belowcaptionskip=1\baselineskip,
  breaklines=true,
  frame=L,
  xleftmargin=\parindent,
  language=VHDL,
  showstringspaces=false,
  basicstyle=\footnotesize\ttfamily,
  keywordstyle=\bfseries\color{green!40!black},
  commentstyle=\itshape\color{purple!40!black},
  identifierstyle=\color{blue},
  stringstyle=\color{orange},
  numberstyle=\ttfamily\tiny
}

\title{DigMe}
\author{L. Leuenberger, M. Ehrler}

% Four pages on one
\usepackage{pgfpages}
\pgfpagesuselayout{4 on 1}[a4paper]

\begin{document}
%\begin{titlepage}
%   \thispagestyle{empty}
%   \maketitle
%\end{titlepage}

%\tableofcontents \newpage

\input{sections/01_SoC_Design_Hardware}
\input{sections/02_Constraints}
\input{sections/03_System_Level_VHDL}
\input{sections/04_Custom_IP_Blocks}
\input{sections/05_HDL_Attributes}
\input{sections/06_Serial_Communication_Interfaces}
\input{sections/07_Parallel_Communication_Interfaces}
\input{sections/08_Combining_FPGA_and_Processor}
\input{sections/09_Verification}
\input{sections/10_Verification_Design_For_Test}
\input{sections/11_Digital_Design_For_ASICS}

\end{document}
