// Seed: 2374094735
program module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  wire id_5 = id_4;
endprogram
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    inout logic id_4,
    input supply1 id_5,
    output logic id_6,
    output wor id_7,
    input supply1 id_8,
    input supply0 id_9
);
  assign id_6 = 1;
  always_latch begin
    id_6 <= id_4;
  end
  wire id_11;
  module_0(
      id_11, id_11
  );
endmodule
