--PAS SUR DU DEBUT

entity test_alu is

end test_alu;
architecture test_alu of test_alu is
	signal A,V,Ctrl_Alu,S,NOZC : STD_LOGIC_VECTOR;

begin

A <= 0, 10 after 100 ns;
B <= 0, 5 after 100 ns;
Ctrl_Alu <= 0, 001 after 100 ns, 011 after 200 ns, 100 after 300 ns, 010 after 400 ns;

end test_alu;
