/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [13:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [19:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [2:0] celloutsig_0_52z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_1z : celloutsig_0_2z[9];
  assign celloutsig_1_0z = in_data[152] ? in_data[98] : in_data[174];
  assign celloutsig_0_6z = in_data[50] ? celloutsig_0_0z : celloutsig_0_2z[7];
  assign celloutsig_1_10z = ~(in_data[174] | celloutsig_1_9z);
  assign celloutsig_0_20z = ~(celloutsig_0_15z | celloutsig_0_3z);
  assign celloutsig_0_22z = ~(celloutsig_0_8z[0] | celloutsig_0_20z);
  assign celloutsig_1_11z = celloutsig_1_10z | ~(in_data[132]);
  assign celloutsig_1_14z = celloutsig_1_12z[9] | ~(celloutsig_1_13z);
  assign celloutsig_0_15z = celloutsig_0_3z | ~(celloutsig_0_0z);
  assign celloutsig_1_6z = celloutsig_1_1z[2] | celloutsig_1_4z[3];
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_13z[3], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_8z };
  always_ff @(posedge clkin_data[96], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 14'h0000;
    else _01_ <= { _00_[11:0], celloutsig_0_16z, celloutsig_0_22z };
  assign celloutsig_0_7z = celloutsig_0_2z[2:0] == celloutsig_0_2z[9:7];
  assign celloutsig_0_16z = { in_data[93:88], celloutsig_0_12z } == { celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_5z[5:1], celloutsig_0_6z } == { celloutsig_0_4z[3:0], celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z } > { celloutsig_0_13z[12:4], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_26z = { celloutsig_0_18z[1:0], celloutsig_0_15z, celloutsig_0_5z } > { _00_[8:2], celloutsig_0_25z, celloutsig_0_12z };
  assign celloutsig_1_13z = ! { in_data[126:124], celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_1z[7] & ~(celloutsig_1_8z);
  assign celloutsig_0_1z = in_data[48] & ~(in_data[35]);
  assign celloutsig_0_10z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_0_12z = celloutsig_0_5z[2] & ~(celloutsig_0_11z);
  assign celloutsig_0_40z = celloutsig_0_8z[4:2] * celloutsig_0_5z[4:2];
  assign celloutsig_0_52z = { celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_21z } * { celloutsig_0_42z[0], celloutsig_0_11z, celloutsig_0_25z };
  assign celloutsig_1_1z = { in_data[167:159], celloutsig_1_0z } * in_data[158:149];
  assign celloutsig_0_17z = { celloutsig_0_2z[19], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z } * celloutsig_0_2z[19:6];
  assign celloutsig_0_8z = celloutsig_0_1z ? { in_data[8:7], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z } : { in_data[38:35], celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_5z[1] ? { celloutsig_0_4z[5:1], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_7z } : { celloutsig_0_2z[12:1], celloutsig_0_1z };
  assign celloutsig_0_18z = celloutsig_0_15z ? celloutsig_0_17z[11:4] : { in_data[79:74], celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_1_2z = - { celloutsig_1_1z[7:2], celloutsig_1_1z };
  assign celloutsig_0_46z = { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_10z } !== celloutsig_0_8z[3:1];
  assign celloutsig_0_0z = & in_data[45:42];
  assign celloutsig_0_34z = & celloutsig_0_17z[13:6];
  assign celloutsig_0_9z = & { in_data[81:72], in_data[45:42] };
  assign celloutsig_0_11z = & { celloutsig_0_7z, celloutsig_0_5z, in_data[81:72], in_data[45:42] };
  assign celloutsig_0_25z = & { celloutsig_0_21z, _00_[10:4] };
  assign celloutsig_0_42z = { _01_[13], celloutsig_0_40z, celloutsig_0_7z } >> { celloutsig_0_17z[11:9], celloutsig_0_12z, celloutsig_0_20z };
  assign celloutsig_1_12z = in_data[160:145] >> { in_data[178:168], celloutsig_1_4z };
  assign celloutsig_1_15z = celloutsig_1_2z[15:6] >> celloutsig_1_1z;
  assign celloutsig_1_18z = in_data[189:185] >> celloutsig_1_2z[14:10];
  assign celloutsig_0_4z = { in_data[65:61], celloutsig_0_3z } - { in_data[30:26], celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_1z[5:2], celloutsig_1_0z } - { celloutsig_1_1z[5:2], celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_4z[2:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } ~^ in_data[31:26];
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_8z } ~^ { celloutsig_1_4z[2:1], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_51z = ~((celloutsig_0_46z & celloutsig_0_26z) | celloutsig_0_17z[5]);
  assign celloutsig_1_8z = ~((celloutsig_1_6z & celloutsig_1_7z[0]) | celloutsig_1_6z);
  always_latch
    if (clkin_data[0]) celloutsig_0_2z = 20'h00000;
    else if (celloutsig_1_18z[0]) celloutsig_0_2z = { in_data[71:53], celloutsig_0_1z };
  assign celloutsig_1_7z[0] = celloutsig_1_0z ~^ celloutsig_1_4z[0];
  assign celloutsig_1_7z[4:1] = 4'hf;
  assign { out_data[132:128], out_data[111:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
