{
  "module_name": "serial_s3c.h",
  "hash_id": "d7cf8ae71c12cdcdc8d6a34e749c52288ea9bc6c4ef8a3042e0416c1494a0a99",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/serial_s3c.h",
  "human_readable_source": " \n \n\n#ifndef __ASM_ARM_REGS_SERIAL_H\n#define __ASM_ARM_REGS_SERIAL_H\n\n#define S3C2410_URXH\t  (0x24)\n#define S3C2410_UTXH\t  (0x20)\n#define S3C2410_ULCON\t  (0x00)\n#define S3C2410_UCON\t  (0x04)\n#define S3C2410_UFCON\t  (0x08)\n#define S3C2410_UMCON\t  (0x0C)\n#define S3C2410_UBRDIV\t  (0x28)\n#define S3C2410_UTRSTAT\t  (0x10)\n#define S3C2410_UERSTAT\t  (0x14)\n#define S3C2410_UFSTAT\t  (0x18)\n#define S3C2410_UMSTAT\t  (0x1C)\n\n#define S3C2410_LCON_CFGMASK\t  ((0xF<<3)|(0x3))\n\n#define S3C2410_LCON_CS5\t  (0x0)\n#define S3C2410_LCON_CS6\t  (0x1)\n#define S3C2410_LCON_CS7\t  (0x2)\n#define S3C2410_LCON_CS8\t  (0x3)\n#define S3C2410_LCON_CSMASK\t  (0x3)\n\n#define S3C2410_LCON_PNONE\t  (0x0)\n#define S3C2410_LCON_PEVEN\t  (0x5 << 3)\n#define S3C2410_LCON_PODD\t  (0x4 << 3)\n#define S3C2410_LCON_PMASK\t  (0x7 << 3)\n\n#define S3C2410_LCON_STOPB\t  (1<<2)\n#define S3C2410_LCON_IRM          (1<<6)\n\n#define S3C2440_UCON_CLKMASK\t  (3<<10)\n#define S3C2440_UCON_CLKSHIFT\t  (10)\n#define S3C2440_UCON_PCLK\t  (0<<10)\n#define S3C2440_UCON_UCLK\t  (1<<10)\n#define S3C2440_UCON_PCLK2\t  (2<<10)\n#define S3C2440_UCON_FCLK\t  (3<<10)\n#define S3C2443_UCON_EPLL\t  (3<<10)\n\n#define S3C6400_UCON_CLKMASK\t(3<<10)\n#define S3C6400_UCON_CLKSHIFT\t(10)\n#define S3C6400_UCON_PCLK\t(0<<10)\n#define S3C6400_UCON_PCLK2\t(2<<10)\n#define S3C6400_UCON_UCLK0\t(1<<10)\n#define S3C6400_UCON_UCLK1\t(3<<10)\n\n#define S3C2440_UCON2_FCLK_EN\t  (1<<15)\n#define S3C2440_UCON0_DIVMASK\t  (15 << 12)\n#define S3C2440_UCON1_DIVMASK\t  (15 << 12)\n#define S3C2440_UCON2_DIVMASK\t  (7 << 12)\n#define S3C2440_UCON_DIVSHIFT\t  (12)\n\n#define S3C2412_UCON_CLKMASK\t(3<<10)\n#define S3C2412_UCON_CLKSHIFT\t(10)\n#define S3C2412_UCON_UCLK\t(1<<10)\n#define S3C2412_UCON_USYSCLK\t(3<<10)\n#define S3C2412_UCON_PCLK\t(0<<10)\n#define S3C2412_UCON_PCLK2\t(2<<10)\n\n#define S3C2410_UCON_CLKMASK\t(1 << 10)\n#define S3C2410_UCON_CLKSHIFT\t(10)\n#define S3C2410_UCON_UCLK\t  (1<<10)\n#define S3C2410_UCON_SBREAK\t  (1<<4)\n\n#define S3C2410_UCON_TXILEVEL\t  (1<<9)\n#define S3C2410_UCON_RXILEVEL\t  (1<<8)\n#define S3C2410_UCON_TXIRQMODE\t  (1<<2)\n#define S3C2410_UCON_RXIRQMODE\t  (1<<0)\n#define S3C2410_UCON_RXFIFO_TOI\t  (1<<7)\n#define S3C2443_UCON_RXERR_IRQEN  (1<<6)\n#define S3C2410_UCON_LOOPBACK\t  (1<<5)\n\n#define S3C2410_UCON_DEFAULT\t  (S3C2410_UCON_TXILEVEL  | \\\n\t\t\t\t   S3C2410_UCON_RXILEVEL  | \\\n\t\t\t\t   S3C2410_UCON_TXIRQMODE | \\\n\t\t\t\t   S3C2410_UCON_RXIRQMODE | \\\n\t\t\t\t   S3C2410_UCON_RXFIFO_TOI)\n\n#define S3C64XX_UCON_TXBURST_1          (0<<20)\n#define S3C64XX_UCON_TXBURST_4          (1<<20)\n#define S3C64XX_UCON_TXBURST_8          (2<<20)\n#define S3C64XX_UCON_TXBURST_16         (3<<20)\n#define S3C64XX_UCON_TXBURST_MASK       (0xf<<20)\n#define S3C64XX_UCON_RXBURST_1          (0<<16)\n#define S3C64XX_UCON_RXBURST_4          (1<<16)\n#define S3C64XX_UCON_RXBURST_8          (2<<16)\n#define S3C64XX_UCON_RXBURST_16         (3<<16)\n#define S3C64XX_UCON_RXBURST_MASK       (0xf<<16)\n#define S3C64XX_UCON_TIMEOUT_SHIFT      (12)\n#define S3C64XX_UCON_TIMEOUT_MASK       (0xf<<12)\n#define S3C64XX_UCON_EMPTYINT_EN        (1<<11)\n#define S3C64XX_UCON_DMASUS_EN          (1<<10)\n#define S3C64XX_UCON_TXINT_LEVEL        (1<<9)\n#define S3C64XX_UCON_RXINT_LEVEL        (1<<8)\n#define S3C64XX_UCON_TIMEOUT_EN         (1<<7)\n#define S3C64XX_UCON_ERRINT_EN          (1<<6)\n#define S3C64XX_UCON_TXMODE_DMA         (2<<2)\n#define S3C64XX_UCON_TXMODE_CPU         (1<<2)\n#define S3C64XX_UCON_TXMODE_MASK        (3<<2)\n#define S3C64XX_UCON_RXMODE_DMA         (2<<0)\n#define S3C64XX_UCON_RXMODE_CPU         (1<<0)\n#define S3C64XX_UCON_RXMODE_MASK        (3<<0)\n\n#define S3C2410_UFCON_FIFOMODE\t  (1<<0)\n#define S3C2410_UFCON_TXTRIG0\t  (0<<6)\n#define S3C2410_UFCON_RXTRIG8\t  (1<<4)\n#define S3C2410_UFCON_RXTRIG12\t  (2<<4)\n\n \n#define S3C2440_UFCON_RXTRIG1\t  (0<<4)\n#define S3C2440_UFCON_RXTRIG8\t  (1<<4)\n#define S3C2440_UFCON_RXTRIG16\t  (2<<4)\n#define S3C2440_UFCON_RXTRIG32\t  (3<<4)\n\n#define S3C2440_UFCON_TXTRIG0\t  (0<<6)\n#define S3C2440_UFCON_TXTRIG16\t  (1<<6)\n#define S3C2440_UFCON_TXTRIG32\t  (2<<6)\n#define S3C2440_UFCON_TXTRIG48\t  (3<<6)\n\n#define S3C2410_UFCON_RESETBOTH\t  (3<<1)\n#define S3C2410_UFCON_RESETTX\t  (1<<2)\n#define S3C2410_UFCON_RESETRX\t  (1<<1)\n\n#define S3C2410_UFCON_DEFAULT\t  (S3C2410_UFCON_FIFOMODE | \\\n\t\t\t\t   S3C2410_UFCON_TXTRIG0  | \\\n\t\t\t\t   S3C2410_UFCON_RXTRIG8 )\n\n#define\tS3C2410_UMCOM_AFC\t  (1<<4)\n#define\tS3C2410_UMCOM_RTS_LOW\t  (1<<0)\n\n#define S3C2412_UMCON_AFC_63\t(0<<5)\t\t \n#define S3C2412_UMCON_AFC_56\t(1<<5)\n#define S3C2412_UMCON_AFC_48\t(2<<5)\n#define S3C2412_UMCON_AFC_40\t(3<<5)\n#define S3C2412_UMCON_AFC_32\t(4<<5)\n#define S3C2412_UMCON_AFC_24\t(5<<5)\n#define S3C2412_UMCON_AFC_16\t(6<<5)\n#define S3C2412_UMCON_AFC_8\t(7<<5)\n\n#define S3C2410_UFSTAT_TXFULL\t  (1<<9)\n#define S3C2410_UFSTAT_RXFULL\t  (1<<8)\n#define S3C2410_UFSTAT_TXMASK\t  (15<<4)\n#define S3C2410_UFSTAT_TXSHIFT\t  (4)\n#define S3C2410_UFSTAT_RXMASK\t  (15<<0)\n#define S3C2410_UFSTAT_RXSHIFT\t  (0)\n\n \n#define S3C2440_UFSTAT_TXFULL\t  (1<<14)\n#define S3C2440_UFSTAT_RXFULL\t  (1<<6)\n#define S3C2440_UFSTAT_TXSHIFT\t  (8)\n#define S3C2440_UFSTAT_RXSHIFT\t  (0)\n#define S3C2440_UFSTAT_TXMASK\t  (63<<8)\n#define S3C2440_UFSTAT_RXMASK\t  (63)\n\n#define S3C2410_UTRSTAT_TIMEOUT   (1<<3)\n#define S3C2410_UTRSTAT_TXE\t  (1<<2)\n#define S3C2410_UTRSTAT_TXFE\t  (1<<1)\n#define S3C2410_UTRSTAT_RXDR\t  (1<<0)\n\n#define S3C2410_UERSTAT_OVERRUN\t  (1<<0)\n#define S3C2410_UERSTAT_FRAME\t  (1<<2)\n#define S3C2410_UERSTAT_BREAK\t  (1<<3)\n#define S3C2443_UERSTAT_PARITY\t  (1<<1)\n\n#define S3C2410_UERSTAT_ANY\t  (S3C2410_UERSTAT_OVERRUN | \\\n\t\t\t\t   S3C2410_UERSTAT_FRAME | \\\n\t\t\t\t   S3C2410_UERSTAT_BREAK)\n\n#define S3C2410_UMSTAT_CTS\t  (1<<0)\n#define S3C2410_UMSTAT_DeltaCTS\t  (1<<2)\n\n#define S3C2443_DIVSLOT\t\t  (0x2C)\n\n \n#define S3C64XX_UINTP\t\t0x30\n#define S3C64XX_UINTSP\t\t0x34\n#define S3C64XX_UINTM\t\t0x38\n\n#define S3C64XX_UINTM_RXD\t(0)\n#define S3C64XX_UINTM_ERROR     (1)\n#define S3C64XX_UINTM_TXD\t(2)\n#define S3C64XX_UINTM_RXD_MSK\t(1 << S3C64XX_UINTM_RXD)\n#define S3C64XX_UINTM_ERR_MSK   (1 << S3C64XX_UINTM_ERROR)\n#define S3C64XX_UINTM_TXD_MSK\t(1 << S3C64XX_UINTM_TXD)\n\n \n#define S5PV210_UCON_CLKMASK\t(1<<10)\n#define S5PV210_UCON_CLKSHIFT\t(10)\n#define S5PV210_UCON_PCLK\t(0<<10)\n#define S5PV210_UCON_UCLK\t(1<<10)\n\n#define S5PV210_UFCON_TXTRIG0\t(0<<8)\n#define S5PV210_UFCON_TXTRIG4\t(1<<8)\n#define S5PV210_UFCON_TXTRIG8\t(2<<8)\n#define S5PV210_UFCON_TXTRIG16\t(3<<8)\n#define S5PV210_UFCON_TXTRIG32\t(4<<8)\n#define S5PV210_UFCON_TXTRIG64\t(5<<8)\n#define S5PV210_UFCON_TXTRIG128 (6<<8)\n#define S5PV210_UFCON_TXTRIG256 (7<<8)\n\n#define S5PV210_UFCON_RXTRIG1\t(0<<4)\n#define S5PV210_UFCON_RXTRIG4\t(1<<4)\n#define S5PV210_UFCON_RXTRIG8\t(2<<4)\n#define S5PV210_UFCON_RXTRIG16\t(3<<4)\n#define S5PV210_UFCON_RXTRIG32\t(4<<4)\n#define S5PV210_UFCON_RXTRIG64\t(5<<4)\n#define S5PV210_UFCON_RXTRIG128\t(6<<4)\n#define S5PV210_UFCON_RXTRIG256\t(7<<4)\n\n#define S5PV210_UFSTAT_TXFULL\t(1<<24)\n#define S5PV210_UFSTAT_RXFULL\t(1<<8)\n#define S5PV210_UFSTAT_TXMASK\t(255<<16)\n#define S5PV210_UFSTAT_TXSHIFT\t(16)\n#define S5PV210_UFSTAT_RXMASK\t(255<<0)\n#define S5PV210_UFSTAT_RXSHIFT\t(0)\n\n#define S3C2410_UCON_CLKSEL0\t(1 << 0)\n#define S3C2410_UCON_CLKSEL1\t(1 << 1)\n#define S3C2410_UCON_CLKSEL2\t(1 << 2)\n#define S3C2410_UCON_CLKSEL3\t(1 << 3)\n\n \n#define S5PV210_UCON_DEFAULT\t(S3C2410_UCON_TXILEVEL |\t\\\n\t\t\t\t S3C2410_UCON_RXILEVEL |\t\\\n\t\t\t\t S3C2410_UCON_TXIRQMODE |\t\\\n\t\t\t\t S3C2410_UCON_RXIRQMODE |\t\\\n\t\t\t\t S3C2410_UCON_RXFIFO_TOI |\t\\\n\t\t\t\t S3C2443_UCON_RXERR_IRQEN)\n\n#define S5PV210_UFCON_DEFAULT\t(S3C2410_UFCON_FIFOMODE |\t\\\n\t\t\t\t S5PV210_UFCON_TXTRIG4 |\t\\\n\t\t\t\t S5PV210_UFCON_RXTRIG4)\n\n#define APPLE_S5L_UCON_RXTO_ENA\t\t9\n#define APPLE_S5L_UCON_RXTHRESH_ENA\t12\n#define APPLE_S5L_UCON_TXTHRESH_ENA\t13\n#define APPLE_S5L_UCON_RXTO_ENA_MSK\t(1 << APPLE_S5L_UCON_RXTO_ENA)\n#define APPLE_S5L_UCON_RXTHRESH_ENA_MSK\t(1 << APPLE_S5L_UCON_RXTHRESH_ENA)\n#define APPLE_S5L_UCON_TXTHRESH_ENA_MSK\t(1 << APPLE_S5L_UCON_TXTHRESH_ENA)\n\n#define APPLE_S5L_UCON_DEFAULT\t\t(S3C2410_UCON_TXIRQMODE | \\\n\t\t\t\t\t S3C2410_UCON_RXIRQMODE | \\\n\t\t\t\t\t S3C2410_UCON_RXFIFO_TOI)\n#define APPLE_S5L_UCON_MASK\t\t(APPLE_S5L_UCON_RXTO_ENA_MSK | \\\n\t\t\t\t\t APPLE_S5L_UCON_RXTHRESH_ENA_MSK | \\\n\t\t\t\t\t APPLE_S5L_UCON_TXTHRESH_ENA_MSK)\n\n#define APPLE_S5L_UTRSTAT_RXTHRESH\t(1<<4)\n#define APPLE_S5L_UTRSTAT_TXTHRESH\t(1<<5)\n#define APPLE_S5L_UTRSTAT_RXTO\t\t(1<<9)\n#define APPLE_S5L_UTRSTAT_ALL_FLAGS\t(0x3f0)\n\n#ifndef __ASSEMBLY__\n\n#include <linux/serial_core.h>\n\n \n\nstruct s3c2410_uartcfg {\n\tunsigned char\t   hwport;\t  \n\tunsigned char\t   unused;\n\tunsigned short\t   flags;\n\tupf_t\t\t   uart_flags;\t  \n\tunsigned int\t   clk_sel;\n\n\tunsigned int\t   has_fracval;\n\n\tunsigned long\t   ucon;\t  \n\tunsigned long\t   ulcon;\t  \n\tunsigned long\t   ufcon;\t  \n};\n\n#endif  \n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}