;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -21
	SUB #30, 600
	SUB 0, 700
	SUB 0, 700
	MOV -1, <-20
	SPL 0, <-402
	SUB 300, 90
	SUB @121, 106
	SUB @121, 106
	SUB -19, @10
	SUB 12, @10
	SUB 12, @10
	SUB -12, @10
	SUB -0, 0
	SLT @100, 10
	DAT #-0, #0
	ADD 210, 34
	ADD 210, 34
	ADD 210, 34
	SUB @0, @2
	SUB @0, @2
	SUB @121, 103
	DAT #0, #700
	DAT #0, #700
	JMZ 0, #2
	SUB #15, @27
	SUB <0, @2
	SUB #15, @27
	SUB @121, 103
	SUB 0, 700
	SUB @121, 106
	SUB 42, 10
	MOV -1, <-20
	SUB @121, 103
	DAT #15, <10
	SPL 181, @0
	SUB 12, @10
	SUB @121, 106
	SUB 618, @13
	SPL 0, <-402
	SUB @0, @2
	DJN -1, @-20
	ADD 270, 60
	SPL 0, <402
	SUB @0, @2
	SPL 0, <402
	ADD 270, 60
