Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Apr  9 22:26:41 2025
| Host         : didi running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_design_analysis -file ./report/fft1D_512_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                            Path #1                                                                                                                           |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 8.000                                                                                                                                                                                                                                                        |
| Path Delay                | 7.598                                                                                                                                                                                                                                                        |
| Logic Delay               | 3.898(52%)                                                                                                                                                                                                                                                   |
| Net Delay                 | 3.700(48%)                                                                                                                                                                                                                                                   |
| Clock Skew                | 0.015                                                                                                                                                                                                                                                        |
| Slack                     | 0.117                                                                                                                                                                                                                                                        |
| Clock Uncertainty         | 0.035                                                                                                                                                                                                                                                        |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                 |
| Clock Delay Group         | Same Clock                                                                                                                                                                                                                                                   |
| Logic Levels              | 22                                                                                                                                                                                                                                                           |
| Routes                    | 13                                                                                                                                                                                                                                                           |
| Logical Path              | FDRE/C-(9)-LUT3-(166)-LUT5-(2)-LUT6-(2)-LUT5-(2)-LUT5-(2)-LUT3-(1)-LUT6-(12)-DSP_A_B_DATA-(1)-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-LUT4-(1)-CARRY8-(1)-CARRY8-CARRY8-CARRY8-DSP_A_B_DATA/B[11] |
| Start Point Clock         | ap_clk                                                                                                                                                                                                                                                       |
| End Point Clock           | ap_clk                                                                                                                                                                                                                                                       |
| DSP Block                 | Seq                                                                                                                                                                                                                                                          |
| RAM Registers             | None-None                                                                                                                                                                                                                                                    |
| IO Crossings              | 0                                                                                                                                                                                                                                                            |
| SLR Crossings             | 0                                                                                                                                                                                                                                                            |
| PBlocks                   | 0                                                                                                                                                                                                                                                            |
| High Fanout               | 166                                                                                                                                                                                                                                                          |
| Dont Touch                | 0                                                                                                                                                                                                                                                            |
| Mark Debug                | 0                                                                                                                                                                                                                                                            |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                       |
| End Point Pin Primitive   | DSP_A_B_DATA/B[11]                                                                                                                                                                                                                                           |
| Start Point Pin           | sub_ln506_reg_1737_reg[4]/C                                                                                                                                                                                                                                  |
| End Point Pin             | DSP_A_B_DATA_INST/B[11]                                                                                                                                                                                                                                      |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1068)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+-----+-----+-----+----+----+
| End Point Clock | Requirement | 14 | 15 | 16 | 17 | 18 |  19 |  20 |  21 | 22 | 23 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+----+----+
| ap_clk          | 8.000ns     |  3 |  8 |  8 |  8 | 49 | 364 | 293 | 155 | 96 | 16 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  |
+------------+-----------------------------+-------------+
* Information not available. There are no nets crossing SLRs.


