--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Nexys3_Master.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clt<0>      |    2.830(R)|      SLOW  |   -0.309(R)|      SLOW  |clk_BUFGP         |   0.000|
clt<1>      |    2.372(R)|      SLOW  |   -0.491(R)|      SLOW  |clk_BUFGP         |   0.000|
clt<2>      |    2.503(R)|      SLOW  |   -0.354(R)|      FAST  |clk_BUFGP         |   0.000|
clt<3>      |    2.585(R)|      SLOW  |   -0.469(R)|      SLOW  |clk_BUFGP         |   0.000|
clt<4>      |    2.362(R)|      SLOW  |   -0.412(R)|      FAST  |clk_BUFGP         |   0.000|
rst         |    9.534(R)|      SLOW  |   -0.602(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data<1>     |        15.534(R)|      SLOW  |         5.979(R)|      FAST  |clk_BUFGP         |   0.000|
data<2>     |        15.771(R)|      SLOW  |         6.386(R)|      FAST  |clk_BUFGP         |   0.000|
data<3>     |        15.240(R)|      SLOW  |         5.642(R)|      FAST  |clk_BUFGP         |   0.000|
data<4>     |        16.276(R)|      SLOW  |         6.816(R)|      FAST  |clk_BUFGP         |   0.000|
data<5>     |        15.178(R)|      SLOW  |         5.584(R)|      FAST  |clk_BUFGP         |   0.000|
data<6>     |        14.559(R)|      SLOW  |         5.543(R)|      FAST  |clk_BUFGP         |   0.000|
data<7>     |        15.278(R)|      SLOW  |         6.231(R)|      FAST  |clk_BUFGP         |   0.000|
sel<0>      |        10.336(R)|      SLOW  |         4.779(R)|      FAST  |clk_BUFGP         |   0.000|
sel<1>      |        10.244(R)|      SLOW  |         4.722(R)|      FAST  |clk_BUFGP         |   0.000|
sel<2>      |        10.157(R)|      SLOW  |         4.696(R)|      FAST  |clk_BUFGP         |   0.000|
sel<3>      |        10.328(R)|      SLOW  |         4.788(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.015|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 07 01:08:37 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 266 MB



