

================================================================
== Vivado HLS Report for 'subsamble'
================================================================
* Date:           Thu Jan 24 14:08:47 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        SubSample
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10615742|  10615742|  10615742|  10615742|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+---------+---------+---------+
        |                         |              |      Latency      |      Interval     | Pipeline|
        |         Instance        |    Module    |   min   |   max   |   min   |   max   |   Type  |
        +-------------------------+--------------+---------+---------+---------+---------+---------+
        |grp_Filter2D_fu_615      |Filter2D      |  1774728|  1774728|  1774728|  1774728|   none  |
        |grp_AXIvideo2Mat_fu_625  |AXIvideo2Mat  |  1769253|  1769253|  1769253|  1769253|   none  |
        |grp_CvtColor_fu_646      |CvtColor      |  1770301|  1770301|  1770301|  1770301|   none  |
        |grp_Mat2AXIvideo_fu_656  |Mat2AXIvideo  |  1767151|  1767151|  1767151|  1767151|   none  |
        |grp_Mat2AXIvideo_fu_677  |Mat2AXIvideo  |  1767151|  1767151|  1767151|  1767151|   none  |
        +-------------------------+--------------+---------+---------+---------+---------+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  1767150|  1767150|      1683|          -|          -|  1050|    no    |
        | + loop_width  |     1680|     1680|         2|          1|          1|  1680|    yes   |
        |- loop_height  |  1767150|  1767150|      1683|          -|          -|  1050|    no    |
        | + loop_width  |     1680|     1680|         2|          1|          1|  1680|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 5 6 }
  Pipeline-1 : II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	8  / (exitcond5_i)
	5  / (!exitcond5_i)
5 --> 
	7  / (exitcond_i)
	6  / (!exitcond_i)
6 --> 
	5  / true
7 --> 
	4  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	15  / (exitcond1)
	12  / (!exitcond1)
12 --> 
	14  / (exitcond)
	13  / (!exitcond)
13 --> 
	12  / true
14 --> 
	11  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%img0_data_stream_0_s = alloca i8, align 1" [SubSample/src/subsample.cpp:8]   --->   Operation 17 'alloca' 'img0_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%img0_data_stream_1_s = alloca i8, align 1" [SubSample/src/subsample.cpp:8]   --->   Operation 18 'alloca' 'img0_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img0_data_stream_2_s = alloca i8, align 1" [SubSample/src/subsample.cpp:8]   --->   Operation 19 'alloca' 'img0_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%img1_data_stream_0_s = alloca i8, align 1" [SubSample/src/subsample.cpp:9]   --->   Operation 20 'alloca' 'img1_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img1_data_stream_1_s = alloca i8, align 1" [SubSample/src/subsample.cpp:9]   --->   Operation 21 'alloca' 'img1_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%img1_data_stream_2_s = alloca i8, align 1" [SubSample/src/subsample.cpp:9]   --->   Operation 22 'alloca' 'img1_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%img2_data_stream_0_s = alloca i8, align 1" [SubSample/src/subsample.cpp:10]   --->   Operation 23 'alloca' 'img2_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%img2_data_stream_1_s = alloca i8, align 1" [SubSample/src/subsample.cpp:10]   --->   Operation 24 'alloca' 'img2_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%img2_data_stream_2_s = alloca i8, align 1" [SubSample/src/subsample.cpp:10]   --->   Operation 25 'alloca' 'img2_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%img3_data_stream_0_s = alloca i8, align 1" [SubSample/src/subsample.cpp:11]   --->   Operation 26 'alloca' 'img3_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%img3_data_stream_1_s = alloca i8, align 1" [SubSample/src/subsample.cpp:11]   --->   Operation 27 'alloca' 'img3_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img3_data_stream_2_s = alloca i8, align 1" [SubSample/src/subsample.cpp:11]   --->   Operation 28 'alloca' 'img3_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%img4_data_stream_0_s = alloca i8, align 1" [SubSample/src/subsample.cpp:12]   --->   Operation 29 'alloca' 'img4_data_stream_0_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%img4_data_stream_1_s = alloca i8, align 1" [SubSample/src/subsample.cpp:12]   --->   Operation 30 'alloca' 'img4_data_stream_1_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%img4_data_stream_2_s = alloca i8, align 1" [SubSample/src/subsample.cpp:12]   --->   Operation 31 'alloca' 'img4_data_stream_2_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%imgDuplicate_data_st = alloca i8, align 1" [SubSample/src/subsample.cpp:13]   --->   Operation 32 'alloca' 'imgDuplicate_data_st' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%imgDuplicate_data_st_1 = alloca i8, align 1" [SubSample/src/subsample.cpp:13]   --->   Operation 33 'alloca' 'imgDuplicate_data_st_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%imgDuplicate_data_st_2 = alloca i8, align 1" [SubSample/src/subsample.cpp:13]   --->   Operation 34 'alloca' 'imgDuplicate_data_st_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 35 [2/2] (1.76ns)   --->   "call fastcc void @AXIvideo2Mat(i24* %stream_in_V_data_V, i3* %stream_in_V_keep_V, i3* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, i8* %img0_data_stream_0_s, i8* %img0_data_stream_1_s, i8* %img0_data_stream_2_s)" [SubSample/src/subsample.cpp:22]   --->   Operation 35 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_in_V_data_V), !map !296"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %stream_in_V_keep_V), !map !300"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %stream_in_V_strb_V), !map !304"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_user_V), !map !308"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !312"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_id_V), !map !316"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_dest_V), !map !320"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_process_V_data_V), !map !324"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %stream_process_V_keep_V), !map !328"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %stream_process_V_strb_V), !map !332"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_process_V_user_V), !map !336"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_process_V_last_V), !map !340"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_process_V_id_V), !map !344"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_process_V_dest_V), !map !348"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_passThrough_V_data_V), !map !352"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %stream_passThrough_V_keep_V), !map !356"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %stream_passThrough_V_strb_V), !map !360"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_passThrough_V_user_V), !map !364"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_passThrough_V_last_V), !map !368"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_passThrough_V_id_V), !map !372"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_passThrough_V_dest_V), !map !376"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @subsamble_str) nounwind"   --->   Operation 57 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img0_OC_data_stream_2, i32 1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, i32 1, i32 1, i8* %img0_data_stream_0_s, i8* %img0_data_stream_0_s)"   --->   Operation 58 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img0_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str118, [1 x i8]* @p_str119, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str121)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img0_OC_data_stream_1, i32 1, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 1, i32 1, i8* %img0_data_stream_1_s, i8* %img0_data_stream_1_s)"   --->   Operation 60 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img0_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str123, i32 0, i32 0, [1 x i8]* @p_str124, [1 x i8]* @p_str125, [1 x i8]* @p_str126, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str127, [1 x i8]* @p_str128)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img0_OC_data_stream_s, i32 1, [1 x i8]* @p_str129, [1 x i8]* @p_str129, i32 1, i32 1, i8* %img0_data_stream_2_s, i8* %img0_data_stream_2_s)"   --->   Operation 62 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img0_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str130, i32 0, i32 0, [1 x i8]* @p_str131, [1 x i8]* @p_str132, [1 x i8]* @p_str133, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str134, [1 x i8]* @p_str135)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img1_OC_data_stream_2, i32 1, [1 x i8]* @p_str136, [1 x i8]* @p_str136, i32 1, i32 1, i8* %img1_data_stream_0_s, i8* %img1_data_stream_0_s)"   --->   Operation 64 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img1_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [1 x i8]* @p_str138, [1 x i8]* @p_str139, [1 x i8]* @p_str140, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str141, [1 x i8]* @p_str142)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img1_OC_data_stream_1, i32 1, [1 x i8]* @p_str143, [1 x i8]* @p_str143, i32 1, i32 1, i8* %img1_data_stream_1_s, i8* %img1_data_stream_1_s)"   --->   Operation 66 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img1_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str144, i32 0, i32 0, [1 x i8]* @p_str145, [1 x i8]* @p_str146, [1 x i8]* @p_str147, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str148, [1 x i8]* @p_str149)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img1_OC_data_stream_s, i32 1, [1 x i8]* @p_str150, [1 x i8]* @p_str150, i32 1, i32 1, i8* %img1_data_stream_2_s, i8* %img1_data_stream_2_s)"   --->   Operation 68 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img1_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str151, i32 0, i32 0, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str155, [1 x i8]* @p_str156)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img2_OC_data_stream_2, i32 1, [1 x i8]* @p_str157, [1 x i8]* @p_str157, i32 1, i32 1, i8* %img2_data_stream_0_s, i8* %img2_data_stream_0_s)"   --->   Operation 70 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img2_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str158, i32 0, i32 0, [1 x i8]* @p_str159, [1 x i8]* @p_str160, [1 x i8]* @p_str161, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str162, [1 x i8]* @p_str163)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img2_OC_data_stream_1, i32 1, [1 x i8]* @p_str164, [1 x i8]* @p_str164, i32 1, i32 1, i8* %img2_data_stream_1_s, i8* %img2_data_stream_1_s)"   --->   Operation 72 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img2_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str165, i32 0, i32 0, [1 x i8]* @p_str166, [1 x i8]* @p_str167, [1 x i8]* @p_str168, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str169, [1 x i8]* @p_str170)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img2_OC_data_stream_s, i32 1, [1 x i8]* @p_str171, [1 x i8]* @p_str171, i32 1, i32 1, i8* %img2_data_stream_2_s, i8* %img2_data_stream_2_s)"   --->   Operation 74 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img2_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str172, i32 0, i32 0, [1 x i8]* @p_str173, [1 x i8]* @p_str174, [1 x i8]* @p_str175, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str176, [1 x i8]* @p_str177)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img3_OC_data_stream_2, i32 1, [1 x i8]* @p_str178, [1 x i8]* @p_str178, i32 1, i32 1, i8* %img3_data_stream_0_s, i8* %img3_data_stream_0_s)"   --->   Operation 76 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img3_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str179, i32 0, i32 0, [1 x i8]* @p_str180, [1 x i8]* @p_str181, [1 x i8]* @p_str182, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str183, [1 x i8]* @p_str184)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img3_OC_data_stream_1, i32 1, [1 x i8]* @p_str185, [1 x i8]* @p_str185, i32 1, i32 1, i8* %img3_data_stream_1_s, i8* %img3_data_stream_1_s)"   --->   Operation 78 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img3_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str186, i32 0, i32 0, [1 x i8]* @p_str187, [1 x i8]* @p_str188, [1 x i8]* @p_str189, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str190, [1 x i8]* @p_str191)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img3_OC_data_stream_s, i32 1, [1 x i8]* @p_str192, [1 x i8]* @p_str192, i32 1, i32 1, i8* %img3_data_stream_2_s, i8* %img3_data_stream_2_s)"   --->   Operation 80 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img3_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str193, i32 0, i32 0, [1 x i8]* @p_str194, [1 x i8]* @p_str195, [1 x i8]* @p_str196, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str197, [1 x i8]* @p_str198)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img4_OC_data_stream_2, i32 1, [1 x i8]* @p_str199, [1 x i8]* @p_str199, i32 1, i32 1, i8* %img4_data_stream_0_s, i8* %img4_data_stream_0_s)"   --->   Operation 82 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img4_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str200, i32 0, i32 0, [1 x i8]* @p_str201, [1 x i8]* @p_str202, [1 x i8]* @p_str203, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str204, [1 x i8]* @p_str205)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img4_OC_data_stream_1, i32 1, [1 x i8]* @p_str206, [1 x i8]* @p_str206, i32 1, i32 1, i8* %img4_data_stream_1_s, i8* %img4_data_stream_1_s)"   --->   Operation 84 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img4_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str207, i32 0, i32 0, [1 x i8]* @p_str208, [1 x i8]* @p_str209, [1 x i8]* @p_str210, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str212)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img4_OC_data_stream_s, i32 1, [1 x i8]* @p_str213, [1 x i8]* @p_str213, i32 1, i32 1, i8* %img4_data_stream_2_s, i8* %img4_data_stream_2_s)"   --->   Operation 86 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img4_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str214, i32 0, i32 0, [1 x i8]* @p_str215, [1 x i8]* @p_str216, [1 x i8]* @p_str217, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str218, [1 x i8]* @p_str219)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @imgDuplicate_OC_data_2, i32 1, [1 x i8]* @p_str220, [1 x i8]* @p_str220, i32 1, i32 1, i8* %imgDuplicate_data_st, i8* %imgDuplicate_data_st)"   --->   Operation 88 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgDuplicate_data_st, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str225, [1 x i8]* @p_str226)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @imgDuplicate_OC_data_1, i32 1, [1 x i8]* @p_str227, [1 x i8]* @p_str227, i32 1, i32 1, i8* %imgDuplicate_data_st_1, i8* %imgDuplicate_data_st_1)"   --->   Operation 90 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgDuplicate_data_st_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str228, i32 0, i32 0, [1 x i8]* @p_str229, [1 x i8]* @p_str230, [1 x i8]* @p_str231, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str232, [1 x i8]* @p_str233)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @imgDuplicate_OC_data, i32 1, [1 x i8]* @p_str234, [1 x i8]* @p_str234, i32 1, i32 1, i8* %imgDuplicate_data_st_2, i8* %imgDuplicate_data_st_2)"   --->   Operation 92 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imgDuplicate_data_st_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str235, i32 0, i32 0, [1 x i8]* @p_str236, [1 x i8]* @p_str237, [1 x i8]* @p_str238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str239, [1 x i8]* @p_str240)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_in_V_data_V, i3* %stream_in_V_keep_V, i3* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [SubSample/src/subsample.cpp:4]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_process_V_data_V, i3* %stream_process_V_keep_V, i3* %stream_process_V_strb_V, i1* %stream_process_V_user_V, i1* %stream_process_V_last_V, i1* %stream_process_V_id_V, i1* %stream_process_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [SubSample/src/subsample.cpp:5]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_passThrough_V_data_V, i3* %stream_passThrough_V_keep_V, i3* %stream_passThrough_V_strb_V, i1* %stream_passThrough_V_user_V, i1* %stream_passThrough_V_last_V, i1* %stream_passThrough_V_id_V, i1* %stream_passThrough_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [SubSample/src/subsample.cpp:6]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i24* %stream_in_V_data_V, i3* %stream_in_V_keep_V, i3* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, i8* %img0_data_stream_0_s, i8* %img0_data_stream_1_s, i8* %img0_data_stream_2_s)" [SubSample/src/subsample.cpp:22]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 98 [1/1] (1.76ns)   --->   "br label %1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501->SubSample/src/subsample.cpp:24]   --->   Operation 98 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %0 ], [ %i_V, %4 ]"   --->   Operation 99 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.88ns)   --->   "%exitcond5_i = icmp eq i11 %t_V, -998" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501->SubSample/src/subsample.cpp:24]   --->   Operation 100 'icmp' 'exitcond5_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1050, i64 1050, i64 1050)"   --->   Operation 101 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.63ns)   --->   "%i_V = add i11 %t_V, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501->SubSample/src/subsample.cpp:24]   --->   Operation 102 'add' 'i_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %"Duplicate<1050, 1680, 4096, 4096>.exit", label %2" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501->SubSample/src/subsample.cpp:24]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501->SubSample/src/subsample.cpp:24]   --->   Operation 104 'specloopname' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501->SubSample/src/subsample.cpp:24]   --->   Operation 105 'specregionbegin' 'tmp_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.76ns)   --->   "br label %3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502->SubSample/src/subsample.cpp:24]   --->   Operation 106 'br' <Predicate = (!exitcond5_i)> <Delay = 1.76>
ST_4 : Operation 107 [2/2] (0.00ns)   --->   "call fastcc void @CvtColor(i8* %img1_data_stream_0_s, i8* %img1_data_stream_1_s, i8* %img1_data_stream_2_s, i8* %img2_data_stream_0_s, i8* %img2_data_stream_1_s, i8* %img2_data_stream_2_s)" [SubSample/src/subsample.cpp:26]   --->   Operation 107 'call' <Predicate = (exitcond5_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%t_V_1 = phi i11 [ 0, %2 ], [ %j_V, %"operator>>.exit.i" ]"   --->   Operation 108 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.88ns)   --->   "%exitcond_i = icmp eq i11 %t_V_1, -368" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502->SubSample/src/subsample.cpp:24]   --->   Operation 109 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1680, i64 1680, i64 1680)"   --->   Operation 110 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.63ns)   --->   "%j_V = add i11 %t_V_1, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502->SubSample/src/subsample.cpp:24]   --->   Operation 111 'add' 'j_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %4, label %"operator>>.exit.i"" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502->SubSample/src/subsample.cpp:24]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502->SubSample/src/subsample.cpp:24]   --->   Operation 113 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_40_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502->SubSample/src/subsample.cpp:24]   --->   Operation 114 'specregionbegin' 'tmp_40_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1504->SubSample/src/subsample.cpp:24]   --->   Operation 115 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_41_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505->SubSample/src/subsample.cpp:24]   --->   Operation 116 'specregionbegin' 'tmp_41_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505->SubSample/src/subsample.cpp:24]   --->   Operation 117 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (3.63ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img0_data_stream_0_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505->SubSample/src/subsample.cpp:24]   --->   Operation 118 'read' 'tmp_1' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 119 [1/1] (3.63ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img0_data_stream_1_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505->SubSample/src/subsample.cpp:24]   --->   Operation 119 'read' 'tmp_2' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 120 [1/1] (3.63ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img0_data_stream_2_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505->SubSample/src/subsample.cpp:24]   --->   Operation 120 'read' 'tmp' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_41_i)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505->SubSample/src/subsample.cpp:24]   --->   Operation 121 'specregionend' 'empty_27' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_42_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506->SubSample/src/subsample.cpp:24]   --->   Operation 122 'specregionbegin' 'tmp_42_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506->SubSample/src/subsample.cpp:24]   --->   Operation 123 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img1_data_stream_0_s, i8 %tmp_1)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506->SubSample/src/subsample.cpp:24]   --->   Operation 124 'write' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 125 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img1_data_stream_1_s, i8 %tmp_2)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506->SubSample/src/subsample.cpp:24]   --->   Operation 125 'write' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 126 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img1_data_stream_2_s, i8 %tmp)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506->SubSample/src/subsample.cpp:24]   --->   Operation 126 'write' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_42_i)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506->SubSample/src/subsample.cpp:24]   --->   Operation 127 'specregionend' 'empty_28' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_46_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507->SubSample/src/subsample.cpp:24]   --->   Operation 128 'specregionbegin' 'tmp_46_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507->SubSample/src/subsample.cpp:24]   --->   Operation 129 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imgDuplicate_data_st, i8 %tmp_1)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507->SubSample/src/subsample.cpp:24]   --->   Operation 130 'write' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 131 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imgDuplicate_data_st_1, i8 %tmp_2)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507->SubSample/src/subsample.cpp:24]   --->   Operation 131 'write' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 132 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imgDuplicate_data_st_2, i8 %tmp)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507->SubSample/src/subsample.cpp:24]   --->   Operation 132 'write' <Predicate = (!exitcond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_46_i)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507->SubSample/src/subsample.cpp:24]   --->   Operation 133 'specregionend' 'empty_29' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_40_i)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1508->SubSample/src/subsample.cpp:24]   --->   Operation 134 'specregionend' 'empty_30' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "br label %3" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502->SubSample/src/subsample.cpp:24]   --->   Operation 135 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_i)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1509->SubSample/src/subsample.cpp:24]   --->   Operation 136 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "br label %1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501->SubSample/src/subsample.cpp:24]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 138 [1/2] (0.00ns)   --->   "call fastcc void @CvtColor(i8* %img1_data_stream_0_s, i8* %img1_data_stream_1_s, i8* %img1_data_stream_2_s, i8* %img2_data_stream_0_s, i8* %img2_data_stream_1_s, i8* %img2_data_stream_2_s)" [SubSample/src/subsample.cpp:26]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 139 [2/2] (0.00ns)   --->   "call fastcc void @Filter2D(i8* %img2_data_stream_0_s, i8* %img2_data_stream_1_s, i8* %img2_data_stream_2_s, i8* %img3_data_stream_0_s, i8* %img3_data_stream_1_s, i8* %img3_data_stream_2_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2591->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2599->SubSample/src/subsample.cpp:27]   --->   Operation 139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 1.76>
ST_10 : Operation 140 [1/2] (0.00ns)   --->   "call fastcc void @Filter2D(i8* %img2_data_stream_0_s, i8* %img2_data_stream_1_s, i8* %img2_data_stream_2_s, i8* %img3_data_stream_0_s, i8* %img3_data_stream_1_s, i8* %img3_data_stream_2_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2591->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2599->SubSample/src/subsample.cpp:27]   --->   Operation 140 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 141 [1/1] (1.76ns)   --->   "br label %5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:28]   --->   Operation 141 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 7> <Delay = 2.85>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%i_i = phi i11 [ 0, %"Duplicate<1050, 1680, 4096, 4096>.exit" ], [ %i, %8 ]"   --->   Operation 142 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1050, i64 1050, i64 0)"   --->   Operation 143 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (1.88ns)   --->   "%exitcond1 = icmp eq i11 %i_i, -998" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:28]   --->   Operation 144 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (1.63ns)   --->   "%i = add i11 %i_i, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:28]   --->   Operation 145 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %"CvtColor<HLS_GRAY2RGB, 4096, 4096, 1050, 1680>.exit", label %6" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:28]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:28]   --->   Operation 147 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:28]   --->   Operation 148 'specregionbegin' 'tmp_i1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (1.76ns)   --->   "br label %7" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:28]   --->   Operation 149 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_11 : Operation 150 [2/2] (1.76ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %img4_data_stream_0_s, i8* %img4_data_stream_1_s, i8* %img4_data_stream_2_s, i24* %stream_process_V_data_V, i3* %stream_process_V_keep_V, i3* %stream_process_V_strb_V, i1* %stream_process_V_user_V, i1* %stream_process_V_last_V, i1* %stream_process_V_id_V, i1* %stream_process_V_dest_V)" [SubSample/src/subsample.cpp:30]   --->   Operation 150 'call' <Predicate = (exitcond1)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 151 [2/2] (1.76ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %imgDuplicate_data_st, i8* %imgDuplicate_data_st_1, i8* %imgDuplicate_data_st_2, i24* %stream_passThrough_V_data_V, i3* %stream_passThrough_V_keep_V, i3* %stream_passThrough_V_strb_V, i1* %stream_passThrough_V_user_V, i1* %stream_passThrough_V_last_V, i1* %stream_passThrough_V_id_V, i1* %stream_passThrough_V_dest_V)" [SubSample/src/subsample.cpp:31]   --->   Operation 151 'call' <Predicate = (exitcond1)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 1.88>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%j_i = phi i11 [ 0, %6 ], [ %j, %"operator>>.exit.i45" ]"   --->   Operation 152 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1680, i64 1680, i64 0)"   --->   Operation 153 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %j_i, -368" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:28]   --->   Operation 154 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (1.63ns)   --->   "%j = add i11 %j_i, 1" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:28]   --->   Operation 155 'add' 'j' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %"operator>>.exit.i45"" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:28]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 7.26>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:28]   --->   Operation 157 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_51_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:28]   --->   Operation 158 'specregionbegin' 'tmp_51_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1949->SubSample/src/subsample.cpp:28]   --->   Operation 159 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_52_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:28]   --->   Operation 160 'specregionbegin' 'tmp_52_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:28]   --->   Operation 161 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (3.63ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img3_data_stream_0_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:28]   --->   Operation 162 'read' 'tmp_4' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_13 : Operation 163 [1/1] (3.63ns)   --->   "%empty_32 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img3_data_stream_1_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:28]   --->   Operation 163 'read' 'empty_32' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_13 : Operation 164 [1/1] (3.63ns)   --->   "%empty_33 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img3_data_stream_2_s)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:28]   --->   Operation 164 'read' 'empty_33' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_52_i)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950->SubSample/src/subsample.cpp:28]   --->   Operation 165 'specregionend' 'empty_34' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_53_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:28]   --->   Operation 166 'specregionbegin' 'tmp_53_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:28]   --->   Operation 167 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img4_data_stream_0_s, i8 %tmp_4)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:28]   --->   Operation 168 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_13 : Operation 169 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img4_data_stream_1_s, i8 %tmp_4)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:28]   --->   Operation 169 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_13 : Operation 170 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img4_data_stream_2_s, i8 %tmp_4)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:28]   --->   Operation 170 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_53_i)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952->SubSample/src/subsample.cpp:28]   --->   Operation 171 'specregionend' 'empty_35' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_51_i)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953->SubSample/src/subsample.cpp:28]   --->   Operation 172 'specregionend' 'empty_36' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "br label %7" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947->SubSample/src/subsample.cpp:28]   --->   Operation 173 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_i1)" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1954->SubSample/src/subsample.cpp:28]   --->   Operation 174 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "br label %5" [/opt/york/cs/net/xilinx_vivado-2018.2_ise-14.7_x86-64-1/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1946->SubSample/src/subsample.cpp:28]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 3.63>
ST_15 : Operation 176 [1/2] (3.63ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %img4_data_stream_0_s, i8* %img4_data_stream_1_s, i8* %img4_data_stream_2_s, i24* %stream_process_V_data_V, i3* %stream_process_V_keep_V, i3* %stream_process_V_strb_V, i1* %stream_process_V_user_V, i1* %stream_process_V_last_V, i1* %stream_process_V_id_V, i1* %stream_process_V_dest_V)" [SubSample/src/subsample.cpp:30]   --->   Operation 176 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 177 [1/2] (3.63ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %imgDuplicate_data_st, i8* %imgDuplicate_data_st_1, i8* %imgDuplicate_data_st_2, i24* %stream_passThrough_V_data_V, i3* %stream_passThrough_V_keep_V, i3* %stream_passThrough_V_strb_V, i1* %stream_passThrough_V_user_V, i1* %stream_passThrough_V_last_V, i1* %stream_passThrough_V_id_V, i1* %stream_passThrough_V_dest_V)" [SubSample/src/subsample.cpp:31]   --->   Operation 177 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "ret void" [SubSample/src/subsample.cpp:32]   --->   Operation 178 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_process_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_process_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_process_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_process_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_process_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_process_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_process_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_passThrough_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_passThrough_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_passThrough_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_passThrough_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_passThrough_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_passThrough_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_passThrough_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img0_data_stream_0_s   (alloca           ) [ 00111111000000000]
img0_data_stream_1_s   (alloca           ) [ 00111111000000000]
img0_data_stream_2_s   (alloca           ) [ 00111111000000000]
img1_data_stream_0_s   (alloca           ) [ 00111111100000000]
img1_data_stream_1_s   (alloca           ) [ 00111111100000000]
img1_data_stream_2_s   (alloca           ) [ 00111111100000000]
img2_data_stream_0_s   (alloca           ) [ 00111111111000000]
img2_data_stream_1_s   (alloca           ) [ 00111111111000000]
img2_data_stream_2_s   (alloca           ) [ 00111111111000000]
img3_data_stream_0_s   (alloca           ) [ 00111111111111100]
img3_data_stream_1_s   (alloca           ) [ 00111111111111100]
img3_data_stream_2_s   (alloca           ) [ 00111111111111100]
img4_data_stream_0_s   (alloca           ) [ 00111111111111110]
img4_data_stream_1_s   (alloca           ) [ 00111111111111110]
img4_data_stream_2_s   (alloca           ) [ 00111111111111110]
imgDuplicate_data_st   (alloca           ) [ 00111111111111110]
imgDuplicate_data_st_1 (alloca           ) [ 00111111111111110]
imgDuplicate_data_st_2 (alloca           ) [ 00111111111111110]
StgValue_36            (specbitsmap      ) [ 00000000000000000]
StgValue_37            (specbitsmap      ) [ 00000000000000000]
StgValue_38            (specbitsmap      ) [ 00000000000000000]
StgValue_39            (specbitsmap      ) [ 00000000000000000]
StgValue_40            (specbitsmap      ) [ 00000000000000000]
StgValue_41            (specbitsmap      ) [ 00000000000000000]
StgValue_42            (specbitsmap      ) [ 00000000000000000]
StgValue_43            (specbitsmap      ) [ 00000000000000000]
StgValue_44            (specbitsmap      ) [ 00000000000000000]
StgValue_45            (specbitsmap      ) [ 00000000000000000]
StgValue_46            (specbitsmap      ) [ 00000000000000000]
StgValue_47            (specbitsmap      ) [ 00000000000000000]
StgValue_48            (specbitsmap      ) [ 00000000000000000]
StgValue_49            (specbitsmap      ) [ 00000000000000000]
StgValue_50            (specbitsmap      ) [ 00000000000000000]
StgValue_51            (specbitsmap      ) [ 00000000000000000]
StgValue_52            (specbitsmap      ) [ 00000000000000000]
StgValue_53            (specbitsmap      ) [ 00000000000000000]
StgValue_54            (specbitsmap      ) [ 00000000000000000]
StgValue_55            (specbitsmap      ) [ 00000000000000000]
StgValue_56            (specbitsmap      ) [ 00000000000000000]
StgValue_57            (spectopmodule    ) [ 00000000000000000]
empty                  (specchannel      ) [ 00000000000000000]
StgValue_59            (specinterface    ) [ 00000000000000000]
empty_10               (specchannel      ) [ 00000000000000000]
StgValue_61            (specinterface    ) [ 00000000000000000]
empty_11               (specchannel      ) [ 00000000000000000]
StgValue_63            (specinterface    ) [ 00000000000000000]
empty_12               (specchannel      ) [ 00000000000000000]
StgValue_65            (specinterface    ) [ 00000000000000000]
empty_13               (specchannel      ) [ 00000000000000000]
StgValue_67            (specinterface    ) [ 00000000000000000]
empty_14               (specchannel      ) [ 00000000000000000]
StgValue_69            (specinterface    ) [ 00000000000000000]
empty_15               (specchannel      ) [ 00000000000000000]
StgValue_71            (specinterface    ) [ 00000000000000000]
empty_16               (specchannel      ) [ 00000000000000000]
StgValue_73            (specinterface    ) [ 00000000000000000]
empty_17               (specchannel      ) [ 00000000000000000]
StgValue_75            (specinterface    ) [ 00000000000000000]
empty_18               (specchannel      ) [ 00000000000000000]
StgValue_77            (specinterface    ) [ 00000000000000000]
empty_19               (specchannel      ) [ 00000000000000000]
StgValue_79            (specinterface    ) [ 00000000000000000]
empty_20               (specchannel      ) [ 00000000000000000]
StgValue_81            (specinterface    ) [ 00000000000000000]
empty_21               (specchannel      ) [ 00000000000000000]
StgValue_83            (specinterface    ) [ 00000000000000000]
empty_22               (specchannel      ) [ 00000000000000000]
StgValue_85            (specinterface    ) [ 00000000000000000]
empty_23               (specchannel      ) [ 00000000000000000]
StgValue_87            (specinterface    ) [ 00000000000000000]
empty_24               (specchannel      ) [ 00000000000000000]
StgValue_89            (specinterface    ) [ 00000000000000000]
empty_25               (specchannel      ) [ 00000000000000000]
StgValue_91            (specinterface    ) [ 00000000000000000]
empty_26               (specchannel      ) [ 00000000000000000]
StgValue_93            (specinterface    ) [ 00000000000000000]
StgValue_94            (specinterface    ) [ 00000000000000000]
StgValue_95            (specinterface    ) [ 00000000000000000]
StgValue_96            (specinterface    ) [ 00000000000000000]
StgValue_97            (call             ) [ 00000000000000000]
StgValue_98            (br               ) [ 00011111000000000]
t_V                    (phi              ) [ 00001000000000000]
exitcond5_i            (icmp             ) [ 00001111000000000]
StgValue_101           (speclooptripcount) [ 00000000000000000]
i_V                    (add              ) [ 00011111000000000]
StgValue_103           (br               ) [ 00000000000000000]
StgValue_104           (specloopname     ) [ 00000000000000000]
tmp_i                  (specregionbegin  ) [ 00000111000000000]
StgValue_106           (br               ) [ 00001111000000000]
t_V_1                  (phi              ) [ 00000100000000000]
exitcond_i             (icmp             ) [ 00001111000000000]
StgValue_110           (speclooptripcount) [ 00000000000000000]
j_V                    (add              ) [ 00001111000000000]
StgValue_112           (br               ) [ 00000000000000000]
StgValue_113           (specloopname     ) [ 00000000000000000]
tmp_40_i               (specregionbegin  ) [ 00000000000000000]
StgValue_115           (specpipeline     ) [ 00000000000000000]
tmp_41_i               (specregionbegin  ) [ 00000000000000000]
StgValue_117           (specprotocol     ) [ 00000000000000000]
tmp_1                  (read             ) [ 00000000000000000]
tmp_2                  (read             ) [ 00000000000000000]
tmp                    (read             ) [ 00000000000000000]
empty_27               (specregionend    ) [ 00000000000000000]
tmp_42_i               (specregionbegin  ) [ 00000000000000000]
StgValue_123           (specprotocol     ) [ 00000000000000000]
StgValue_124           (write            ) [ 00000000000000000]
StgValue_125           (write            ) [ 00000000000000000]
StgValue_126           (write            ) [ 00000000000000000]
empty_28               (specregionend    ) [ 00000000000000000]
tmp_46_i               (specregionbegin  ) [ 00000000000000000]
StgValue_129           (specprotocol     ) [ 00000000000000000]
StgValue_130           (write            ) [ 00000000000000000]
StgValue_131           (write            ) [ 00000000000000000]
StgValue_132           (write            ) [ 00000000000000000]
empty_29               (specregionend    ) [ 00000000000000000]
empty_30               (specregionend    ) [ 00000000000000000]
StgValue_135           (br               ) [ 00001111000000000]
empty_31               (specregionend    ) [ 00000000000000000]
StgValue_137           (br               ) [ 00011111000000000]
StgValue_138           (call             ) [ 00000000000000000]
StgValue_140           (call             ) [ 00000000000000000]
StgValue_141           (br               ) [ 00000000001111100]
i_i                    (phi              ) [ 00000000000100000]
StgValue_143           (speclooptripcount) [ 00000000000000000]
exitcond1              (icmp             ) [ 00000000000111100]
i                      (add              ) [ 00000000001111100]
StgValue_146           (br               ) [ 00000000000000000]
StgValue_147           (specloopname     ) [ 00000000000000000]
tmp_i1                 (specregionbegin  ) [ 00000000000011100]
StgValue_149           (br               ) [ 00000000000111100]
j_i                    (phi              ) [ 00000000000010000]
StgValue_153           (speclooptripcount) [ 00000000000000000]
exitcond               (icmp             ) [ 00000000000111100]
j                      (add              ) [ 00000000000111100]
StgValue_156           (br               ) [ 00000000000000000]
StgValue_157           (specloopname     ) [ 00000000000000000]
tmp_51_i               (specregionbegin  ) [ 00000000000000000]
StgValue_159           (specpipeline     ) [ 00000000000000000]
tmp_52_i               (specregionbegin  ) [ 00000000000000000]
StgValue_161           (specprotocol     ) [ 00000000000000000]
tmp_4                  (read             ) [ 00000000000000000]
empty_32               (read             ) [ 00000000000000000]
empty_33               (read             ) [ 00000000000000000]
empty_34               (specregionend    ) [ 00000000000000000]
tmp_53_i               (specregionbegin  ) [ 00000000000000000]
StgValue_167           (specprotocol     ) [ 00000000000000000]
StgValue_168           (write            ) [ 00000000000000000]
StgValue_169           (write            ) [ 00000000000000000]
StgValue_170           (write            ) [ 00000000000000000]
empty_35               (specregionend    ) [ 00000000000000000]
empty_36               (specregionend    ) [ 00000000000000000]
StgValue_173           (br               ) [ 00000000000111100]
empty_37               (specregionend    ) [ 00000000000000000]
StgValue_175           (br               ) [ 00000000001111100]
StgValue_176           (call             ) [ 00000000000000000]
StgValue_177           (call             ) [ 00000000000000000]
StgValue_178           (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_process_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_process_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_process_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_process_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_process_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_process_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_process_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_process_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_process_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_process_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="stream_process_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_process_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stream_process_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_process_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stream_passThrough_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_passThrough_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="stream_passThrough_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_passThrough_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="stream_passThrough_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_passThrough_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="stream_passThrough_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_passThrough_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="stream_passThrough_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_passThrough_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="stream_passThrough_V_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_passThrough_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="stream_passThrough_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_passThrough_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="subsamble_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img0_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img0_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img0_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img1_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img1_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img1_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img2_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img2_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img2_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str175"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img3_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str178"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str179"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str180"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str181"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str182"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str183"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str184"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img3_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str185"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str186"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str187"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str188"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str189"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img3_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str192"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str193"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str194"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str195"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str196"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str198"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img4_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str199"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str200"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str201"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str202"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str203"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str204"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img4_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str206"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str207"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img4_OC_data_stream_s"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str217"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgDuplicate_OC_data_2"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgDuplicate_OC_data_1"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgDuplicate_OC_data"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str234"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CvtColor"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter2D"/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="402" class="1001" name="const_402">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="404" class="1001" name="const_404">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="406" class="1004" name="img0_data_stream_0_s_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img0_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="img0_data_stream_1_s_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img0_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="img0_data_stream_2_s_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img0_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="img1_data_stream_0_s_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img1_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="img1_data_stream_1_s_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img1_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="img1_data_stream_2_s_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img1_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="img2_data_stream_0_s_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img2_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="img2_data_stream_1_s_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img2_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="img2_data_stream_2_s_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img2_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="img3_data_stream_0_s_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img3_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="img3_data_stream_1_s_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img3_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="img3_data_stream_2_s_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img3_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="img4_data_stream_0_s_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img4_data_stream_0_s/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="img4_data_stream_1_s_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img4_data_stream_1_s/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="img4_data_stream_2_s_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img4_data_stream_2_s/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="imgDuplicate_data_st_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgDuplicate_data_st/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="imgDuplicate_data_st_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgDuplicate_data_st_1/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="imgDuplicate_data_st_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgDuplicate_data_st_2/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_1_read_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="5"/>
<pin id="481" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_2_read_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="5"/>
<pin id="486" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_read_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="5"/>
<pin id="491" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="StgValue_124_write_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="0" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="5"/>
<pin id="496" dir="0" index="2" bw="8" slack="0"/>
<pin id="497" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_124/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="StgValue_125_write_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="0" slack="0"/>
<pin id="502" dir="0" index="1" bw="8" slack="5"/>
<pin id="503" dir="0" index="2" bw="8" slack="0"/>
<pin id="504" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_125/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="StgValue_126_write_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="0" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="5"/>
<pin id="510" dir="0" index="2" bw="8" slack="0"/>
<pin id="511" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_126/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="StgValue_130_write_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="0" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="5"/>
<pin id="517" dir="0" index="2" bw="8" slack="0"/>
<pin id="518" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_130/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="StgValue_131_write_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="0" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="5"/>
<pin id="524" dir="0" index="2" bw="8" slack="0"/>
<pin id="525" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_131/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="StgValue_132_write_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="0" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="5"/>
<pin id="531" dir="0" index="2" bw="8" slack="0"/>
<pin id="532" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_132/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_4_read_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="9"/>
<pin id="538" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="empty_32_read_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="9"/>
<pin id="543" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_32/13 "/>
</bind>
</comp>

<comp id="545" class="1004" name="empty_33_read_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="9"/>
<pin id="548" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_33/13 "/>
</bind>
</comp>

<comp id="550" class="1004" name="StgValue_168_write_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="0" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="9"/>
<pin id="553" dir="0" index="2" bw="8" slack="0"/>
<pin id="554" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_168/13 "/>
</bind>
</comp>

<comp id="557" class="1004" name="StgValue_169_write_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="0" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="9"/>
<pin id="560" dir="0" index="2" bw="8" slack="0"/>
<pin id="561" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_169/13 "/>
</bind>
</comp>

<comp id="564" class="1004" name="StgValue_170_write_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="0" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="9"/>
<pin id="567" dir="0" index="2" bw="8" slack="0"/>
<pin id="568" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_170/13 "/>
</bind>
</comp>

<comp id="571" class="1005" name="t_V_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="1"/>
<pin id="573" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="575" class="1004" name="t_V_phi_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="2" bw="11" slack="0"/>
<pin id="579" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="580" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="582" class="1005" name="t_V_1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="1"/>
<pin id="584" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="586" class="1004" name="t_V_1_phi_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="11" slack="0"/>
<pin id="590" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="591" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/5 "/>
</bind>
</comp>

<comp id="593" class="1005" name="i_i_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="1"/>
<pin id="595" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="597" class="1004" name="i_i_phi_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="600" dir="0" index="2" bw="11" slack="0"/>
<pin id="601" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/11 "/>
</bind>
</comp>

<comp id="604" class="1005" name="j_i_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="1"/>
<pin id="606" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="608" class="1004" name="j_i_phi_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="2" bw="11" slack="0"/>
<pin id="612" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="613" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/12 "/>
</bind>
</comp>

<comp id="615" class="1004" name="grp_Filter2D_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="0" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="5"/>
<pin id="618" dir="0" index="2" bw="8" slack="5"/>
<pin id="619" dir="0" index="3" bw="8" slack="5"/>
<pin id="620" dir="0" index="4" bw="8" slack="5"/>
<pin id="621" dir="0" index="5" bw="8" slack="5"/>
<pin id="622" dir="0" index="6" bw="8" slack="5"/>
<pin id="623" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_139/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="grp_AXIvideo2Mat_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="0" slack="0"/>
<pin id="627" dir="0" index="1" bw="24" slack="0"/>
<pin id="628" dir="0" index="2" bw="3" slack="0"/>
<pin id="629" dir="0" index="3" bw="3" slack="0"/>
<pin id="630" dir="0" index="4" bw="1" slack="0"/>
<pin id="631" dir="0" index="5" bw="1" slack="0"/>
<pin id="632" dir="0" index="6" bw="1" slack="0"/>
<pin id="633" dir="0" index="7" bw="1" slack="0"/>
<pin id="634" dir="0" index="8" bw="8" slack="1"/>
<pin id="635" dir="0" index="9" bw="8" slack="1"/>
<pin id="636" dir="0" index="10" bw="8" slack="1"/>
<pin id="637" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_35/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_CvtColor_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="0" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="3"/>
<pin id="649" dir="0" index="2" bw="8" slack="3"/>
<pin id="650" dir="0" index="3" bw="8" slack="3"/>
<pin id="651" dir="0" index="4" bw="8" slack="3"/>
<pin id="652" dir="0" index="5" bw="8" slack="3"/>
<pin id="653" dir="0" index="6" bw="8" slack="3"/>
<pin id="654" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_107/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_Mat2AXIvideo_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="0" slack="0"/>
<pin id="658" dir="0" index="1" bw="8" slack="7"/>
<pin id="659" dir="0" index="2" bw="8" slack="7"/>
<pin id="660" dir="0" index="3" bw="8" slack="7"/>
<pin id="661" dir="0" index="4" bw="24" slack="0"/>
<pin id="662" dir="0" index="5" bw="3" slack="0"/>
<pin id="663" dir="0" index="6" bw="3" slack="0"/>
<pin id="664" dir="0" index="7" bw="1" slack="0"/>
<pin id="665" dir="0" index="8" bw="1" slack="0"/>
<pin id="666" dir="0" index="9" bw="1" slack="0"/>
<pin id="667" dir="0" index="10" bw="1" slack="0"/>
<pin id="668" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_150/11 "/>
</bind>
</comp>

<comp id="677" class="1004" name="grp_Mat2AXIvideo_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="0" slack="0"/>
<pin id="679" dir="0" index="1" bw="8" slack="7"/>
<pin id="680" dir="0" index="2" bw="8" slack="7"/>
<pin id="681" dir="0" index="3" bw="8" slack="7"/>
<pin id="682" dir="0" index="4" bw="24" slack="0"/>
<pin id="683" dir="0" index="5" bw="3" slack="0"/>
<pin id="684" dir="0" index="6" bw="3" slack="0"/>
<pin id="685" dir="0" index="7" bw="1" slack="0"/>
<pin id="686" dir="0" index="8" bw="1" slack="0"/>
<pin id="687" dir="0" index="9" bw="1" slack="0"/>
<pin id="688" dir="0" index="10" bw="1" slack="0"/>
<pin id="689" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_151/11 "/>
</bind>
</comp>

<comp id="698" class="1004" name="exitcond5_i_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="0"/>
<pin id="700" dir="0" index="1" bw="11" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="i_V_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="11" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="exitcond_i_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="11" slack="0"/>
<pin id="712" dir="0" index="1" bw="10" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="j_V_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="11" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="exitcond1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="11" slack="0"/>
<pin id="724" dir="0" index="1" bw="11" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/11 "/>
</bind>
</comp>

<comp id="728" class="1004" name="i_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="11" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="exitcond_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="11" slack="0"/>
<pin id="736" dir="0" index="1" bw="10" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="740" class="1004" name="j_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="11" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/12 "/>
</bind>
</comp>

<comp id="746" class="1005" name="img0_data_stream_0_s_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img0_data_stream_0_s "/>
</bind>
</comp>

<comp id="752" class="1005" name="img0_data_stream_1_s_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img0_data_stream_1_s "/>
</bind>
</comp>

<comp id="758" class="1005" name="img0_data_stream_2_s_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="1"/>
<pin id="760" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img0_data_stream_2_s "/>
</bind>
</comp>

<comp id="764" class="1005" name="img1_data_stream_0_s_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="2"/>
<pin id="766" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img1_data_stream_0_s "/>
</bind>
</comp>

<comp id="770" class="1005" name="img1_data_stream_1_s_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="2"/>
<pin id="772" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img1_data_stream_1_s "/>
</bind>
</comp>

<comp id="776" class="1005" name="img1_data_stream_2_s_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="2"/>
<pin id="778" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img1_data_stream_2_s "/>
</bind>
</comp>

<comp id="782" class="1005" name="img2_data_stream_0_s_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="2"/>
<pin id="784" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img2_data_stream_0_s "/>
</bind>
</comp>

<comp id="788" class="1005" name="img2_data_stream_1_s_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="2"/>
<pin id="790" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img2_data_stream_1_s "/>
</bind>
</comp>

<comp id="794" class="1005" name="img2_data_stream_2_s_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="2"/>
<pin id="796" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img2_data_stream_2_s "/>
</bind>
</comp>

<comp id="800" class="1005" name="img3_data_stream_0_s_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="2"/>
<pin id="802" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img3_data_stream_0_s "/>
</bind>
</comp>

<comp id="806" class="1005" name="img3_data_stream_1_s_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="2"/>
<pin id="808" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img3_data_stream_1_s "/>
</bind>
</comp>

<comp id="812" class="1005" name="img3_data_stream_2_s_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="2"/>
<pin id="814" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img3_data_stream_2_s "/>
</bind>
</comp>

<comp id="818" class="1005" name="img4_data_stream_0_s_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="2"/>
<pin id="820" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="img4_data_stream_0_s "/>
</bind>
</comp>

<comp id="824" class="1005" name="img4_data_stream_1_s_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="2"/>
<pin id="826" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="img4_data_stream_1_s "/>
</bind>
</comp>

<comp id="830" class="1005" name="img4_data_stream_2_s_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="2"/>
<pin id="832" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="img4_data_stream_2_s "/>
</bind>
</comp>

<comp id="836" class="1005" name="imgDuplicate_data_st_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="2"/>
<pin id="838" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="imgDuplicate_data_st "/>
</bind>
</comp>

<comp id="842" class="1005" name="imgDuplicate_data_st_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="2"/>
<pin id="844" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="imgDuplicate_data_st_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="imgDuplicate_data_st_2_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="2"/>
<pin id="850" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="imgDuplicate_data_st_2 "/>
</bind>
</comp>

<comp id="854" class="1005" name="exitcond5_i_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5_i "/>
</bind>
</comp>

<comp id="858" class="1005" name="i_V_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="11" slack="0"/>
<pin id="860" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="863" class="1005" name="exitcond_i_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="867" class="1005" name="j_V_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="11" slack="0"/>
<pin id="869" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="872" class="1005" name="exitcond1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="i_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="11" slack="0"/>
<pin id="878" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="881" class="1005" name="exitcond_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="885" class="1005" name="j_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="11" slack="0"/>
<pin id="887" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="409"><net_src comp="42" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="42" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="42" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="42" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="42" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="42" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="42" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="42" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="42" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="42" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="42" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="42" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="42" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="390" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="390" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="390" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="396" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="478" pin="2"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="396" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="483" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="396" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="488" pin="2"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="396" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="478" pin="2"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="396" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="483" pin="2"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="396" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="488" pin="2"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="390" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="390" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="390" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="396" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="535" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="396" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="535" pin="2"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="396" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="535" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="574"><net_src comp="360" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="360" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="596"><net_src comp="360" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="360" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="624"><net_src comp="398" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="638"><net_src comp="44" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="639"><net_src comp="0" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="640"><net_src comp="2" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="641"><net_src comp="4" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="642"><net_src comp="6" pin="0"/><net_sink comp="625" pin=4"/></net>

<net id="643"><net_src comp="8" pin="0"/><net_sink comp="625" pin=5"/></net>

<net id="644"><net_src comp="10" pin="0"/><net_sink comp="625" pin=6"/></net>

<net id="645"><net_src comp="12" pin="0"/><net_sink comp="625" pin=7"/></net>

<net id="655"><net_src comp="376" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="669"><net_src comp="402" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="670"><net_src comp="14" pin="0"/><net_sink comp="656" pin=4"/></net>

<net id="671"><net_src comp="16" pin="0"/><net_sink comp="656" pin=5"/></net>

<net id="672"><net_src comp="18" pin="0"/><net_sink comp="656" pin=6"/></net>

<net id="673"><net_src comp="20" pin="0"/><net_sink comp="656" pin=7"/></net>

<net id="674"><net_src comp="22" pin="0"/><net_sink comp="656" pin=8"/></net>

<net id="675"><net_src comp="24" pin="0"/><net_sink comp="656" pin=9"/></net>

<net id="676"><net_src comp="26" pin="0"/><net_sink comp="656" pin=10"/></net>

<net id="690"><net_src comp="402" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="691"><net_src comp="28" pin="0"/><net_sink comp="677" pin=4"/></net>

<net id="692"><net_src comp="30" pin="0"/><net_sink comp="677" pin=5"/></net>

<net id="693"><net_src comp="32" pin="0"/><net_sink comp="677" pin=6"/></net>

<net id="694"><net_src comp="34" pin="0"/><net_sink comp="677" pin=7"/></net>

<net id="695"><net_src comp="36" pin="0"/><net_sink comp="677" pin=8"/></net>

<net id="696"><net_src comp="38" pin="0"/><net_sink comp="677" pin=9"/></net>

<net id="697"><net_src comp="40" pin="0"/><net_sink comp="677" pin=10"/></net>

<net id="702"><net_src comp="575" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="362" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="575" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="368" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="586" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="378" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="586" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="368" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="597" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="362" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="597" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="368" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="608" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="378" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="608" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="368" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="406" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="625" pin=8"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="755"><net_src comp="410" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="625" pin=9"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="761"><net_src comp="414" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="625" pin=10"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="767"><net_src comp="418" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="773"><net_src comp="422" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="779"><net_src comp="426" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="646" pin=3"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="785"><net_src comp="430" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="646" pin=4"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="791"><net_src comp="434" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="646" pin=5"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="797"><net_src comp="438" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="646" pin=6"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="615" pin=3"/></net>

<net id="803"><net_src comp="442" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="615" pin=4"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="809"><net_src comp="446" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="615" pin=5"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="815"><net_src comp="450" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="615" pin=6"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="821"><net_src comp="454" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="827"><net_src comp="458" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="833"><net_src comp="462" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="656" pin=3"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="839"><net_src comp="466" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="845"><net_src comp="470" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="851"><net_src comp="474" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="677" pin=3"/></net>

<net id="857"><net_src comp="698" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="704" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="866"><net_src comp="710" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="716" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="875"><net_src comp="722" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="728" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="884"><net_src comp="734" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="740" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="608" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_process_V_data_V | {11 15 }
	Port: stream_process_V_keep_V | {11 15 }
	Port: stream_process_V_strb_V | {11 15 }
	Port: stream_process_V_user_V | {11 15 }
	Port: stream_process_V_last_V | {11 15 }
	Port: stream_process_V_id_V | {11 15 }
	Port: stream_process_V_dest_V | {11 15 }
	Port: stream_passThrough_V_data_V | {11 15 }
	Port: stream_passThrough_V_keep_V | {11 15 }
	Port: stream_passThrough_V_strb_V | {11 15 }
	Port: stream_passThrough_V_user_V | {11 15 }
	Port: stream_passThrough_V_last_V | {11 15 }
	Port: stream_passThrough_V_id_V | {11 15 }
	Port: stream_passThrough_V_dest_V | {11 15 }
 - Input state : 
	Port: subsamble : stream_in_V_data_V | {2 3 }
	Port: subsamble : stream_in_V_keep_V | {2 3 }
	Port: subsamble : stream_in_V_strb_V | {2 3 }
	Port: subsamble : stream_in_V_user_V | {2 3 }
	Port: subsamble : stream_in_V_last_V | {2 3 }
	Port: subsamble : stream_in_V_id_V | {2 3 }
	Port: subsamble : stream_in_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		exitcond5_i : 1
		i_V : 1
		StgValue_103 : 2
	State 5
		exitcond_i : 1
		j_V : 1
		StgValue_112 : 2
	State 6
		empty_27 : 1
		empty_28 : 1
		empty_29 : 1
		empty_30 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond1 : 1
		i : 1
		StgValue_146 : 2
	State 12
		exitcond : 1
		j : 1
		StgValue_156 : 2
	State 13
		empty_34 : 1
		empty_35 : 1
		empty_36 : 1
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |    grp_Filter2D_fu_615    |    9    |    0    |  26.535 |   552   |   1401  |
|          |  grp_AXIvideo2Mat_fu_625  |    0    |    0    |  1.769  |   224   |    63   |
|   call   |    grp_CvtColor_fu_646    |    0    |    3    |  1.769  |   138   |    88   |
|          |  grp_Mat2AXIvideo_fu_656  |    0    |    0    |    0    |    48   |    65   |
|          |  grp_Mat2AXIvideo_fu_677  |    0    |    0    |    0    |    48   |    65   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |     exitcond5_i_fu_698    |    0    |    0    |    0    |    0    |    13   |
|   icmp   |     exitcond_i_fu_710     |    0    |    0    |    0    |    0    |    13   |
|          |      exitcond1_fu_722     |    0    |    0    |    0    |    0    |    13   |
|          |      exitcond_fu_734      |    0    |    0    |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |         i_V_fu_704        |    0    |    0    |    0    |    0    |    13   |
|    add   |         j_V_fu_716        |    0    |    0    |    0    |    0    |    13   |
|          |          i_fu_728         |    0    |    0    |    0    |    0    |    13   |
|          |          j_fu_740         |    0    |    0    |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |     tmp_1_read_fu_478     |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_2_read_fu_483     |    0    |    0    |    0    |    0    |    0    |
|   read   |      tmp_read_fu_488      |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_4_read_fu_535     |    0    |    0    |    0    |    0    |    0    |
|          |    empty_32_read_fu_540   |    0    |    0    |    0    |    0    |    0    |
|          |    empty_33_read_fu_545   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          | StgValue_124_write_fu_493 |    0    |    0    |    0    |    0    |    0    |
|          | StgValue_125_write_fu_500 |    0    |    0    |    0    |    0    |    0    |
|          | StgValue_126_write_fu_507 |    0    |    0    |    0    |    0    |    0    |
|          | StgValue_130_write_fu_514 |    0    |    0    |    0    |    0    |    0    |
|   write  | StgValue_131_write_fu_521 |    0    |    0    |    0    |    0    |    0    |
|          | StgValue_132_write_fu_528 |    0    |    0    |    0    |    0    |    0    |
|          | StgValue_168_write_fu_550 |    0    |    0    |    0    |    0    |    0    |
|          | StgValue_169_write_fu_557 |    0    |    0    |    0    |    0    |    0    |
|          | StgValue_170_write_fu_564 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   Total  |                           |    9    |    3    |  30.073 |   1010  |   1786  |
|----------|---------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       exitcond1_reg_872      |    1   |
|      exitcond5_i_reg_854     |    1   |
|      exitcond_i_reg_863      |    1   |
|       exitcond_reg_881       |    1   |
|          i_V_reg_858         |   11   |
|          i_i_reg_593         |   11   |
|           i_reg_876          |   11   |
| img0_data_stream_0_s_reg_746 |    8   |
| img0_data_stream_1_s_reg_752 |    8   |
| img0_data_stream_2_s_reg_758 |    8   |
| img1_data_stream_0_s_reg_764 |    8   |
| img1_data_stream_1_s_reg_770 |    8   |
| img1_data_stream_2_s_reg_776 |    8   |
| img2_data_stream_0_s_reg_782 |    8   |
| img2_data_stream_1_s_reg_788 |    8   |
| img2_data_stream_2_s_reg_794 |    8   |
| img3_data_stream_0_s_reg_800 |    8   |
| img3_data_stream_1_s_reg_806 |    8   |
| img3_data_stream_2_s_reg_812 |    8   |
| img4_data_stream_0_s_reg_818 |    8   |
| img4_data_stream_1_s_reg_824 |    8   |
| img4_data_stream_2_s_reg_830 |    8   |
|imgDuplicate_data_st_1_reg_842|    8   |
|imgDuplicate_data_st_2_reg_848|    8   |
| imgDuplicate_data_st_reg_836 |    8   |
|          j_V_reg_867         |   11   |
|          j_i_reg_604         |   11   |
|           j_reg_885          |   11   |
|         t_V_1_reg_582        |   11   |
|          t_V_reg_571         |   11   |
+------------------------------+--------+
|             Total            |   236  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    9   |    3   |   30   |  1010  |  1786  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   236  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |    3   |   30   |  1246  |  1786  |
+-----------+--------+--------+--------+--------+--------+
