Analysis & Synthesis report for MDOnAChip
Sun Jan 27 22:46:49 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|micro_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated
 19. Source assignments for VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1
 20. Source assignments for VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated
 21. Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component
 22. Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated
 23. Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|a_graycounter_b86:rdptr_g1p
 24. Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|a_graycounter_01c:wrptr_g1p
 25. Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|a_graycounter_v0c:wrptr_gp
 26. Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|dffpipe_c2e:rdaclr
 27. Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_3u7:rs_dgwp
 28. Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_3u7:rs_dgwp|dffpipe_tu8:dffpipe12
 29. Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_4u7:ws_dgrp
 30. Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_4u7:ws_dgrp|dffpipe_uu8:dffpipe15
 31. Source assignments for VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated
 32. Source assignments for VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1
 33. Source assignments for MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|altsyncram_28c2:altsyncram1
 34. Source assignments for TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_skd1:auto_generated
 35. Source assignments for TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_skd1:auto_generated
 36. Source assignments for TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_skd1:auto_generated
 37. Source assignments for TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_skd1:auto_generated
 38. Parameter Settings for User Entity Instance: MainSystemPLL:MainPLL|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: MDPLL:MegaDriveClkPLL|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component
 43. Parameter Settings for User Entity Instance: VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component
 45. Parameter Settings for Inferred Entity Instance: TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0
 46. Parameter Settings for Inferred Entity Instance: TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1
 47. Parameter Settings for Inferred Entity Instance: TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0
 48. Parameter Settings for Inferred Entity Instance: TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1
 49. altpll Parameter Settings by Entity Instance
 50. altsyncram Parameter Settings by Entity Instance
 51. dcfifo Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf"
 53. Port Connectivity Checks: "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO"
 54. Port Connectivity Checks: "VDP:MD_VDP|VDP_VSCRAM:VSCRAM"
 55. Port Connectivity Checks: "VDP:MD_VDP|VDP_CRAM:CRAM"
 56. Port Connectivity Checks: "VDP:MD_VDP"
 57. Port Connectivity Checks: "TG68:CPU|TG68_fast:TG68_fast_inst"
 58. Port Connectivity Checks: "TG68:CPU"
 59. Port Connectivity Checks: "SRAMController:SRAMMultiplexer"
 60. In-System Memory Content Editor Settings
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 27 22:46:49 2013    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; MDOnAChip                                ;
; Top-level Entity Name              ; MDOnAChip                                ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 3,451                                    ;
;     Total combinational functions  ; 3,350                                    ;
;     Dedicated logic registers      ; 716                                      ;
; Total registers                    ; 716                                      ;
; Total pins                         ; 166                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 13,120                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 2                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; MDOnAChip          ; MDOnAChip          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+-------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                           ; Library ;
+-------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; tg68/trunk/VHDL/TG68_fast.vhd                   ; yes             ; User VHDL File                         ; C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd                   ;         ;
; tg68/trunk/VHDL/TG68.vhd                        ; yes             ; User VHDL File                         ; C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd                        ;         ;
; MDOnAChip.vhd                                   ; yes             ; User VHDL File                         ; C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd                                   ;         ;
; MainSystemPLL.vhd                               ; yes             ; User Wizard-Generated File             ; C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd                               ;         ;
; VDP_CRAM.vhd                                    ; yes             ; User Wizard-Generated File             ; C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd                                    ;         ;
; VDP_VSCRAM.vhd                                  ; yes             ; User Wizard-Generated File             ; C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd                                  ;         ;
; VDP_WriteFIFO.vhd                               ; yes             ; User Wizard-Generated File             ; C:/FPGAStuff/MDOnAChip/VDP_WriteFIFO.vhd                               ;         ;
; VDP.vhd                                         ; yes             ; User VHDL File                         ; C:/FPGAStuff/MDOnAChip/VDP.vhd                                         ;         ;
; MDPLL.vhd                                       ; yes             ; User Wizard-Generated File             ; C:/FPGAStuff/MDOnAChip/MDPLL.vhd                                       ;         ;
; MDClkGen.vhd                                    ; yes             ; User VHDL File                         ; C:/FPGAStuff/MDOnAChip/MDClkGen.vhd                                    ;         ;
; MD_TestPrgROM.vhd                               ; yes             ; User Wizard-Generated File             ; C:/FPGAStuff/MDOnAChip/MD_TestPrgROM.vhd                               ;         ;
; SevenSegDriver.vhd                              ; yes             ; User VHDL File                         ; C:/FPGAStuff/MDOnAChip/SevenSegDriver.vhd                              ;         ;
; SRAMController.vhd                              ; yes             ; User VHDL File                         ; C:/FPGAStuff/MDOnAChip/SRAMController.vhd                              ;         ;
; VDP_ScanlineBuffer.vhd                          ; yes             ; User Wizard-Generated File             ; C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd                          ;         ;
; altpll.tdf                                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal121.inc                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc          ;         ;
; stratix_pll.inc                                 ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                               ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                               ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_60l1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/altsyncram_60l1.tdf                          ;         ;
; db/altsyncram_o4l1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/altsyncram_o4l1.tdf                          ;         ;
; db/altsyncram_avk1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf                          ;         ;
; dcfifo.tdf                                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_counter.inc                                 ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_add_sub.inc                                 ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; a_graycounter.inc                               ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                                  ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                               ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; lpm_compare.inc                                 ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; altsyncram_fifo.inc                             ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; db/dcfifo_bei1.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/dcfifo_bei1.tdf                              ;         ;
; db/a_graycounter_b86.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/a_graycounter_b86.tdf                        ;         ;
; db/a_graycounter_01c.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/a_graycounter_01c.tdf                        ;         ;
; db/a_graycounter_v0c.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/a_graycounter_v0c.tdf                        ;         ;
; db/altsyncram_b561.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/altsyncram_b561.tdf                          ;         ;
; db/decode_047.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/decode_047.tdf                               ;         ;
; db/mux_tv7.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/mux_tv7.tdf                                  ;         ;
; db/dffpipe_c2e.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/dffpipe_c2e.tdf                              ;         ;
; db/alt_synch_pipe_3u7.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/alt_synch_pipe_3u7.tdf                       ;         ;
; db/dffpipe_tu8.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/dffpipe_tu8.tdf                              ;         ;
; db/alt_synch_pipe_4u7.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/alt_synch_pipe_4u7.tdf                       ;         ;
; db/dffpipe_uu8.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/dffpipe_uu8.tdf                              ;         ;
; db/cmpr_o16.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/cmpr_o16.tdf                                 ;         ;
; db/altsyncram_8ck1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/altsyncram_8ck1.tdf                          ;         ;
; db/altsyncram_j7s1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/altsyncram_j7s1.tdf                          ;         ;
; db/altsyncram_e2d1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/altsyncram_e2d1.tdf                          ;         ;
; db/altsyncram_28c2.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/altsyncram_28c2.tdf                          ;         ;
; mdonachiptests/vdpbackgroundcolour/bgcolo~2.hex ; yes             ; Auto-Found Memory Initialization File  ; C:/FPGAStuff/MDOnAChip/mdonachiptests/vdpbackgroundcolour/bgcolo~2.hex ;         ;
; sld_mod_ram_rom.vhd                             ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd     ;         ;
; sld_rom_sr.vhd                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd          ;         ;
; sld_hub.vhd                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd             ;         ;
; sld_jtag_hub.vhd                                ; yes             ; Encrypted Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd        ;         ;
; db/altsyncram_skd1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/FPGAStuff/MDOnAChip/db/altsyncram_skd1.tdf                          ;         ;
+-------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,451 ;
;                                             ;       ;
; Total combinational functions               ; 3350  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2014  ;
;     -- 3 input functions                    ; 906   ;
;     -- <=2 input functions                  ; 430   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2993  ;
;     -- arithmetic mode                      ; 357   ;
;                                             ;       ;
; Total registers                             ; 716   ;
;     -- Dedicated logic registers            ; 716   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 166   ;
; Total memory bits                           ; 13120 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Total PLLs                                  ; 2     ;
;     -- PLLs                                 ; 2     ;
;                                             ;       ;
; Maximum fan-out                             ; 544   ;
; Total fan-out                               ; 15613 ;
; Average fan-out                             ; 3.60  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                          ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MDOnAChip                                                          ; 3350 (45)         ; 716 (1)      ; 13120       ; 0            ; 0       ; 0         ; 166  ; 0            ; |MDOnAChip                                                                                                                                                                   ;              ;
;    |MDClockGen:MegaDriveClkGen|                                     ; 33 (33)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|MDClockGen:MegaDriveClkGen                                                                                                                                        ;              ;
;    |MDPLL:MegaDriveClkPLL|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|MDPLL:MegaDriveClkPLL                                                                                                                                             ;              ;
;       |altpll:altpll_component|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|MDPLL:MegaDriveClkPLL|altpll:altpll_component                                                                                                                     ;              ;
;    |MD_TestPrgROM:TMSSROM|                                          ; 74 (0)            ; 45 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|MD_TestPrgROM:TMSSROM                                                                                                                                             ;              ;
;       |altsyncram:altsyncram_component|                             ; 74 (0)            ; 45 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component                                                                                                             ;              ;
;          |altsyncram_e2d1:auto_generated|                           ; 74 (0)            ; 45 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated                                                                              ;              ;
;             |altsyncram_28c2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|altsyncram_28c2:altsyncram1                                                  ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 74 (52)           ; 45 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;              ;
;    |MainSystemPLL:MainPLL|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|MainSystemPLL:MainPLL                                                                                                                                             ;              ;
;       |altpll:altpll_component|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|MainSystemPLL:MainPLL|altpll:altpll_component                                                                                                                     ;              ;
;    |SRAMController:SRAMMultiplexer|                                 ; 45 (45)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|SRAMController:SRAMMultiplexer                                                                                                                                    ;              ;
;    |SevenSegDriver:HexDriver|                                       ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|SevenSegDriver:HexDriver                                                                                                                                          ;              ;
;    |TG68:CPU|                                                       ; 2942 (20)         ; 463 (11)     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|TG68:CPU                                                                                                                                                          ;              ;
;       |TG68_fast:TG68_fast_inst|                                    ; 2922 (2922)       ; 452 (452)    ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst                                                                                                                                 ;              ;
;          |altsyncram:regfile_high_rtl_0|                            ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0                                                                                                   ;              ;
;             |altsyncram_skd1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_skd1:auto_generated                                                                    ;              ;
;          |altsyncram:regfile_high_rtl_1|                            ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1                                                                                                   ;              ;
;             |altsyncram_skd1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_skd1:auto_generated                                                                    ;              ;
;          |altsyncram:regfile_low_rtl_0|                             ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0                                                                                                    ;              ;
;             |altsyncram_skd1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_skd1:auto_generated                                                                     ;              ;
;          |altsyncram:regfile_low_rtl_1|                             ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1                                                                                                    ;              ;
;             |altsyncram_skd1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_skd1:auto_generated                                                                     ;              ;
;    |VDP:MD_VDP|                                                     ; 51 (51)           ; 56 (56)      ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|VDP:MD_VDP                                                                                                                                                        ;              ;
;       |VDP_ScanlineBuffer:ScanBuf|                                  ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf                                                                                                                             ;              ;
;          |altsyncram:altsyncram_component|                          ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component                                                                                             ;              ;
;             |altsyncram_8ck1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated                                                              ;              ;
;                |altsyncram_j7s1:altsyncram1|                        ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1                                  ;              ;
;    |sld_hub:auto_hub|                                               ; 132 (1)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|sld_hub:auto_hub                                                                                                                                                  ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 131 (94)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                     ;              ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                             ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MDOnAChip|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                           ;              ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------+
; Name                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------+
; MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|altsyncram_28c2:altsyncram1|ALTSYNCRAM                 ; AUTO ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192 ; ../MDOnAChipTests/VDPBackgroundColour/BGCOLO~2.HEX ;
; TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_skd1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272  ; None                                               ;
; TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_skd1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272  ; None                                               ;
; TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_skd1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272  ; None                                               ;
; TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_skd1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272  ; None                                               ;
; VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 320          ; 16           ; 320          ; 16           ; 5120 ; None                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File                               ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------------------------------------+
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |MDOnAChip|MainSystemPLL:MainPLL                 ; C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd      ;
; Altera ; RAM: 2-PORT  ; 12.1    ; N/A          ; N/A          ; |MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM              ; C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd           ;
; Altera ; RAM: 2-PORT  ; 12.1    ; N/A          ; N/A          ; |MDOnAChip|VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf ; C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd ;
; Altera ; RAM: 2-PORT  ; 12.1    ; N/A          ; N/A          ; |MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM          ; C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd         ;
; Altera ; FIFO         ; 12.1    ; N/A          ; N/A          ; |MDOnAChip|VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO    ; C:/FPGAStuff/MDOnAChip/VDP_WriteFIFO.vhd      ;
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |MDOnAChip|MDPLL:MegaDriveClkPLL                 ; C:/FPGAStuff/MDOnAChip/MDPLL.vhd              ;
; Altera ; ROM: 1-PORT  ; 12.1    ; N/A          ; N/A          ; |MDOnAChip|MD_TestPrgROM:TMSSROM                 ; C:/FPGAStuff/MDOnAChip/MD_TestPrgROM.vhd      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+
; Name                 ; micro_state.div15 ; micro_state.div14 ; micro_state.div13 ; micro_state.div12 ; micro_state.div11 ; micro_state.div10 ; micro_state.div9 ; micro_state.div8 ; micro_state.div7 ; micro_state.div6 ; micro_state.div5 ; micro_state.div4 ; micro_state.div3 ; micro_state.div2 ; micro_state.div1 ; micro_state.mul15 ; micro_state.mul14 ; micro_state.mul13 ; micro_state.mul12 ; micro_state.mul11 ; micro_state.mul10 ; micro_state.mul9 ; micro_state.mul8 ; micro_state.mul7 ; micro_state.mul6 ; micro_state.mul5 ; micro_state.mul4 ; micro_state.mul3 ; micro_state.mul2 ; micro_state.mul1 ; micro_state.init2 ; micro_state.idle ; micro_state.movep5 ; micro_state.movep4 ; micro_state.movep3 ; micro_state.movep2 ; micro_state.movep1 ; micro_state.trap3 ; micro_state.trap2 ; micro_state.trap1 ; micro_state.rte ; micro_state.int4 ; micro_state.int3 ; micro_state.int2 ; micro_state.int1 ; micro_state.link ; micro_state.cmpm ; micro_state.op_AxAy ; micro_state.andi ; micro_state.movem ; micro_state.dbcc2 ; micro_state.dbcc1 ; micro_state.bsr2 ; micro_state.bsr1 ; micro_state.bra2 ; micro_state.bra1 ; micro_state.st_AnXn3 ; micro_state.st_AnXn2 ; micro_state.st_AnXn1 ; micro_state.st_dAn2 ; micro_state.st_dAn1 ; micro_state.ld_AnXn3 ; micro_state.ld_AnXn2 ; micro_state.ld_AnXn1 ; micro_state.ld_dAn2 ; micro_state.ld_dAn1 ; micro_state.st_nn ; micro_state.ld_nn ; micro_state.nop ; micro_state.init1 ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+
; micro_state.init1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 0                 ;
; micro_state.nop      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 1               ; 1                 ;
; micro_state.ld_nn    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 1                 ; 0               ; 1                 ;
; micro_state.st_nn    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_dAn1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_dAn2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn1 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn2 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn3 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_dAn1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_dAn2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn1 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn2 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn3 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bra1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bra2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bsr1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bsr2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.dbcc1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.dbcc2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movem    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.andi     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.op_AxAy  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.cmpm     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.link     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.rte      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap3    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep1   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep2   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep3   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep4   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep5   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.idle     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.init2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul5     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul6     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul7     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul8     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul9     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul10    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul11    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul12    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul13    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul14    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul15    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div5     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div6     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div7     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div8     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div9     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div10    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div11    ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div12    ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div13    ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div14    ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div15    ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                        ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; CPU_DTACK                                           ; CPU_DTACK                                  ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[0]         ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[1]         ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[2]         ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[3]         ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[4]         ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[5]         ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[6]         ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[7]         ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[8]         ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[9]         ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[10]        ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[11]        ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[12]        ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[13]        ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[14]        ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Addr[15]        ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_WE              ; SRAMController:SRAMMultiplexer|OS_State[0] ; yes                    ;
; CPU_Data_in[0]                                      ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[1]                                      ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[2]                                      ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[3]                                      ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[4]                                      ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[5]                                      ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[6]                                      ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[7]                                      ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[8]                                      ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[9]                                      ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[10]                                     ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[11]                                     ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[12]                                     ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[13]                                     ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[14]                                     ; CPU_Data_in[7]                             ; yes                    ;
; CPU_Data_in[15]                                     ; CPU_Data_in[7]                             ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[0]$latch   ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[1]$latch   ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[2]$latch   ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[3]$latch   ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[4]$latch   ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[5]$latch   ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[6]$latch   ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[7]$latch   ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[8]$latch   ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[9]$latch   ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[10]$latch  ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[11]$latch  ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[12]$latch  ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[13]$latch  ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[14]$latch  ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; SRAMController:SRAMMultiplexer|SRAM_Data[15]$latch  ; SRAMController:SRAMMultiplexer|Mux37       ; yes                    ;
; Number of user-specified and inferred latches = 50  ;                                            ;                        ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+---------------------------------------------------------+------------------------------------------------------------------+
; Register name                                           ; Reason for Removal                                               ;
+---------------------------------------------------------+------------------------------------------------------------------+
; VDP:MD_VDP|ScanBuf_In[0,5,6,11]                         ; Lost fanout                                                      ;
; VDP:MD_VDP|ScanBuf_In[1..4,12..15]                      ; Stuck at GND due to stuck port data_in                           ;
; TG68:CPU|rw_e                                           ; Stuck at VCC due to stuck port data_in                           ;
; TG68:CPU|TG68_fast:TG68_fast_inst|trap_vector[8..31]    ; Stuck at GND due to stuck port data_in                           ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[0]~en     ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[1]~en     ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[2]~en     ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[3]~en     ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[4]~en     ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[5]~en     ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[6]~en     ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[7]~en     ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[8]~en     ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[9]~en     ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[10]~en    ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[11]~en    ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[12]~en    ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[13]~en    ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[14]~en    ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMData[15]~en    ; Lost fanout                                                      ;
; SRAMController:SRAMMultiplexer|ActualSRAMAddress[16,17] ; Stuck at GND due to stuck port data_in                           ;
; TG68:CPU|TG68_fast:TG68_fast_inst|trap_vector[1]        ; Merged with TG68:CPU|TG68_fast:TG68_fast_inst|trap_vector[0]     ;
; TG68:CPU|TG68_fast:TG68_fast_inst|trap_vector[0]        ; Stuck at GND due to stuck port data_in                           ;
; TG68:CPU|cpuIPL[0,1]                                    ; Merged with TG68:CPU|cpuIPL[2]                                   ;
; TG68:CPU|TG68_fast:TG68_fast_inst|rIPL_nr[0,1]          ; Merged with TG68:CPU|TG68_fast:TG68_fast_inst|rIPL_nr[2]         ;
; MDClockGen:MegaDriveClkGen|CPUClkDividerSlow[0]         ; Merged with MDClockGen:MegaDriveClkGen|CPUClkDivider[0]          ;
; MDClockGen:MegaDriveClkGen|CPUClkDividerSlow[1]         ; Merged with MDClockGen:MegaDriveClkGen|CPUClkDivider[1]          ;
; SRAMController:SRAMMultiplexer|OS_State[1]              ; Stuck at GND due to stuck port data_in                           ;
; TG68:CPU|TG68_fast:TG68_fast_inst|rIPL_nr[2]            ; Stuck at VCC due to stuck port data_in                           ;
; TG68:CPU|cpuIPL[2]                                      ; Stuck at VCC due to stuck port data_in                           ;
; TG68:CPU|TG68_fast:TG68_fast_inst|interrupt             ; Stuck at GND due to stuck port data_in                           ;
; TG68:CPU|TG68_fast:TG68_fast_inst|trap_vector[6]        ; Stuck at GND due to stuck port data_in                           ;
; VDP:MD_VDP|HInt_Pend                                    ; Lost fanout                                                      ;
; VDP:MD_VDP|VInt_Pend                                    ; Lost fanout                                                      ;
; VDP:MD_VDP|HIntCounter[0..7]                            ; Lost fanout                                                      ;
; TG68:CPU|TG68_fast:TG68_fast_inst|micro_state.int1      ; Stuck at GND due to stuck port data_in                           ;
; TG68:CPU|TG68_fast:TG68_fast_inst|micro_state.int2      ; Stuck at GND due to stuck port data_in                           ;
; TG68:CPU|TG68_fast:TG68_fast_inst|micro_state.int3      ; Stuck at GND due to stuck port data_in                           ;
; TG68:CPU|TG68_fast:TG68_fast_inst|micro_state.int4      ; Stuck at GND due to stuck port data_in                           ;
; TG68:CPU|TG68_fast:TG68_fast_inst|movepw                ; Merged with TG68:CPU|TG68_fast:TG68_fast_inst|micro_state.movep4 ;
; Total Number of Removed Registers = 83                  ;                                                                  ;
+---------------------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+----------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name        ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+----------------------+---------------------------+----------------------------------------------------------------------------------+
; VDP:MD_VDP|HInt_Pend ; Lost Fanouts              ; VDP:MD_VDP|HIntCounter[7], VDP:MD_VDP|HIntCounter[6], VDP:MD_VDP|HIntCounter[5], ;
;                      ;                           ; VDP:MD_VDP|HIntCounter[4], VDP:MD_VDP|HIntCounter[3], VDP:MD_VDP|HIntCounter[2], ;
;                      ;                           ; VDP:MD_VDP|HIntCounter[1], VDP:MD_VDP|HIntCounter[0]                             ;
; TG68:CPU|cpuIPL[2]   ; Stuck at VCC              ; TG68:CPU|TG68_fast:TG68_fast_inst|interrupt                                      ;
;                      ; due to stuck port data_in ;                                                                                  ;
+----------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 716   ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 142   ;
; Number of registers using Asynchronous Clear ; 229   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 605   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; TG68:CPU|TG68_fast:TG68_fast_inst|state[0]                                   ; 45      ;
; TG68:CPU|rw_s                                                                ; 1       ;
; TG68:CPU|uds_s                                                               ; 1       ;
; TG68:CPU|uds_e                                                               ; 1       ;
; TG68:CPU|lds_s                                                               ; 1       ;
; TG68:CPU|lds_e                                                               ; 1       ;
; TG68:CPU|TG68_fast:TG68_fast_inst|opcode[12]                                 ; 104     ;
; TG68:CPU|TG68_fast:TG68_fast_inst|opcode[14]                                 ; 112     ;
; TG68:CPU|TG68_fast:TG68_fast_inst|opcode[7]                                  ; 126     ;
; TG68:CPU|TG68_fast:TG68_fast_inst|opcode[13]                                 ; 84      ;
; TG68:CPU|TG68_fast:TG68_fast_inst|SVmode                                     ; 26      ;
; TG68:CPU|TG68_fast:TG68_fast_inst|rot_cnt[0]                                 ; 1       ;
; TG68:CPU|S_state[1]                                                          ; 7       ;
; TG68:CPU|S_state[0]                                                          ; 7       ;
; TG68:CPU|as_s                                                                ; 1       ;
; TG68:CPU|as_e                                                                ; 1       ;
; CPU_RAM_CS                                                                   ; 2       ;
; TG68:CPU|TG68_fast:TG68_fast_inst|trap_interrupt                             ; 5       ;
; TG68:CPU|TG68_fast:TG68_fast_inst|Flags[8]                                   ; 4       ;
; TG68:CPU|TG68_fast:TG68_fast_inst|Flags[9]                                   ; 4       ;
; TG68:CPU|TG68_fast:TG68_fast_inst|Flags[10]                                  ; 4       ;
; TG68:CPU|TG68_fast:TG68_fast_inst|Flags[13]                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 25                                      ;         ;
+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                   ;
+--------------------------------------------------+------------------------------------------------------+------+
; Register Name                                    ; Megafunction                                         ; Type ;
+--------------------------------------------------+------------------------------------------------------+------+
; TG68:CPU|TG68_fast:TG68_fast_inst|reg_QA[0..15]  ; TG68:CPU|TG68_fast:TG68_fast_inst|regfile_low_rtl_0  ; RAM  ;
; TG68:CPU|TG68_fast:TG68_fast_inst|reg_QB[0..15]  ; TG68:CPU|TG68_fast:TG68_fast_inst|regfile_low_rtl_1  ; RAM  ;
; TG68:CPU|TG68_fast:TG68_fast_inst|reg_QA[16..31] ; TG68:CPU|TG68_fast:TG68_fast_inst|regfile_high_rtl_0 ; RAM  ;
; TG68:CPU|TG68_fast:TG68_fast_inst|reg_QB[16..31] ; TG68:CPU|TG68_fast:TG68_fast_inst|regfile_high_rtl_1 ; RAM  ;
+--------------------------------------------------+------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|mulu_reg[26]                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|exec_EOR                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|opcode[6]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MDOnAChip|VDP:MD_VDP|HIntCounter[6]                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|TG68_PC[18]                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|Flags[7]                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|Flags[15]                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|div_reg[13]                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|mulu_reg[14]                                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MDOnAChip|VDP:MD_VDP|ColourOut_G[0]                                                                                                                                                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |MDOnAChip|VDP:MD_VDP|VGA_pixelCount[4]                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MDOnAChip|SRAMController:SRAMMultiplexer|OS_State[1]                                                                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|data_write_tmp[7]                                                                                                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|data_write_tmp[28]                                                                                                                              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|data_write_tmp[13]                                                                                                                              ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |MDOnAChip|MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|trap_vector[7]                                                                                                                                  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|trap_vector[3]                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|opcode[7]                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|S_state[1]                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|Flags[9]                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |MDOnAChip|TG68:CPU|uds_s                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|bit_number[4]                                                                                                                                   ;
; 3:1                ; 44 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                     ;
; 1:1                ; 33 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |MDOnAChip|SRAMController:SRAMMultiplexer|Mux50                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|PC_datab[16]                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|movem_muxb[1]                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|addsub_b[1]                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|trapmake                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|addsub_a[27]                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|addsub_a[5]                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|PC_datab[0]                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|PC_datab[7]                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|rf_source_addr[2]                                                                                                                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|address[1]                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|registerin[12]                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|rf_dest_addr[1]                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|memaddr_a[2]                                                                                                                                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|memaddr_a[21]                                                                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|memaddr_a[7]                                                                                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|OP2out[6]                                                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|OP2out[1]                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|memaddr_a[9]                                                                                                                                    ;
; 8:1                ; 25 bits   ; 125 LEs       ; 100 LEs              ; 25 LEs                 ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|memaddr_in[12]                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|memaddr_in[7]                                                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|memaddr_in[3]                                                                                                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|OP2out[8]                                                                                                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|OP2out[20]                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|Mux249                                                                                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|Mux254                                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                     ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                     ;
; 28:1               ; 2 bits    ; 36 LEs        ; 16 LEs               ; 20 LEs                 ; No         ; |MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MDOnAChip|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MDOnAChip|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MDOnAChip|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MDOnAChip|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |MDOnAChip|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |MDOnAChip|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |MDOnAChip|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |MDOnAChip|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                           ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|a_graycounter_b86:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|a_graycounter_01c:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|a_graycounter_v0c:wrptr_gp ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_3u7:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                               ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_3u7:rs_dgwp|dffpipe_tu8:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_4u7:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                               ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_4u7:ws_dgrp|dffpipe_uu8:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|altsyncram_28c2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_skd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_skd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_skd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_skd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainSystemPLL:MainPLL|altpll:altpll_component ;
+-------------------------------+---------------------------------+--------------------------+
; Parameter Name                ; Value                           ; Type                     ;
+-------------------------------+---------------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                  ;
; PLL_TYPE                      ; AUTO                            ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MainSystemPLL ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                  ;
; LOCK_HIGH                     ; 1                               ; Untyped                  ;
; LOCK_LOW                      ; 1                               ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                  ;
; SKIP_VCO                      ; OFF                             ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                  ;
; BANDWIDTH                     ; 0                               ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                  ;
; DOWN_SPREAD                   ; 0                               ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 2                               ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 1                               ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                               ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 2                               ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                  ;
; DPA_DIVIDER                   ; 0                               ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                  ;
; VCO_MIN                       ; 0                               ; Untyped                  ;
; VCO_MAX                       ; 0                               ; Untyped                  ;
; VCO_CENTER                    ; 0                               ; Untyped                  ;
; PFD_MIN                       ; 0                               ; Untyped                  ;
; PFD_MAX                       ; 0                               ; Untyped                  ;
; M_INITIAL                     ; 0                               ; Untyped                  ;
; M                             ; 0                               ; Untyped                  ;
; N                             ; 1                               ; Untyped                  ;
; M2                            ; 1                               ; Untyped                  ;
; N2                            ; 1                               ; Untyped                  ;
; SS                            ; 1                               ; Untyped                  ;
; C0_HIGH                       ; 0                               ; Untyped                  ;
; C1_HIGH                       ; 0                               ; Untyped                  ;
; C2_HIGH                       ; 0                               ; Untyped                  ;
; C3_HIGH                       ; 0                               ; Untyped                  ;
; C4_HIGH                       ; 0                               ; Untyped                  ;
; C5_HIGH                       ; 0                               ; Untyped                  ;
; C6_HIGH                       ; 0                               ; Untyped                  ;
; C7_HIGH                       ; 0                               ; Untyped                  ;
; C8_HIGH                       ; 0                               ; Untyped                  ;
; C9_HIGH                       ; 0                               ; Untyped                  ;
; C0_LOW                        ; 0                               ; Untyped                  ;
; C1_LOW                        ; 0                               ; Untyped                  ;
; C2_LOW                        ; 0                               ; Untyped                  ;
; C3_LOW                        ; 0                               ; Untyped                  ;
; C4_LOW                        ; 0                               ; Untyped                  ;
; C5_LOW                        ; 0                               ; Untyped                  ;
; C6_LOW                        ; 0                               ; Untyped                  ;
; C7_LOW                        ; 0                               ; Untyped                  ;
; C8_LOW                        ; 0                               ; Untyped                  ;
; C9_LOW                        ; 0                               ; Untyped                  ;
; C0_INITIAL                    ; 0                               ; Untyped                  ;
; C1_INITIAL                    ; 0                               ; Untyped                  ;
; C2_INITIAL                    ; 0                               ; Untyped                  ;
; C3_INITIAL                    ; 0                               ; Untyped                  ;
; C4_INITIAL                    ; 0                               ; Untyped                  ;
; C5_INITIAL                    ; 0                               ; Untyped                  ;
; C6_INITIAL                    ; 0                               ; Untyped                  ;
; C7_INITIAL                    ; 0                               ; Untyped                  ;
; C8_INITIAL                    ; 0                               ; Untyped                  ;
; C9_INITIAL                    ; 0                               ; Untyped                  ;
; C0_MODE                       ; BYPASS                          ; Untyped                  ;
; C1_MODE                       ; BYPASS                          ; Untyped                  ;
; C2_MODE                       ; BYPASS                          ; Untyped                  ;
; C3_MODE                       ; BYPASS                          ; Untyped                  ;
; C4_MODE                       ; BYPASS                          ; Untyped                  ;
; C5_MODE                       ; BYPASS                          ; Untyped                  ;
; C6_MODE                       ; BYPASS                          ; Untyped                  ;
; C7_MODE                       ; BYPASS                          ; Untyped                  ;
; C8_MODE                       ; BYPASS                          ; Untyped                  ;
; C9_MODE                       ; BYPASS                          ; Untyped                  ;
; C0_PH                         ; 0                               ; Untyped                  ;
; C1_PH                         ; 0                               ; Untyped                  ;
; C2_PH                         ; 0                               ; Untyped                  ;
; C3_PH                         ; 0                               ; Untyped                  ;
; C4_PH                         ; 0                               ; Untyped                  ;
; C5_PH                         ; 0                               ; Untyped                  ;
; C6_PH                         ; 0                               ; Untyped                  ;
; C7_PH                         ; 0                               ; Untyped                  ;
; C8_PH                         ; 0                               ; Untyped                  ;
; C9_PH                         ; 0                               ; Untyped                  ;
; L0_HIGH                       ; 1                               ; Untyped                  ;
; L1_HIGH                       ; 1                               ; Untyped                  ;
; G0_HIGH                       ; 1                               ; Untyped                  ;
; G1_HIGH                       ; 1                               ; Untyped                  ;
; G2_HIGH                       ; 1                               ; Untyped                  ;
; G3_HIGH                       ; 1                               ; Untyped                  ;
; E0_HIGH                       ; 1                               ; Untyped                  ;
; E1_HIGH                       ; 1                               ; Untyped                  ;
; E2_HIGH                       ; 1                               ; Untyped                  ;
; E3_HIGH                       ; 1                               ; Untyped                  ;
; L0_LOW                        ; 1                               ; Untyped                  ;
; L1_LOW                        ; 1                               ; Untyped                  ;
; G0_LOW                        ; 1                               ; Untyped                  ;
; G1_LOW                        ; 1                               ; Untyped                  ;
; G2_LOW                        ; 1                               ; Untyped                  ;
; G3_LOW                        ; 1                               ; Untyped                  ;
; E0_LOW                        ; 1                               ; Untyped                  ;
; E1_LOW                        ; 1                               ; Untyped                  ;
; E2_LOW                        ; 1                               ; Untyped                  ;
; E3_LOW                        ; 1                               ; Untyped                  ;
; L0_INITIAL                    ; 1                               ; Untyped                  ;
; L1_INITIAL                    ; 1                               ; Untyped                  ;
; G0_INITIAL                    ; 1                               ; Untyped                  ;
; G1_INITIAL                    ; 1                               ; Untyped                  ;
; G2_INITIAL                    ; 1                               ; Untyped                  ;
; G3_INITIAL                    ; 1                               ; Untyped                  ;
; E0_INITIAL                    ; 1                               ; Untyped                  ;
; E1_INITIAL                    ; 1                               ; Untyped                  ;
; E2_INITIAL                    ; 1                               ; Untyped                  ;
; E3_INITIAL                    ; 1                               ; Untyped                  ;
; L0_MODE                       ; BYPASS                          ; Untyped                  ;
; L1_MODE                       ; BYPASS                          ; Untyped                  ;
; G0_MODE                       ; BYPASS                          ; Untyped                  ;
; G1_MODE                       ; BYPASS                          ; Untyped                  ;
; G2_MODE                       ; BYPASS                          ; Untyped                  ;
; G3_MODE                       ; BYPASS                          ; Untyped                  ;
; E0_MODE                       ; BYPASS                          ; Untyped                  ;
; E1_MODE                       ; BYPASS                          ; Untyped                  ;
; E2_MODE                       ; BYPASS                          ; Untyped                  ;
; E3_MODE                       ; BYPASS                          ; Untyped                  ;
; L0_PH                         ; 0                               ; Untyped                  ;
; L1_PH                         ; 0                               ; Untyped                  ;
; G0_PH                         ; 0                               ; Untyped                  ;
; G1_PH                         ; 0                               ; Untyped                  ;
; G2_PH                         ; 0                               ; Untyped                  ;
; G3_PH                         ; 0                               ; Untyped                  ;
; E0_PH                         ; 0                               ; Untyped                  ;
; E1_PH                         ; 0                               ; Untyped                  ;
; E2_PH                         ; 0                               ; Untyped                  ;
; E3_PH                         ; 0                               ; Untyped                  ;
; M_PH                          ; 0                               ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; CLK0_COUNTER                  ; G0                              ; Untyped                  ;
; CLK1_COUNTER                  ; G0                              ; Untyped                  ;
; CLK2_COUNTER                  ; G0                              ; Untyped                  ;
; CLK3_COUNTER                  ; G0                              ; Untyped                  ;
; CLK4_COUNTER                  ; G0                              ; Untyped                  ;
; CLK5_COUNTER                  ; G0                              ; Untyped                  ;
; CLK6_COUNTER                  ; E0                              ; Untyped                  ;
; CLK7_COUNTER                  ; E1                              ; Untyped                  ;
; CLK8_COUNTER                  ; E2                              ; Untyped                  ;
; CLK9_COUNTER                  ; E3                              ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                  ;
; M_TIME_DELAY                  ; 0                               ; Untyped                  ;
; N_TIME_DELAY                  ; 0                               ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                  ;
; VCO_POST_SCALE                ; 0                               ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                      ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                  ;
; CBXI_PARAMETER                ; NOTHING                         ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                  ;
; WIDTH_CLOCK                   ; 6                               ; Untyped                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone II                      ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE           ;
+-------------------------------+---------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MDPLL:MegaDriveClkPLL|altpll:altpll_component ;
+-------------------------------+-------------------------+----------------------------------+
; Parameter Name                ; Value                   ; Type                             ;
+-------------------------------+-------------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                          ;
; PLL_TYPE                      ; AUTO                    ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MDPLL ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 41666                   ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                          ;
; LOCK_HIGH                     ; 1                       ; Untyped                          ;
; LOCK_LOW                      ; 1                       ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                          ;
; SKIP_VCO                      ; OFF                     ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                          ;
; BANDWIDTH                     ; 0                       ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                          ;
; DOWN_SPREAD                   ; 0                       ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                          ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped                          ;
; CLK0_MULTIPLY_BY              ; 29                      ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                          ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped                          ;
; CLK0_DIVIDE_BY                ; 13                      ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                          ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped                          ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                          ;
; DPA_DIVIDER                   ; 0                       ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                          ;
; VCO_MIN                       ; 0                       ; Untyped                          ;
; VCO_MAX                       ; 0                       ; Untyped                          ;
; VCO_CENTER                    ; 0                       ; Untyped                          ;
; PFD_MIN                       ; 0                       ; Untyped                          ;
; PFD_MAX                       ; 0                       ; Untyped                          ;
; M_INITIAL                     ; 0                       ; Untyped                          ;
; M                             ; 0                       ; Untyped                          ;
; N                             ; 1                       ; Untyped                          ;
; M2                            ; 1                       ; Untyped                          ;
; N2                            ; 1                       ; Untyped                          ;
; SS                            ; 1                       ; Untyped                          ;
; C0_HIGH                       ; 0                       ; Untyped                          ;
; C1_HIGH                       ; 0                       ; Untyped                          ;
; C2_HIGH                       ; 0                       ; Untyped                          ;
; C3_HIGH                       ; 0                       ; Untyped                          ;
; C4_HIGH                       ; 0                       ; Untyped                          ;
; C5_HIGH                       ; 0                       ; Untyped                          ;
; C6_HIGH                       ; 0                       ; Untyped                          ;
; C7_HIGH                       ; 0                       ; Untyped                          ;
; C8_HIGH                       ; 0                       ; Untyped                          ;
; C9_HIGH                       ; 0                       ; Untyped                          ;
; C0_LOW                        ; 0                       ; Untyped                          ;
; C1_LOW                        ; 0                       ; Untyped                          ;
; C2_LOW                        ; 0                       ; Untyped                          ;
; C3_LOW                        ; 0                       ; Untyped                          ;
; C4_LOW                        ; 0                       ; Untyped                          ;
; C5_LOW                        ; 0                       ; Untyped                          ;
; C6_LOW                        ; 0                       ; Untyped                          ;
; C7_LOW                        ; 0                       ; Untyped                          ;
; C8_LOW                        ; 0                       ; Untyped                          ;
; C9_LOW                        ; 0                       ; Untyped                          ;
; C0_INITIAL                    ; 0                       ; Untyped                          ;
; C1_INITIAL                    ; 0                       ; Untyped                          ;
; C2_INITIAL                    ; 0                       ; Untyped                          ;
; C3_INITIAL                    ; 0                       ; Untyped                          ;
; C4_INITIAL                    ; 0                       ; Untyped                          ;
; C5_INITIAL                    ; 0                       ; Untyped                          ;
; C6_INITIAL                    ; 0                       ; Untyped                          ;
; C7_INITIAL                    ; 0                       ; Untyped                          ;
; C8_INITIAL                    ; 0                       ; Untyped                          ;
; C9_INITIAL                    ; 0                       ; Untyped                          ;
; C0_MODE                       ; BYPASS                  ; Untyped                          ;
; C1_MODE                       ; BYPASS                  ; Untyped                          ;
; C2_MODE                       ; BYPASS                  ; Untyped                          ;
; C3_MODE                       ; BYPASS                  ; Untyped                          ;
; C4_MODE                       ; BYPASS                  ; Untyped                          ;
; C5_MODE                       ; BYPASS                  ; Untyped                          ;
; C6_MODE                       ; BYPASS                  ; Untyped                          ;
; C7_MODE                       ; BYPASS                  ; Untyped                          ;
; C8_MODE                       ; BYPASS                  ; Untyped                          ;
; C9_MODE                       ; BYPASS                  ; Untyped                          ;
; C0_PH                         ; 0                       ; Untyped                          ;
; C1_PH                         ; 0                       ; Untyped                          ;
; C2_PH                         ; 0                       ; Untyped                          ;
; C3_PH                         ; 0                       ; Untyped                          ;
; C4_PH                         ; 0                       ; Untyped                          ;
; C5_PH                         ; 0                       ; Untyped                          ;
; C6_PH                         ; 0                       ; Untyped                          ;
; C7_PH                         ; 0                       ; Untyped                          ;
; C8_PH                         ; 0                       ; Untyped                          ;
; C9_PH                         ; 0                       ; Untyped                          ;
; L0_HIGH                       ; 1                       ; Untyped                          ;
; L1_HIGH                       ; 1                       ; Untyped                          ;
; G0_HIGH                       ; 1                       ; Untyped                          ;
; G1_HIGH                       ; 1                       ; Untyped                          ;
; G2_HIGH                       ; 1                       ; Untyped                          ;
; G3_HIGH                       ; 1                       ; Untyped                          ;
; E0_HIGH                       ; 1                       ; Untyped                          ;
; E1_HIGH                       ; 1                       ; Untyped                          ;
; E2_HIGH                       ; 1                       ; Untyped                          ;
; E3_HIGH                       ; 1                       ; Untyped                          ;
; L0_LOW                        ; 1                       ; Untyped                          ;
; L1_LOW                        ; 1                       ; Untyped                          ;
; G0_LOW                        ; 1                       ; Untyped                          ;
; G1_LOW                        ; 1                       ; Untyped                          ;
; G2_LOW                        ; 1                       ; Untyped                          ;
; G3_LOW                        ; 1                       ; Untyped                          ;
; E0_LOW                        ; 1                       ; Untyped                          ;
; E1_LOW                        ; 1                       ; Untyped                          ;
; E2_LOW                        ; 1                       ; Untyped                          ;
; E3_LOW                        ; 1                       ; Untyped                          ;
; L0_INITIAL                    ; 1                       ; Untyped                          ;
; L1_INITIAL                    ; 1                       ; Untyped                          ;
; G0_INITIAL                    ; 1                       ; Untyped                          ;
; G1_INITIAL                    ; 1                       ; Untyped                          ;
; G2_INITIAL                    ; 1                       ; Untyped                          ;
; G3_INITIAL                    ; 1                       ; Untyped                          ;
; E0_INITIAL                    ; 1                       ; Untyped                          ;
; E1_INITIAL                    ; 1                       ; Untyped                          ;
; E2_INITIAL                    ; 1                       ; Untyped                          ;
; E3_INITIAL                    ; 1                       ; Untyped                          ;
; L0_MODE                       ; BYPASS                  ; Untyped                          ;
; L1_MODE                       ; BYPASS                  ; Untyped                          ;
; G0_MODE                       ; BYPASS                  ; Untyped                          ;
; G1_MODE                       ; BYPASS                  ; Untyped                          ;
; G2_MODE                       ; BYPASS                  ; Untyped                          ;
; G3_MODE                       ; BYPASS                  ; Untyped                          ;
; E0_MODE                       ; BYPASS                  ; Untyped                          ;
; E1_MODE                       ; BYPASS                  ; Untyped                          ;
; E2_MODE                       ; BYPASS                  ; Untyped                          ;
; E3_MODE                       ; BYPASS                  ; Untyped                          ;
; L0_PH                         ; 0                       ; Untyped                          ;
; L1_PH                         ; 0                       ; Untyped                          ;
; G0_PH                         ; 0                       ; Untyped                          ;
; G1_PH                         ; 0                       ; Untyped                          ;
; G2_PH                         ; 0                       ; Untyped                          ;
; G3_PH                         ; 0                       ; Untyped                          ;
; E0_PH                         ; 0                       ; Untyped                          ;
; E1_PH                         ; 0                       ; Untyped                          ;
; E2_PH                         ; 0                       ; Untyped                          ;
; E3_PH                         ; 0                       ; Untyped                          ;
; M_PH                          ; 0                       ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                          ;
; CLK0_COUNTER                  ; G0                      ; Untyped                          ;
; CLK1_COUNTER                  ; G0                      ; Untyped                          ;
; CLK2_COUNTER                  ; G0                      ; Untyped                          ;
; CLK3_COUNTER                  ; G0                      ; Untyped                          ;
; CLK4_COUNTER                  ; G0                      ; Untyped                          ;
; CLK5_COUNTER                  ; G0                      ; Untyped                          ;
; CLK6_COUNTER                  ; E0                      ; Untyped                          ;
; CLK7_COUNTER                  ; E1                      ; Untyped                          ;
; CLK8_COUNTER                  ; E2                      ; Untyped                          ;
; CLK9_COUNTER                  ; E3                      ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                          ;
; M_TIME_DELAY                  ; 0                       ; Untyped                          ;
; N_TIME_DELAY                  ; 0                       ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                          ;
; VCO_POST_SCALE                ; 0                       ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II              ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                          ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                          ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                          ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                          ;
; CBXI_PARAMETER                ; NOTHING                 ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                          ;
; WIDTH_CLOCK                   ; 6                       ; Untyped                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone II              ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE                   ;
+-------------------------------+-------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 9                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 9                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_60l1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 20                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 20                   ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_avk1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                            ;
+-------------------------+-------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                  ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                  ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                         ;
; USE_EAB                 ; OFF         ; Untyped                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                         ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                  ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                         ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                         ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                         ;
; CBXI_PARAMETER          ; dcfifo_bei1 ; Untyped                                                         ;
+-------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 320                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 16                   ; Signed Integer                                         ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                         ;
; NUMWORDS_B                         ; 320                  ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_8ck1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component       ;
+------------------------------------+----------------------------------------------------+----------------+
; Parameter Name                     ; Value                                              ; Type           ;
+------------------------------------+----------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                ; Untyped        ;
; WIDTH_A                            ; 16                                                 ; Signed Integer ;
; WIDTHAD_A                          ; 9                                                  ; Signed Integer ;
; NUMWORDS_A                         ; 512                                                ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped        ;
; WIDTH_B                            ; 1                                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped        ;
; INIT_FILE                          ; ../MDOnAChipTests/VDPBackgroundColour/BGCOLO~2.HEX ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_e2d1                                    ; Untyped        ;
+------------------------------------+----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Untyped                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                             ;
; NUMWORDS_A                         ; 17                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Untyped                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                             ;
; NUMWORDS_B                         ; 17                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_skd1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Untyped                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                             ;
; NUMWORDS_A                         ; 17                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Untyped                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                             ;
; NUMWORDS_B                         ; 17                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_skd1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Untyped                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                              ;
; NUMWORDS_A                         ; 17                   ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Untyped                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                              ;
; NUMWORDS_B                         ; 17                   ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_skd1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Untyped                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                              ;
; NUMWORDS_A                         ; 17                   ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 16                   ; Untyped                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                              ;
; NUMWORDS_B                         ; 17                   ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_skd1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 2                                             ;
; Entity Instance               ; MainSystemPLL:MainPLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
; Entity Instance               ; MDPLL:MegaDriveClkPLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 41666                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                     ;
; Entity Instance                           ; VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 9                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 9                                                                     ;
;     -- NUMWORDS_B                         ; 512                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 20                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 20                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 320                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 320                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 17                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 17                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 17                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 17                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 17                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 17                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 17                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 17                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                            ;
+----------------------------+------------------------------------------------------------+
; Name                       ; Value                                                      ;
+----------------------------+------------------------------------------------------------+
; Number of entity instances ; 1                                                          ;
; Entity Instance            ; VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                 ;
;     -- LPM_WIDTH           ; 32                                                         ;
;     -- LPM_NUMWORDS        ; 8                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                        ;
;     -- USE_EAB             ; OFF                                                        ;
+----------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[6..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[11]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VDP:MD_VDP|VDP_VSCRAM:VSCRAM"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VDP:MD_VDP|VDP_CRAM:CRAM"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VDP:MD_VDP"                                                                                                            ;
+-----------------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity         ; Details                                                                                             ;
+-----------------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; colourout_hsync ; Bidir  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
; colourout_vsync ; Bidir  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
; cpu_dataout     ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; mem_data        ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; mem_dtack       ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+-----------------+--------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "TG68:CPU|TG68_fast:TG68_fast_inst" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; test_ipl ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TG68:CPU"                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; clkena_in    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; drive_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAMController:SRAMMultiplexer"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; cpu_dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vdp_dtack   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; 0              ; TMSS        ; 16    ; 512   ; Read/Write ; MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:02:10     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Sun Jan 27 22:44:24 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MDOnAChip -c MDOnAChip
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 2 design units, including 1 entities, in source file tg68/trunk/vhdl/tg68_fast.vhd
    Info (12022): Found design unit 1: TG68_fast-logic
    Info (12023): Found entity 1: TG68_fast
Info (12021): Found 2 design units, including 1 entities, in source file tg68/trunk/vhdl/tg68.vhd
    Info (12022): Found design unit 1: TG68-logic
    Info (12023): Found entity 1: TG68
Info (12021): Found 2 design units, including 1 entities, in source file mdonachip.vhd
    Info (12022): Found design unit 1: MDOnAChip-Behavioral
    Info (12023): Found entity 1: MDOnAChip
Info (12021): Found 2 design units, including 1 entities, in source file mainsystempll.vhd
    Info (12022): Found design unit 1: mainsystempll-SYN
    Info (12023): Found entity 1: MainSystemPLL
Info (12021): Found 2 design units, including 1 entities, in source file vdp_cram.vhd
    Info (12022): Found design unit 1: vdp_cram-SYN
    Info (12023): Found entity 1: VDP_CRAM
Info (12021): Found 2 design units, including 1 entities, in source file vdp_vscram.vhd
    Info (12022): Found design unit 1: vdp_vscram-SYN
    Info (12023): Found entity 1: VDP_VSCRAM
Info (12021): Found 2 design units, including 1 entities, in source file vdp_writefifo.vhd
    Info (12022): Found design unit 1: vdp_writefifo-SYN
    Info (12023): Found entity 1: VDP_WriteFIFO
Info (12021): Found 2 design units, including 1 entities, in source file vdp.vhd
    Info (12022): Found design unit 1: VDP-Behavioral
    Info (12023): Found entity 1: VDP
Info (12021): Found 2 design units, including 1 entities, in source file mdpll.vhd
    Info (12022): Found design unit 1: mdpll-SYN
    Info (12023): Found entity 1: MDPLL
Info (12021): Found 2 design units, including 1 entities, in source file mdclkgen.vhd
    Info (12022): Found design unit 1: MDClockGen-Behavioral
    Info (12023): Found entity 1: MDClockGen
Info (12021): Found 2 design units, including 1 entities, in source file md_testprgrom.vhd
    Info (12022): Found design unit 1: md_testprgrom-SYN
    Info (12023): Found entity 1: MD_TestPrgROM
Info (12021): Found 2 design units, including 1 entities, in source file sevensegdriver.vhd
    Info (12022): Found design unit 1: SevenSegDriver-Behavioral
    Info (12023): Found entity 1: SevenSegDriver
Info (12021): Found 2 design units, including 1 entities, in source file sramcontroller.vhd
    Info (12022): Found design unit 1: SRAMController-Behavioral
    Info (12023): Found entity 1: SRAMController
Info (12021): Found 2 design units, including 1 entities, in source file vdp_scanlinebuffer.vhd
    Info (12022): Found design unit 1: vdp_scanlinebuffer-SYN
    Info (12023): Found entity 1: VDP_ScanlineBuffer
Info (12127): Elaborating entity "MDOnAChip" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(20): used implicit default value for signal "RS232_TXD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(32): used implicit default value for signal "AUD_DACLRCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(33): used implicit default value for signal "AUD_DACLRDAT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(34): used implicit default value for signal "AUD_XCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(35): used implicit default value for signal "AUD_BCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(40): used implicit default value for signal "SDRAM_Addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(41): used implicit default value for signal "SDRAM_Bank" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(45): used implicit default value for signal "SDRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(46): used implicit default value for signal "SDRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(47): used implicit default value for signal "SDRAM_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(48): used implicit default value for signal "SDRAM_CS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(50): used implicit default value for signal "SDRAM_RAS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(51): used implicit default value for signal "SDRAM_CAS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(53): used implicit default value for signal "SDRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(54): used implicit default value for signal "SDRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at MDOnAChip.vhd(86): used explicit default value for signal "CPU_ClkEna_In" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at MDOnAChip.vhd(91): object "CPU_Data_Out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at MDOnAChip.vhd(96): object "CPU_drive_data" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(110): used implicit default value for signal "VDP_Mem_RW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at MDOnAChip.vhd(111): used implicit default value for signal "VDP_Mem_AS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at MDOnAChip.vhd(112): object "VDP_Mem_DTACK" assigned a value but never read
Warning (10492): VHDL Process Statement warning at MDOnAChip.vhd(328): signal "CPU_CLK_Real" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MDOnAChip.vhd(330): signal "CPU_CLK_Slow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MDOnAChip.vhd(333): signal "SW_Push" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MDOnAChip.vhd(340): signal "CPU_AS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MDOnAChip.vhd(343): signal "CPU_Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MDOnAChip.vhd(347): signal "CPU_Data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MDOnAChip.vhd(372): signal "CPU_AS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MDOnAChip.vhd(374): signal "CPU_Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MDOnAChip.vhd(377): signal "CPU_Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MDOnAChip.vhd(379): signal "CPU_Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MDOnAChip.vhd(381): signal "ROM_Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at MDOnAChip.vhd(369): inferring latch(es) for signal or variable "CPU_DTACK", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at MDOnAChip.vhd(369): inferring latch(es) for signal or variable "CPU_Data_in", which holds its previous value in one or more paths through the process
Warning (10873): Using initial value X (don't care) for net "LED_Red[9..1]" at MDOnAChip.vhd(26)
Info (10041): Inferred latch for "CPU_Data_in[0]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[1]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[2]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[3]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[4]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[5]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[6]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[7]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[8]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[9]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[10]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[11]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[12]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[13]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[14]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_Data_in[15]" at MDOnAChip.vhd(369)
Info (10041): Inferred latch for "CPU_DTACK" at MDOnAChip.vhd(369)
Info (12128): Elaborating entity "SRAMController" for hierarchy "SRAMController:SRAMMultiplexer"
Warning (10541): VHDL Signal Declaration warning at SRAMController.vhd(15): used implicit default value for signal "SRAM_UB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at SRAMController.vhd(16): used implicit default value for signal "SRAM_LB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at SRAMController.vhd(47): object "ActualSRAMByteMask" assigned a value but never read
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(102): signal "ActualSRAMAddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(105): signal "ActualSRAMReadMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(107): signal "ActualSRAMData" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(113): signal "ActualSRAMReadMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(114): signal "SRAM_Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(117): signal "CurrentMemoryCycle" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(117): signal "CPU_CS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(126): signal "ActualSRAMReadMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(127): signal "CurrentMemoryCycle" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(127): signal "CPU_CS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(128): signal "ActualReadSRAMData" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(130): signal "ActualReadSRAMData" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable "CPU_DTACK", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable "VDP_DTACK", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable "SRAM_CS", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable "SRAM_OE", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable "SRAM_Addr", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable "SRAM_WE", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable "SRAM_Data", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable "ActualReadSRAMData", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable "CPU_DataOut", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable "VDP_Data", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "VDP_Data[0]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[1]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[2]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[3]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[4]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[5]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[6]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[7]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[8]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[9]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[10]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[11]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[12]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[13]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[14]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_Data[15]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[0]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[1]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[2]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[3]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[4]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[5]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[6]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[7]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[8]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[9]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[10]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[11]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[12]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[13]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[14]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DataOut[15]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[0]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[1]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[2]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[3]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[4]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[5]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[6]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[7]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[8]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[9]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[10]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[11]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[12]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[13]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[14]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "ActualReadSRAMData[15]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[0]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[1]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[2]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[3]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[4]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[5]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[6]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[7]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[8]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[9]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[10]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[11]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[12]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[13]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[14]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Data[15]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_WE" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[0]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[1]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[2]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[3]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[4]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[5]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[6]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[7]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[8]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[9]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[10]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[11]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[12]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[13]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[14]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[15]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[16]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_Addr[17]" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_OE" at SRAMController.vhd(91)
Info (10041): Inferred latch for "SRAM_CS" at SRAMController.vhd(91)
Info (10041): Inferred latch for "VDP_DTACK" at SRAMController.vhd(91)
Info (10041): Inferred latch for "CPU_DTACK" at SRAMController.vhd(91)
Info (12128): Elaborating entity "MainSystemPLL" for hierarchy "MainSystemPLL:MainPLL"
Info (12128): Elaborating entity "altpll" for hierarchy "MainSystemPLL:MainPLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "MainSystemPLL:MainPLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "MainSystemPLL:MainPLL|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MainSystemPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "MDPLL" for hierarchy "MDPLL:MegaDriveClkPLL"
Info (12128): Elaborating entity "altpll" for hierarchy "MDPLL:MegaDriveClkPLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "MDPLL:MegaDriveClkPLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "MDPLL:MegaDriveClkPLL|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "13"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "29"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "41666"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MDPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "MDClockGen" for hierarchy "MDClockGen:MegaDriveClkGen"
Info (12128): Elaborating entity "TG68" for hierarchy "TG68:CPU"
Warning (10492): VHDL Process Statement warning at TG68.vhd(130): signal "clkena_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TG68.vhd(130): signal "clkena_e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TG68.vhd(130): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "TG68_fast" for hierarchy "TG68:CPU|TG68_fast:TG68_fast_inst"
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(335): object "illegal_write_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(336): object "illegal_read_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(337): object "illegal_byteaddr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(345): object "trap_chk" assigned a value but never read
Info (12128): Elaborating entity "VDP" for hierarchy "VDP:MD_VDP"
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(35): used implicit default value for signal "Mem_DTACK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(40): used implicit default value for signal "CRAM_DIn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(41): used implicit default value for signal "CRAM_AIn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(42): used implicit default value for signal "CRAM_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(43): object "CRAM_DOut" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(44): used implicit default value for signal "CRAM_AOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(46): used implicit default value for signal "VSCRAM_DIn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(47): used implicit default value for signal "VSCRAM_AIn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(48): used implicit default value for signal "VSCRAM_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(49): object "VSCRAM_DOut" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(50): used implicit default value for signal "VSCRAM_AOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(52): used implicit default value for signal "FIFO_DIn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(53): used implicit default value for signal "FIFO_RdReq" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(54): used implicit default value for signal "FIFO_WrReq" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(55): object "FIFO_DOut" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(62): object "CmdWrd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(63): object "CmdWrdDone" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(88): used implicit default value for signal "HVCounter" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(93): used implicit default value for signal "Sprite_SO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(94): used implicit default value for signal "Sprite_SC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(100): used implicit default value for signal "DMA_FILL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(101): used implicit default value for signal "DMA_COPY" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(102): used implicit default value for signal "DMA_68K" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VDP.vhd(107): used implicit default value for signal "registers" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(111): object "HV_Latch" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(112): object "DispEn" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(113): object "DMAEn" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(117): object "NTAB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(118): object "NTBB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(119): object "NAWB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(120): object "HSCB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(121): object "SATB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(123): object "BGColour" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(127): object "VScroll" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(128): object "HScroll" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(130): object "H40" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(131): object "SHI" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(132): object "LSM" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(134): object "AutoInc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(136): object "HSize" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(137): object "VSize" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(139): object "WINH" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(140): object "WINHD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(141): object "WINV" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VDP.vhd(142): object "WINVD" assigned a value but never read
Warning (10492): VHDL Process Statement warning at VDP.vhd(255): signal "CPU_Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(257): signal "CPU_Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(258): signal "CPU_RW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(262): signal "StatusReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(265): signal "CPU_Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(266): signal "CPU_Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(268): signal "CPU_DataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(272): signal "CPU_DataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(276): signal "CPU_Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(278): signal "CPU_RW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(279): signal "HVCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(282): signal "CPU_Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(285): signal "CPU_Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at VDP.vhd(252): inferring latch(es) for signal or variable "CPU_DataOut", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at VDP.vhd(252): inferring latch(es) for signal or variable "CPU_DTACK", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at VDP.vhd(376): signal "VInt_En" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VDP.vhd(379): signal "HInt_En" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10873): Using initial value X (don't care) for net "frameNumber" at VDP.vhd(84)
Info (10041): Inferred latch for "CPU_DTACK" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[0]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[1]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[2]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[3]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[4]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[5]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[6]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[7]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[8]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[9]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[10]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[11]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[12]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[13]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[14]" at VDP.vhd(252)
Info (10041): Inferred latch for "CPU_DataOut[15]" at VDP.vhd(252)
Info (12128): Elaborating entity "VDP_CRAM" for hierarchy "VDP:MD_VDP|VDP_CRAM:CRAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60l1.tdf
    Info (12023): Found entity 1: altsyncram_60l1
Info (12128): Elaborating entity "altsyncram_60l1" for hierarchy "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o4l1.tdf
    Info (12023): Found entity 1: altsyncram_o4l1
Info (12128): Elaborating entity "altsyncram_o4l1" for hierarchy "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1"
Info (12128): Elaborating entity "VDP_VSCRAM" for hierarchy "VDP:MD_VDP|VDP_VSCRAM:VSCRAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "20"
    Info (12134): Parameter "numwords_b" = "20"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_avk1.tdf
    Info (12023): Found entity 1: altsyncram_avk1
Info (12128): Elaborating entity "altsyncram_avk1" for hierarchy "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated"
Info (12128): Elaborating entity "VDP_WriteFIFO" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO"
Info (12128): Elaborating entity "dcfifo" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_bei1.tdf
    Info (12023): Found entity 1: dcfifo_bei1
Info (12128): Elaborating entity "dcfifo_bei1" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_b86.tdf
    Info (12023): Found entity 1: a_graycounter_b86
Info (12128): Elaborating entity "a_graycounter_b86" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|a_graycounter_b86:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_01c.tdf
    Info (12023): Found entity 1: a_graycounter_01c
Info (12128): Elaborating entity "a_graycounter_01c" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|a_graycounter_01c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_v0c.tdf
    Info (12023): Found entity 1: a_graycounter_v0c
Info (12128): Elaborating entity "a_graycounter_v0c" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|a_graycounter_v0c:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b561.tdf
    Info (12023): Found entity 1: altsyncram_b561
Info (12128): Elaborating entity "altsyncram_b561" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|altsyncram_b561:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_047.tdf
    Info (12023): Found entity 1: decode_047
Info (12128): Elaborating entity "decode_047" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|altsyncram_b561:fifo_ram|decode_047:address_decoder"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tv7.tdf
    Info (12023): Found entity 1: mux_tv7
Info (12128): Elaborating entity "mux_tv7" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|altsyncram_b561:fifo_ram|mux_tv7:output_mux"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf
    Info (12023): Found entity 1: dffpipe_c2e
Info (12128): Elaborating entity "dffpipe_c2e" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|dffpipe_c2e:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3u7
Info (12128): Elaborating entity "alt_synch_pipe_3u7" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_3u7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_3u7:rs_dgwp|dffpipe_tu8:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_4u7
Info (12128): Elaborating entity "alt_synch_pipe_4u7" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_4u7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|alt_synch_pipe_4u7:ws_dgrp|dffpipe_uu8:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf
    Info (12023): Found entity 1: cmpr_o16
Info (12128): Elaborating entity "cmpr_o16" for hierarchy "VDP:MD_VDP|VDP_WriteFIFO:WriteFIFO|dcfifo:dcfifo_component|dcfifo_bei1:auto_generated|cmpr_o16:rdempty_eq_comp"
Info (12128): Elaborating entity "VDP_ScanlineBuffer" for hierarchy "VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "320"
    Info (12134): Parameter "numwords_b" = "320"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ck1.tdf
    Info (12023): Found entity 1: altsyncram_8ck1
Info (12128): Elaborating entity "altsyncram_8ck1" for hierarchy "VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j7s1.tdf
    Info (12023): Found entity 1: altsyncram_j7s1
Info (12128): Elaborating entity "altsyncram_j7s1" for hierarchy "VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1"
Info (12128): Elaborating entity "MD_TestPrgROM" for hierarchy "MD_TestPrgROM:TMSSROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../MDOnAChipTests/VDPBackgroundColour/BGCOLO~2.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TMSS"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e2d1.tdf
    Info (12023): Found entity 1: altsyncram_e2d1
Info (12128): Elaborating entity "altsyncram_e2d1" for hierarchy "MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_28c2.tdf
    Info (12023): Found entity 1: altsyncram_28c2
Info (12128): Elaborating entity "altsyncram_28c2" for hierarchy "MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|altsyncram_28c2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1414353747"
    Info (12134): Parameter "NUMWORDS" = "512"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "9"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "SevenSegDriver" for hierarchy "SevenSegDriver:HexDriver"
Warning (10325): VHDL Choice warning at SevenSegDriver.vhd(60): ignored choice containing meta-value ""ZZZZ""
Warning (10325): VHDL Choice warning at SevenSegDriver.vhd(81): ignored choice containing meta-value ""ZZZZ""
Warning (10325): VHDL Choice warning at SevenSegDriver.vhd(102): ignored choice containing meta-value ""ZZZZ""
Warning (10325): VHDL Choice warning at SevenSegDriver.vhd(123): ignored choice containing meta-value ""ZZZZ""
Warning (12161): Node "VDP:MD_VDP|Mem_Data[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "VDP:MD_VDP|Mem_Data[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1|q_a[0]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1|q_a[5]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1|q_a[6]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1|q_a[11]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|q_a[0]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|q_a[1]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|q_a[2]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|q_a[3]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|q_a[4]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|q_a[5]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|q_a[6]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|q_a[7]"
        Warning (14320): Synthesized away node "VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|q_a[8]"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CPU_CLK
    Warning (19017): Found clock multiplexer CPU_CLK~synth
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "HexDisplayVal[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "HexDisplayVal[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[0]~0" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[1]~1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[2]~2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[3]~3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[4]~4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[5]~5" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[6]~6" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[7]~7" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[8]~8" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[9]~9" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[10]~10" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[11]~11" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[12]~12" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[13]~13" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[14]~14" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "SRAMController:SRAMMultiplexer|ActualSRAMData[15]~15" feeding internal logic into a wire
Warning (276027): Inferred dual-clock RAM node "TG68:CPU|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "TG68:CPU|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "TG68:CPU|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "TG68:CPU|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (14026): LATCH primitive "SRAMController:SRAMMultiplexer|CPU_DTACK" is permanently enabled
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TG68:CPU|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TG68:CPU|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TG68:CPU|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TG68:CPU|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0"
Info (12133): Instantiated megafunction "TG68:CPU|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "17"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "17"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_skd1.tdf
    Info (12023): Found entity 1: altsyncram_skd1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SRAM_Data[15]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "AUD_I2C_SCK" has no driver
    Warning (13040): Bidir "AUD_I2C_SDA" has no driver
    Warning (13040): Bidir "SDRAM_Data[0]" has no driver
    Warning (13040): Bidir "SDRAM_Data[1]" has no driver
    Warning (13040): Bidir "SDRAM_Data[2]" has no driver
    Warning (13040): Bidir "SDRAM_Data[3]" has no driver
    Warning (13040): Bidir "SDRAM_Data[4]" has no driver
    Warning (13040): Bidir "SDRAM_Data[5]" has no driver
    Warning (13040): Bidir "SDRAM_Data[6]" has no driver
    Warning (13040): Bidir "SDRAM_Data[7]" has no driver
    Warning (13040): Bidir "SDRAM_Data[8]" has no driver
    Warning (13040): Bidir "SDRAM_Data[9]" has no driver
    Warning (13040): Bidir "SDRAM_Data[10]" has no driver
    Warning (13040): Bidir "SDRAM_Data[11]" has no driver
    Warning (13040): Bidir "SDRAM_Data[12]" has no driver
    Warning (13040): Bidir "SDRAM_Data[13]" has no driver
    Warning (13040): Bidir "SDRAM_Data[14]" has no driver
    Warning (13040): Bidir "SDRAM_Data[15]" has no driver
Warning (13012): Latch CPU_DTACK has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TG68:CPU|TG68_fast:TG68_fast_inst|TG68_PC[18]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SRAM_Data[0]~synth"
    Warning (13010): Node "SRAM_Data[1]~synth"
    Warning (13010): Node "SRAM_Data[2]~synth"
    Warning (13010): Node "SRAM_Data[3]~synth"
    Warning (13010): Node "SRAM_Data[4]~synth"
    Warning (13010): Node "SRAM_Data[5]~synth"
    Warning (13010): Node "SRAM_Data[6]~synth"
    Warning (13010): Node "SRAM_Data[7]~synth"
    Warning (13010): Node "SRAM_Data[8]~synth"
    Warning (13010): Node "SRAM_Data[9]~synth"
    Warning (13010): Node "SRAM_Data[10]~synth"
    Warning (13010): Node "SRAM_Data[11]~synth"
    Warning (13010): Node "SRAM_Data[12]~synth"
    Warning (13010): Node "SRAM_Data[13]~synth"
    Warning (13010): Node "SRAM_Data[14]~synth"
    Warning (13010): Node "SRAM_Data[15]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RS232_TXD" is stuck at GND
    Warning (13410): Pin "LED_Red[1]" is stuck at GND
    Warning (13410): Pin "LED_Red[2]" is stuck at GND
    Warning (13410): Pin "LED_Red[3]" is stuck at GND
    Warning (13410): Pin "LED_Red[4]" is stuck at GND
    Warning (13410): Pin "LED_Red[5]" is stuck at GND
    Warning (13410): Pin "LED_Red[6]" is stuck at GND
    Warning (13410): Pin "LED_Red[7]" is stuck at GND
    Warning (13410): Pin "LED_Red[8]" is stuck at GND
    Warning (13410): Pin "LED_Red[9]" is stuck at GND
    Warning (13410): Pin "LED_Green[5]" is stuck at VCC
    Warning (13410): Pin "LED_Green[6]" is stuck at VCC
    Warning (13410): Pin "LED_Green[7]" is stuck at VCC
    Warning (13410): Pin "AUD_DACLRCK" is stuck at GND
    Warning (13410): Pin "AUD_DACLRDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "AUD_BCLK" is stuck at GND
    Warning (13410): Pin "SDRAM_Addr[0]" is stuck at GND
    Warning (13410): Pin "SDRAM_Addr[1]" is stuck at GND
    Warning (13410): Pin "SDRAM_Addr[2]" is stuck at GND
    Warning (13410): Pin "SDRAM_Addr[3]" is stuck at GND
    Warning (13410): Pin "SDRAM_Addr[4]" is stuck at GND
    Warning (13410): Pin "SDRAM_Addr[5]" is stuck at GND
    Warning (13410): Pin "SDRAM_Addr[6]" is stuck at GND
    Warning (13410): Pin "SDRAM_Addr[7]" is stuck at GND
    Warning (13410): Pin "SDRAM_Addr[8]" is stuck at GND
    Warning (13410): Pin "SDRAM_Addr[9]" is stuck at GND
    Warning (13410): Pin "SDRAM_Addr[10]" is stuck at GND
    Warning (13410): Pin "SDRAM_Addr[11]" is stuck at GND
    Warning (13410): Pin "SDRAM_Bank[0]" is stuck at GND
    Warning (13410): Pin "SDRAM_Bank[1]" is stuck at GND
    Warning (13410): Pin "SDRAM_LDQM" is stuck at GND
    Warning (13410): Pin "SDRAM_UDQM" is stuck at GND
    Warning (13410): Pin "SDRAM_WE" is stuck at GND
    Warning (13410): Pin "SDRAM_CS" is stuck at GND
    Warning (13410): Pin "SDRAM_RAS" is stuck at GND
    Warning (13410): Pin "SDRAM_CAS" is stuck at GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at GND
    Warning (13410): Pin "SDRAM_CLK" is stuck at GND
    Warning (13410): Pin "SRAM_Addr[16]" is stuck at GND
    Warning (13410): Pin "SRAM_Addr[17]" is stuck at GND
    Warning (13410): Pin "SRAM_CS" is stuck at GND
    Warning (13410): Pin "SRAM_OE" is stuck at GND
    Warning (13410): Pin "SRAM_UB" is stuck at GND
    Warning (13410): Pin "SRAM_LB" is stuck at GND
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RS232_RXD"
    Warning (15610): No output dependent on input pin "SW_Toggle[3]"
    Warning (15610): No output dependent on input pin "SW_Toggle[4]"
    Warning (15610): No output dependent on input pin "SW_Toggle[5]"
    Warning (15610): No output dependent on input pin "SW_Toggle[6]"
    Warning (15610): No output dependent on input pin "SW_Toggle[7]"
    Warning (15610): No output dependent on input pin "SW_Toggle[8]"
    Warning (15610): No output dependent on input pin "SW_Toggle[9]"
    Warning (15610): No output dependent on input pin "SW_Push[1]"
    Warning (15610): No output dependent on input pin "SW_Push[2]"
    Warning (15610): No output dependent on input pin "AUD_ADCLRCK"
    Warning (15610): No output dependent on input pin "AUD_ADCLRDAT"
    Warning (15610): No output dependent on input pin "CLK_27"
Info (21057): Implemented 3881 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 111 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 3616 logic cells
    Info (21064): Implemented 92 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 358 warnings
    Info: Peak virtual memory: 396 megabytes
    Info: Processing ended: Sun Jan 27 22:46:49 2013
    Info: Elapsed time: 00:02:25
    Info: Total CPU time (on all processors): 00:02:25


