--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf master.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
echo        |    3.418(R)|    0.585(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    7.865(R)|clk_BUFGP         |   0.000|
an<1>       |    6.615(R)|clk_BUFGP         |   0.000|
an<2>       |    6.677(R)|clk_BUFGP         |   0.000|
an<3>       |    7.379(R)|clk_BUFGP         |   0.000|
leds<0>     |    7.438(R)|clk_BUFGP         |   0.000|
leds<1>     |    7.482(R)|clk_BUFGP         |   0.000|
leds<2>     |    7.222(R)|clk_BUFGP         |   0.000|
leds<3>     |    7.428(R)|clk_BUFGP         |   0.000|
leds<4>     |    7.687(R)|clk_BUFGP         |   0.000|
leds<5>     |    7.883(R)|clk_BUFGP         |   0.000|
leds<6>     |    7.710(R)|clk_BUFGP         |   0.000|
leds<7>     |    8.079(R)|clk_BUFGP         |   0.000|
seg<0>      |    6.921(R)|clk_BUFGP         |   0.000|
seg<1>      |    7.400(R)|clk_BUFGP         |   0.000|
seg<2>      |    7.312(R)|clk_BUFGP         |   0.000|
seg<3>      |    7.078(R)|clk_BUFGP         |   0.000|
seg<4>      |    7.083(R)|clk_BUFGP         |   0.000|
seg<5>      |    7.099(R)|clk_BUFGP         |   0.000|
seg<6>      |    7.091(R)|clk_BUFGP         |   0.000|
servo1      |   11.286(R)|clk_BUFGP         |   0.000|
servo2      |   10.489(R)|clk_BUFGP         |   0.000|
servo3      |   10.767(R)|clk_BUFGP         |   0.000|
servo4      |   10.519(R)|clk_BUFGP         |   0.000|
servo5      |   10.653(R)|clk_BUFGP         |   0.000|
trig        |   10.857(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.731|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 29 22:01:31 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



