Info: Starting: Create simulation model
Info: qsys-generate E:\quartusprimeprojects\vgaProject\unsaved.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\quartusprimeprojects\vgaProject\clockGenerator\simulation --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading vgaProject/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 20.1]
Progress: Parameterizing module clk_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved: Generating unsaved "unsaved" for SIM_VERILOG
Info: unsaved: Done "unsaved" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=E:\quartusprimeprojects\vgaProject\clockGenerator\unsaved.spd --output-directory=E:/quartusprimeprojects/vgaProject/clockGenerator/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=E:\quartusprimeprojects\vgaProject\clockGenerator\unsaved.spd --output-directory=E:/quartusprimeprojects/vgaProject/clockGenerator/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/quartusprimeprojects/vgaProject/clockGenerator/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in E:/quartusprimeprojects/vgaProject/clockGenerator/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in E:/quartusprimeprojects/vgaProject/clockGenerator/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in E:/quartusprimeprojects/vgaProject/clockGenerator/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in E:/quartusprimeprojects/vgaProject/clockGenerator/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/quartusprimeprojects/vgaProject/clockGenerator/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\quartusprimeprojects\vgaProject\unsaved.qsys --block-symbol-file --output-directory=E:\quartusprimeprojects\vgaProject\clockGenerator --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading vgaProject/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 20.1]
Progress: Parameterizing module clk_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\quartusprimeprojects\vgaProject\unsaved.qsys --synthesis=VERILOG --output-directory=E:\quartusprimeprojects\vgaProject\clockGenerator\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading vgaProject/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 20.1]
Progress: Parameterizing module clk_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: unsaved: Done "unsaved" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
