Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct 24 09:43:29 2022
| Host         : n7-b301-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Antibounce_timing_summary_routed.rpt -pb Antibounce_timing_summary_routed.pb -rpx Antibounce_timing_summary_routed.rpx -warn_on_violation
| Design       : Antibounce
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.993        0.000                      0                   70        0.154        0.000                      0                   70        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.993        0.000                      0                   70        0.154        0.000                      0                   70        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 Counter_int/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.340ns (37.096%)  route 2.272ns (62.904%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.723     5.326    Counter_int/clk_FSM
    SLICE_X0Y59          FDRE                                         r  Counter_int/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Counter_int/count_reg[8]/Q
                         net (fo=3, routed)           0.959     6.741    Counter_int/count_reg[8]
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.124     6.865 r  Counter_int/counter_end_Counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.865    Counter_int/counter_end_Counter0_carry__0_i_7_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.397 r  Counter_int/counter_end_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    Counter_int/counter_end_Counter0_carry__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  Counter_int/counter_end_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    Counter_int/counter_end_Counter0_carry__1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  Counter_int/counter_end_Counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.313     8.938    Counter_int/clear
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.604    15.027    Counter_int/clk_FSM
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.335    14.931    Counter_int/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 Counter_int/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.340ns (37.096%)  route 2.272ns (62.904%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.723     5.326    Counter_int/clk_FSM
    SLICE_X0Y59          FDRE                                         r  Counter_int/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Counter_int/count_reg[8]/Q
                         net (fo=3, routed)           0.959     6.741    Counter_int/count_reg[8]
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.124     6.865 r  Counter_int/counter_end_Counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.865    Counter_int/counter_end_Counter0_carry__0_i_7_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.397 r  Counter_int/counter_end_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    Counter_int/counter_end_Counter0_carry__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  Counter_int/counter_end_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    Counter_int/counter_end_Counter0_carry__1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  Counter_int/counter_end_Counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.313     8.938    Counter_int/clear
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.604    15.027    Counter_int/clk_FSM
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.335    14.931    Counter_int/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 Counter_int/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.340ns (37.096%)  route 2.272ns (62.904%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.723     5.326    Counter_int/clk_FSM
    SLICE_X0Y59          FDRE                                         r  Counter_int/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Counter_int/count_reg[8]/Q
                         net (fo=3, routed)           0.959     6.741    Counter_int/count_reg[8]
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.124     6.865 r  Counter_int/counter_end_Counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.865    Counter_int/counter_end_Counter0_carry__0_i_7_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.397 r  Counter_int/counter_end_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    Counter_int/counter_end_Counter0_carry__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  Counter_int/counter_end_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    Counter_int/counter_end_Counter0_carry__1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  Counter_int/counter_end_Counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.313     8.938    Counter_int/clear
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.604    15.027    Counter_int/clk_FSM
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.335    14.931    Counter_int/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 Counter_int/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.340ns (37.096%)  route 2.272ns (62.904%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.723     5.326    Counter_int/clk_FSM
    SLICE_X0Y59          FDRE                                         r  Counter_int/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Counter_int/count_reg[8]/Q
                         net (fo=3, routed)           0.959     6.741    Counter_int/count_reg[8]
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.124     6.865 r  Counter_int/counter_end_Counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.865    Counter_int/counter_end_Counter0_carry__0_i_7_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.397 r  Counter_int/counter_end_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    Counter_int/counter_end_Counter0_carry__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  Counter_int/counter_end_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    Counter_int/counter_end_Counter0_carry__1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  Counter_int/counter_end_Counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.313     8.938    Counter_int/clear
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.604    15.027    Counter_int/clk_FSM
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.335    14.931    Counter_int/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 Counter_int/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.472ns (42.413%)  route 1.999ns (57.587%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.724     5.327    Counter_int/clk_FSM
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Counter_int/count_reg[3]/Q
                         net (fo=3, routed)           0.827     6.609    Counter_int/count_reg[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  Counter_int/counter_end_Counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.733    Counter_int/counter_end_Counter0_carry_i_7_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  Counter_int/counter_end_Counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    Counter_int/counter_end_Counter0_carry_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  Counter_int/counter_end_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    Counter_int/counter_end_Counter0_carry__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  Counter_int/counter_end_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    Counter_int/counter_end_Counter0_carry__1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  Counter_int/counter_end_Counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.172     8.797    Counter_int/clear
    SLICE_X0Y58          FDRE                                         r  Counter_int/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.604    15.027    Counter_int/clk_FSM
    SLICE_X0Y58          FDRE                                         r  Counter_int/count_reg[4]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.335    14.931    Counter_int/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 Counter_int/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.472ns (42.413%)  route 1.999ns (57.587%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.724     5.327    Counter_int/clk_FSM
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Counter_int/count_reg[3]/Q
                         net (fo=3, routed)           0.827     6.609    Counter_int/count_reg[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  Counter_int/counter_end_Counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.733    Counter_int/counter_end_Counter0_carry_i_7_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  Counter_int/counter_end_Counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    Counter_int/counter_end_Counter0_carry_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  Counter_int/counter_end_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    Counter_int/counter_end_Counter0_carry__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  Counter_int/counter_end_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    Counter_int/counter_end_Counter0_carry__1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  Counter_int/counter_end_Counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.172     8.797    Counter_int/clear
    SLICE_X0Y58          FDRE                                         r  Counter_int/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.604    15.027    Counter_int/clk_FSM
    SLICE_X0Y58          FDRE                                         r  Counter_int/count_reg[5]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.335    14.931    Counter_int/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 Counter_int/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.472ns (42.413%)  route 1.999ns (57.587%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.724     5.327    Counter_int/clk_FSM
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Counter_int/count_reg[3]/Q
                         net (fo=3, routed)           0.827     6.609    Counter_int/count_reg[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  Counter_int/counter_end_Counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.733    Counter_int/counter_end_Counter0_carry_i_7_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  Counter_int/counter_end_Counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    Counter_int/counter_end_Counter0_carry_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  Counter_int/counter_end_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    Counter_int/counter_end_Counter0_carry__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  Counter_int/counter_end_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    Counter_int/counter_end_Counter0_carry__1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  Counter_int/counter_end_Counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.172     8.797    Counter_int/clear
    SLICE_X0Y58          FDRE                                         r  Counter_int/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.604    15.027    Counter_int/clk_FSM
    SLICE_X0Y58          FDRE                                         r  Counter_int/count_reg[6]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.335    14.931    Counter_int/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 Counter_int/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.472ns (42.413%)  route 1.999ns (57.587%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.724     5.327    Counter_int/clk_FSM
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Counter_int/count_reg[3]/Q
                         net (fo=3, routed)           0.827     6.609    Counter_int/count_reg[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  Counter_int/counter_end_Counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.733    Counter_int/counter_end_Counter0_carry_i_7_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  Counter_int/counter_end_Counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    Counter_int/counter_end_Counter0_carry_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  Counter_int/counter_end_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    Counter_int/counter_end_Counter0_carry__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  Counter_int/counter_end_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    Counter_int/counter_end_Counter0_carry__1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  Counter_int/counter_end_Counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.172     8.797    Counter_int/clear
    SLICE_X0Y58          FDRE                                         r  Counter_int/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.604    15.027    Counter_int/clk_FSM
    SLICE_X0Y58          FDRE                                         r  Counter_int/count_reg[7]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y58          FDRE (Setup_fdre_C_R)       -0.335    14.931    Counter_int/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 Counter_int/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.472ns (44.272%)  route 1.853ns (55.728%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.724     5.327    Counter_int/clk_FSM
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Counter_int/count_reg[3]/Q
                         net (fo=3, routed)           0.827     6.609    Counter_int/count_reg[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  Counter_int/counter_end_Counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.733    Counter_int/counter_end_Counter0_carry_i_7_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  Counter_int/counter_end_Counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    Counter_int/counter_end_Counter0_carry_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  Counter_int/counter_end_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    Counter_int/counter_end_Counter0_carry__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  Counter_int/counter_end_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    Counter_int/counter_end_Counter0_carry__1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  Counter_int/counter_end_Counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.026     8.652    Counter_int/clear
    SLICE_X0Y62          FDRE                                         r  Counter_int/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.601    15.024    Counter_int/clk_FSM
    SLICE_X0Y62          FDRE                                         r  Counter_int/count_reg[20]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.335    14.928    Counter_int/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 Counter_int/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.472ns (44.272%)  route 1.853ns (55.728%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.724     5.327    Counter_int/clk_FSM
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  Counter_int/count_reg[3]/Q
                         net (fo=3, routed)           0.827     6.609    Counter_int/count_reg[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  Counter_int/counter_end_Counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.733    Counter_int/counter_end_Counter0_carry_i_7_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  Counter_int/counter_end_Counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    Counter_int/counter_end_Counter0_carry_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  Counter_int/counter_end_Counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    Counter_int/counter_end_Counter0_carry__0_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  Counter_int/counter_end_Counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    Counter_int/counter_end_Counter0_carry__1_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  Counter_int/counter_end_Counter0_carry__2/CO[3]
                         net (fo=33, routed)          1.026     8.652    Counter_int/clear
    SLICE_X0Y62          FDRE                                         r  Counter_int/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.601    15.024    Counter_int/clk_FSM
    SLICE_X0Y62          FDRE                                         r  Counter_int/count_reg[21]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.335    14.928    Counter_int/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Counter_int/counter_end_Counter_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_int/FSM_onehot_etatP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.521    Counter_int/clk_FSM
    SLICE_X3Y61          FDSE                                         r  Counter_int/counter_end_Counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  Counter_int/counter_end_Counter_reg/Q
                         net (fo=5, routed)           0.109     1.772    FSM_int/end_internal
    SLICE_X2Y61          LUT4 (Prop_lut4_I2_O)        0.048     1.820 r  FSM_int/FSM_onehot_etatP[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    FSM_int/FSM_onehot_etatP[2]_i_1_n_0
    SLICE_X2Y61          FDCE                                         r  FSM_int/FSM_onehot_etatP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.040    FSM_int/clk_FSM
    SLICE_X2Y61          FDCE                                         r  FSM_int/FSM_onehot_etatP_reg[2]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y61          FDCE (Hold_fdce_C_D)         0.131     1.665    FSM_int/FSM_onehot_etatP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Counter_int/counter_end_Counter_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_int/FSM_onehot_etatP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.521    Counter_int/clk_FSM
    SLICE_X3Y61          FDSE                                         r  Counter_int/counter_end_Counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     1.662 f  Counter_int/counter_end_Counter_reg/Q
                         net (fo=5, routed)           0.109     1.772    FSM_int/end_internal
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  FSM_int/FSM_onehot_etatP[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    FSM_int/FSM_onehot_etatP[0]_i_1_n_0
    SLICE_X2Y61          FDCE                                         r  FSM_int/FSM_onehot_etatP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.040    FSM_int/clk_FSM
    SLICE_X2Y61          FDCE                                         r  FSM_int/FSM_onehot_etatP_reg[0]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y61          FDCE (Hold_fdce_C_D)         0.120     1.654    FSM_int/FSM_onehot_etatP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 FSM_int/FSM_onehot_etatP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/counter_end_Counter_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.521    FSM_int/clk_FSM
    SLICE_X2Y61          FDCE                                         r  FSM_int/FSM_onehot_etatP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164     1.685 f  FSM_int/FSM_onehot_etatP_reg[0]/Q
                         net (fo=3, routed)           0.093     1.779    FSM_int/FSM_onehot_etatP_reg_n_0_[0]
    SLICE_X3Y61          LUT3 (Prop_lut3_I2_O)        0.045     1.824 r  FSM_int/counter_end_Counter_i_1/O
                         net (fo=1, routed)           0.000     1.824    Counter_int/counter_end_Counter_reg_0
    SLICE_X3Y61          FDSE                                         r  Counter_int/counter_end_Counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.040    Counter_int/clk_FSM
    SLICE_X3Y61          FDSE                                         r  Counter_int/counter_end_Counter_reg/C
                         clock pessimism             -0.505     1.534    
    SLICE_X3Y61          FDSE (Hold_fdse_C_D)         0.091     1.625    Counter_int/counter_end_Counter_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Counter_int/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.521    Counter_int/clk_FSM
    SLICE_X0Y60          FDRE                                         r  Counter_int/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Counter_int/count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.795    Counter_int/count_reg[14]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  Counter_int/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    Counter_int/count_reg[12]_i_1_n_5
    SLICE_X0Y60          FDRE                                         r  Counter_int/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.040    Counter_int/clk_FSM
    SLICE_X0Y60          FDRE                                         r  Counter_int/count_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.105     1.626    Counter_int/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Counter_int/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.521    Counter_int/clk_FSM
    SLICE_X0Y61          FDRE                                         r  Counter_int/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Counter_int/count_reg[18]/Q
                         net (fo=3, routed)           0.133     1.795    Counter_int/count_reg[18]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  Counter_int/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    Counter_int/count_reg[16]_i_1_n_5
    SLICE_X0Y61          FDRE                                         r  Counter_int/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.040    Counter_int/clk_FSM
    SLICE_X0Y61          FDRE                                         r  Counter_int/count_reg[18]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.105     1.626    Counter_int/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Counter_int/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.522    Counter_int/clk_FSM
    SLICE_X0Y59          FDRE                                         r  Counter_int/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Counter_int/count_reg[10]/Q
                         net (fo=3, routed)           0.134     1.797    Counter_int/count_reg[10]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  Counter_int/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    Counter_int/count_reg[8]_i_1_n_5
    SLICE_X0Y59          FDRE                                         r  Counter_int/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.876     2.041    Counter_int/clk_FSM
    SLICE_X0Y59          FDRE                                         r  Counter_int/count_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    Counter_int/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Counter_int/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.522    Counter_int/clk_FSM
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Counter_int/count_reg[2]/Q
                         net (fo=3, routed)           0.134     1.797    Counter_int/count_reg[2]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  Counter_int/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    Counter_int/count_reg[0]_i_1_n_5
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.876     2.041    Counter_int/clk_FSM
    SLICE_X0Y57          FDRE                                         r  Counter_int/count_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.105     1.627    Counter_int/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Counter_int/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.522    Counter_int/clk_FSM
    SLICE_X0Y58          FDRE                                         r  Counter_int/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Counter_int/count_reg[6]/Q
                         net (fo=3, routed)           0.134     1.797    Counter_int/count_reg[6]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  Counter_int/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    Counter_int/count_reg[4]_i_1_n_5
    SLICE_X0Y58          FDRE                                         r  Counter_int/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.876     2.041    Counter_int/clk_FSM
    SLICE_X0Y58          FDRE                                         r  Counter_int/count_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.105     1.627    Counter_int/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Counter_int/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.520    Counter_int/clk_FSM
    SLICE_X0Y62          FDRE                                         r  Counter_int/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Counter_int/count_reg[22]/Q
                         net (fo=2, routed)           0.134     1.795    Counter_int/count_reg[22]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  Counter_int/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    Counter_int/count_reg[20]_i_1_n_5
    SLICE_X0Y62          FDRE                                         r  Counter_int/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.038    Counter_int/clk_FSM
    SLICE_X0Y62          FDRE                                         r  Counter_int/count_reg[22]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.105     1.625    Counter_int/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Counter_int/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_int/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    Counter_int/clk_FSM
    SLICE_X0Y63          FDRE                                         r  Counter_int/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Counter_int/count_reg[26]/Q
                         net (fo=3, routed)           0.134     1.794    Counter_int/count_reg[26]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  Counter_int/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    Counter_int/count_reg[24]_i_1_n_5
    SLICE_X0Y63          FDRE                                         r  Counter_int/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.872     2.037    Counter_int/clk_FSM
    SLICE_X0Y63          FDRE                                         r  Counter_int/count_reg[26]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.105     1.624    Counter_int/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y57     Counter_int/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     Counter_int/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     Counter_int/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60     Counter_int/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60     Counter_int/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60     Counter_int/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60     Counter_int/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     Counter_int/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     Counter_int/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     Counter_int/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     Counter_int/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     Counter_int/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     Counter_int/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     Counter_int/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     Counter_int/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     Counter_int/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     Counter_int/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     Counter_int/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     Counter_int/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y57     Counter_int/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     Counter_int/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     Counter_int/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     Counter_int/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     Counter_int/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     Counter_int/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     Counter_int/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     Counter_int/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     Counter_int/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     Counter_int/count_reg[15]/C



