# ğŸ’« About Me

I am a **Final-Year Electronics and Communication Engineering student** at **IIITDM Kancheepuram**, passionate about **VLSI design** and **digital systems**.  
My core expertise lies in **RTL design using Verilog/SystemVerilog**, **digital electronics**, and **hardware-software integration**.

---

## ğŸ”¹ What I Do
- **Design & Implementation** â€“ VLSI and digital system design, RTL coding (Verilog/SystemVerilog), FPGA-based designs.
- **Learning & Exploration** â€“ ASIC frontend design, SoC architecture, Design for Testability (DFT), and low-power techniques.
- **Collaboration** â€“ Open-source hardware design, RTL design challenges, and digital logic-based projects.

---

## ğŸ“Œ Current Focus
- ASIC design flow and frontend implementation
- Advanced RTL architecture and low-power methodologies
- System-level hardware design and optimization

---

## ğŸ›  Technical Skills
**Languages & HDL:** Verilog, SystemVerilog, C, Python, MATLAB  
**EDA & Tools:** ModelSim, Xilinx Vivado, Quartus, Cadence (basics)  
**Other Skills:** Digital electronics, SoC design principles, FPGA prototyping  
**Software Tools:** LaTeX, Arduino, Canva  
**Data Tools:** NumPy, Pandas, Matplotlib

---

## ğŸŒ Connect With Me
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/sai-srikar-2b6a3624a)  
[![Email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:saisrikar109@gmail.com)  
[![GitHub](https://img.shields.io/badge/GitHub-181717.svg?logo=github&logoColor=white)](https://github.com/Srikar109755)  

---

## ğŸ“Š GitHub Stats
![](https://github-profile-trophy.vercel.app/?username=Srikar109755&theme=dracula&no-frame=true&no-bg=true&margin-w=4)  
![](https://github-contributor-stats.vercel.app/api?username=Srikar109755&limit=5&theme=tokyonight&combine_all_yearly_contributions=true)  

---

## ğŸ“ˆ Profile Visits
[![](https://visitcount.itsvg.in/api?id=Srikar109755&icon=5&color=0)](https://visitcount.itsvg.in)
