{"name":"PWM4","description":"PWM","groupName":"PWM","baseAddress":"0x403E8000","registers":[{"name":"OUTEN","description":"Output Enable Register","addressOffset":384,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"PWMX_EN","description":"PWM_X Output Enables","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"PWM_X output disabled.","value":0},{"name":"ENABLED","description":"PWM_X output enabled.","value":1}]},{"name":"PWMB_EN","description":"PWM_B Output Enables","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"PWM_B output disabled.","value":0},{"name":"ENABLED","description":"PWM_B output enabled.","value":1}]},{"name":"PWMA_EN","description":"PWM_A Output Enables","bitOffset":8,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"PWM_A output disabled.","value":0},{"name":"ENABLED","description":"PWM_A output enabled.","value":1}]}]},{"name":"MASK","description":"Mask Register","addressOffset":386,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"MASKX","description":"PWM_X Masks","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"NORMAL","description":"PWM_X output normal.","value":0},{"name":"MASKED","description":"PWM_X output masked.","value":1}]},{"name":"MASKB","description":"PWM_B Masks","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"NORMAL","description":"PWM_B output normal.","value":0},{"name":"MASKED","description":"PWM_B output masked.","value":1}]},{"name":"MASKA","description":"PWM_A Masks","bitOffset":8,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"NORMAL","description":"PWM_A output normal.","value":0},{"name":"MASKED","description":"PWM_A output masked.","value":1}]},{"name":"UPDATE_MASK","description":"Update Mask Bits Immediately","bitOffset":12,"bitWidth":4,"access":"write-only","enumeratedValues":[{"name":"NORMAL","description":"Normal operation. MASK* bits within the corresponding submodule are not updated until a FORCE_OUT event occurs within the submodule.","value":0},{"name":"MASK_IMMEDIATE","description":"Immediate operation. MASK* bits within the corresponding submodule are updated on the following clock edge after setting this bit.","value":1}]}]},{"name":"SWCOUT","description":"Software Controlled Output Register","addressOffset":388,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SM0OUT45","description":"Submodule 0 Software Controlled Output 45","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOGIC_0","description":"A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM45.","value":0},{"name":"LOGIC_1","description":"A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM45.","value":1}]},{"name":"SM0OUT23","description":"Submodule 0 Software Controlled Output 23","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOGIC_0","description":"A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM23.","value":0},{"name":"LOGIC_1","description":"A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM23.","value":1}]},{"name":"SM1OUT45","description":"Submodule 1 Software Controlled Output 45","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOGIC_0","description":"A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM45.","value":0},{"name":"LOGIC_1","description":"A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM45.","value":1}]},{"name":"SM1OUT23","description":"Submodule 1 Software Controlled Output 23","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOGIC_0","description":"A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM23.","value":0},{"name":"LOGIC_1","description":"A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM23.","value":1}]},{"name":"SM2OUT45","description":"Submodule 2 Software Controlled Output 45","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOGIC_0","description":"A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM45.","value":0},{"name":"LOGIC_1","description":"A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM45.","value":1}]},{"name":"SM2OUT23","description":"Submodule 2 Software Controlled Output 23","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOGIC_0","description":"A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM23.","value":0},{"name":"LOGIC_1","description":"A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM23.","value":1}]},{"name":"SM3OUT45","description":"Submodule 3 Software Controlled Output 45","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOGIC_0","description":"A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM45.","value":0},{"name":"LOGIC_1","description":"A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM45.","value":1}]},{"name":"SM3OUT23","description":"Submodule 3 Software Controlled Output 23","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOGIC_0","description":"A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM23.","value":0},{"name":"LOGIC_1","description":"A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM23.","value":1}]}]},{"name":"DTSRCSEL","description":"PWM Source Select Register","addressOffset":390,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SM0SEL45","description":"Submodule 0 PWM45 Control Select","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SM0PWM45","description":"Generated SM0PWM45 signal is used by the deadtime logic.","value":0},{"name":"INVERTED_SM0PWM45","description":"Inverted generated SM0PWM45 signal is used by the deadtime logic.","value":1},{"name":"SM0OUT45","description":"SWCOUT[SM0OUT45] is used by the deadtime logic.","value":2},{"name":"PWM0_EXTB","description":"PWM0_EXTB signal is used by the deadtime logic.","value":3}]},{"name":"SM0SEL23","description":"Submodule 0 PWM23 Control Select","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SM0PWM23","description":"Generated SM0PWM23 signal is used by the deadtime logic.","value":0},{"name":"INVERTED_SM0PWM23","description":"Inverted generated SM0PWM23 signal is used by the deadtime logic.","value":1},{"name":"SM0OUT23","description":"SWCOUT[SM0OUT23] is used by the deadtime logic.","value":2},{"name":"PWM0_EXTA","description":"PWM0_EXTA signal is used by the deadtime logic.","value":3}]},{"name":"SM1SEL45","description":"Submodule 1 PWM45 Control Select","bitOffset":4,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SM1PWM45","description":"Generated SM1PWM45 signal is used by the deadtime logic.","value":0},{"name":"INVERTED_SM1PWM45","description":"Inverted generated SM1PWM45 signal is used by the deadtime logic.","value":1},{"name":"SM1OUT45","description":"SWCOUT[SM1OUT45] is used by the deadtime logic.","value":2},{"name":"PWM1_EXTB","description":"PWM1_EXTB signal is used by the deadtime logic.","value":3}]},{"name":"SM1SEL23","description":"Submodule 1 PWM23 Control Select","bitOffset":6,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SM1PWM23","description":"Generated SM1PWM23 signal is used by the deadtime logic.","value":0},{"name":"INVERTED_SM1PWM23","description":"Inverted generated SM1PWM23 signal is used by the deadtime logic.","value":1},{"name":"SM1OUT23","description":"SWCOUT[SM1OUT23] is used by the deadtime logic.","value":2},{"name":"PWM1_EXTA","description":"PWM1_EXTA signal is used by the deadtime logic.","value":3}]},{"name":"SM2SEL45","description":"Submodule 2 PWM45 Control Select","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SM2PWM45","description":"Generated SM2PWM45 signal is used by the deadtime logic.","value":0},{"name":"INVERTED_SM2PWM45","description":"Inverted generated SM2PWM45 signal is used by the deadtime logic.","value":1},{"name":"SM2OUT45","description":"SWCOUT[SM2OUT45] is used by the deadtime logic.","value":2},{"name":"PWM2_EXTB","description":"PWM2_EXTB signal is used by the deadtime logic.","value":3}]},{"name":"SM2SEL23","description":"Submodule 2 PWM23 Control Select","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SM2PWM23","description":"Generated SM2PWM23 signal is used by the deadtime logic.","value":0},{"name":"INVERTED_SM2PWM23","description":"Inverted generated SM2PWM23 signal is used by the deadtime logic.","value":1},{"name":"SM2OUT23","description":"SWCOUT[SM2OUT23] is used by the deadtime logic.","value":2},{"name":"PWM2_EXTA","description":"PWM2_EXTA signal is used by the deadtime logic.","value":3}]},{"name":"SM3SEL45","description":"Submodule 3 PWM45 Control Select","bitOffset":12,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SM3PWM45","description":"Generated SM3PWM45 signal is used by the deadtime logic.","value":0},{"name":"INVERTED_SM3PWM45","description":"Inverted generated SM3PWM45 signal is used by the deadtime logic.","value":1},{"name":"SM3OUT45","description":"SWCOUT[SM3OUT45] is used by the deadtime logic.","value":2},{"name":"PWM3_EXTB","description":"PWM3_EXTB signal is used by the deadtime logic.","value":3}]},{"name":"SM3SEL23","description":"Submodule 3 PWM23 Control Select","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SM3PWM23","description":"Generated SM3PWM23 signal is used by the deadtime logic.","value":0},{"name":"INVERTED_SM3PWM23","description":"Inverted generated SM3PWM23 signal is used by the deadtime logic.","value":1},{"name":"SM3OUT23","description":"SWCOUT[SM3OUT23] is used by the deadtime logic.","value":2},{"name":"PWM3_EXTA","description":"PWM3_EXTA signal is used by the deadtime logic.","value":3}]}]},{"name":"MCTRL","description":"Master Control Register","addressOffset":392,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"LDOK","description":"Load Okay","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Do not load new values.","value":0},{"name":"ENABLED","description":"Load prescaler, modulus, and PWM values of the corresponding submodule.","value":1}]},{"name":"CLDOK","description":"Clear Load Okay","bitOffset":4,"bitWidth":4,"access":"read-write"},{"name":"RUN","description":"Run","bitOffset":8,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"PWM counter is stopped, but PWM outputs will hold the current state.","value":0},{"name":"ENABLED","description":"PWM counter is started in the corresponding submodule.","value":1}]},{"name":"IPOL","description":"Current Polarity","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"PWM23","description":"PWM23 is used to generate complementary PWM pair in the corresponding submodule.","value":0},{"name":"PWM45","description":"PWM45 is used to generate complementary PWM pair in the corresponding submodule.","value":1}]}]},{"name":"MCTRL2","description":"Master Control 2 Register","addressOffset":394,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"MONPLL","description":"Monitor PLL State","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOTLOCKED_DO_NOT_MON_PLL","description":"Not locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software.","value":0},{"name":"NOTLOCKED_MON_PLL","description":"Not locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems.","value":1},{"name":"LOCKED_DO_NOT_MON_PLL","description":"Locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software. These bits are write protected until the next reset.","value":2},{"name":"LOCKED_MON_PLL","description":"Locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems. These bits are write protected until the next reset.","value":3}]}]},{"name":"FCTRL0","description":"Fault Control Register","addressOffset":396,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"FIE","description":"Fault Interrupt Enables","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"FAULTx CPU interrupt requests disabled.","value":0},{"name":"ENABLED","description":"FAULTx CPU interrupt requests enabled.","value":1}]},{"name":"FSAFE","description":"Fault Safety Mode","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"NORMAL","description":"Normal mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL] without regard to the state of FSTS[FFPINx]. If neither FHALF nor FFULL is set then the fault condition cannot be cleared. The PWM outputs disabled by this fault input will not be re-enabled until the actual FAULTx input signal de-asserts since the fault input will combinationally disable the PWM outputs (as programmed in DISMAPn).","value":0},{"name":"SAFE","description":"Safe mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear and FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL]. If neither FHLAF nor FFULL is set, then the fault condition cannot be cleared.","value":1}]},{"name":"FAUTO","description":"Automatic Fault Clearing","bitOffset":8,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"MANUAL","description":"Manual fault clearing. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending the states of FSTS[FHALF] and FSTS[FFULL]. If neither FFULL nor FHALF is set, then the fault condition cannot be cleared. This is further controlled by FCTRL[FSAFE].","value":0},{"name":"AUTOMATIC","description":"Automatic fault clearing. PWM outputs disabled by this fault are enabled when FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL] without regard to the state of FSTS[FFLAGx]. If neither FFULL nor FHALF is set, then the fault condition cannot be cleared.","value":1}]},{"name":"FLVL","description":"Fault Level","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"LOGIC_0","description":"A logic 0 on the fault input indicates a fault condition.","value":0},{"name":"LOGIC_1","description":"A logic 1 on the fault input indicates a fault condition.","value":1}]}]},{"name":"FSTS0","description":"Fault Status Register","addressOffset":398,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"FFLAG","description":"Fault Flags","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"NO_FLAG","description":"No fault on the FAULTx pin.","value":0},{"name":"FLAG","description":"Fault on the FAULTx pin.","value":1}]},{"name":"FFULL","description":"Full Cycle","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"PWM_OUTPUTS_NOT_REENABLED","description":"PWM outputs are not re-enabled at the start of a full cycle","value":0},{"name":"PWM_OUTPUTS_REENABLED","description":"PWM outputs are re-enabled at the start of a full cycle","value":1}]},{"name":"FFPIN","description":"Filtered Fault Pins","bitOffset":8,"bitWidth":4,"access":"read-only"},{"name":"FHALF","description":"Half Cycle Fault Recovery","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"PWM_OUTPUTS_NOT_REENABLED","description":"PWM outputs are not re-enabled at the start of a half cycle.","value":0},{"name":"PWM_OUTPUTS_REENABLED","description":"PWM outputs are re-enabled at the start of a half cycle (as defined by VAL0).","value":1}]}]},{"name":"FFILT0","description":"Fault Filter Register","addressOffset":400,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"FILT_PER","description":"Fault Filter Period","bitOffset":0,"bitWidth":8,"access":"read-write"},{"name":"FILT_CNT","description":"Fault Filter Count","bitOffset":8,"bitWidth":3,"access":"read-write"},{"name":"GSTR","description":"Fault Glitch Stretch Enable","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Fault input glitch stretching is disabled.","value":0},{"name":"ENABLED","description":"Input fault signals will be stretched to at least 2 IPBus clock cycles.","value":1}]}]},{"name":"FTST0","description":"Fault Test Register","addressOffset":402,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"FTEST","description":"Fault Test","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_FAULT","description":"No fault","value":0},{"name":"FAULT","description":"Cause a simulated fault","value":1}]}]},{"name":"FCTRL20","description":"Fault Control 2 Register","addressOffset":404,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"NOCOMB","description":"No Combinational Path From Fault Input To PWM Output","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"ENABLED","description":"There is a combinational link from the fault inputs to the PWM outputs. The fault inputs are combined with the filtered and latched fault signals to disable the PWM outputs.","value":0},{"name":"DISABLED","description":"The direct combinational path from the fault inputs to the PWM outputs is disabled and the filtered and latched fault signals are used to disable the PWM outputs.","value":1}]}]}],"addressBlock":{"offset":"0","size":"0x196","usage":"registers"}}