<h2 id="Ncore3.6FSYS_SCB:2024w19-BlockingProgress:"><strong>Blocking Progress:</strong></h2><ol start="1"><li><p>N/A</p></li></ol><h2 id="Ncore3.6FSYS_SCB:2024w19-Highlights:"><strong>Highlights:</strong></h2><ul><li><p>No progress on addr manager improvement task. </p></li><li><p>Regression debugs </p></li></ul><h2 id="Ncore3.6FSYS_SCB:2024w19-Activities:"><strong>Activities:</strong></h2><ol start="1"><li><p><strong>Mem Consistency Checker</strong></p><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14435" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14435?src=confmacro" class="jira-issue-key">CONC-14435</a>
                            </span>
  </p><ol start="1"><li><p>IOAIU snoop data matching logic is hitting a corner case issue. Snoop data packets of 2 transactions were being interchanged causing data mismatch in memory checker. </p></li><li><p>Ran extensive regressions before checking in, because the change was in core logic.</p></li><li><p>While regressing this fix, found a separate mem checker issue and fixed that as well.</p></li></ol></li></ol></li><li><p><strong>FSYS_SCB</strong>:</p><ol start="1"><li><p> 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14403" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14403?src=confmacro" class="jira-issue-key">CONC-14403</a>
                            </span>
 </p><ol start="1"><li><p>DVM txn related fix in scoreboard.</p></li></ol></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14406" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14406?src=confmacro" class="jira-issue-key">CONC-14406</a>
                            </span>
</p><ol start="1"><li><p>Update in CmdReq matching logic. Ran extensive regression before checkin in the code since fix was in core logic. </p></li></ol></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13846" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13846?src=confmacro" class="jira-issue-key">CONC-13846</a>
                            </span>
 </p><ol start="1"><li><p>This is due to a known issue in CmdReq matching when younger txn passes older txn in IOAIU RTL and both txns have same attributes. This scenarios can’t be predicted by DV and hence can’t be fixed. </p></li><li><p>Jira was evaluated to confirm the stimulus is correct and then closed as can’t be fixed.</p></li></ol></li></ol></li><li><p><strong>Addr Manager</strong></p><ol start="1"><li><p>Regression JIRAs and debug put this task on hold. I however have enough activities planned for next few weeks in the Jira : <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14119" rel="nofollow">CONC-14119</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca831" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca831?ref=confluence" target="_blank" data-linked-resource-id="786785" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kavish Shah</a> :</p><ol start="1"><li><p>Kavish started working on the assigned JIRAs: <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14280" rel="nofollow">CONC-14280</a>, <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-14346" rel="nofollow">CONC-14346</a>, code cleanup for multiplr timers in addr_mgr file.</p></li></ol></li></ol></li><li><p><strong>DV Improvements</strong></p><ol start="1"><li><p>No update</p></li></ol></li><li><p><strong>Sequence reusability</strong></p><ol start="1"><li><p>This task is on hold. Naveen will find alternate owners to complete the left over sub-tasks.</p></li></ol></li></ol>