Analysis & Synthesis Status : Successful - Sat Apr 02 21:40:40 2022
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : seven_segment
Top-level Entity Name : seven_segment
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 7
    Dedicated logic registers : 0
Total registers : 0
Total pins : 11
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
