Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  1 15:52:22 2019
| Host         : DESKTOP-U1OB0E7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2305 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[5]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5277 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.614        0.000                      0                   33        0.262        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.614        0.000                      0                   33        0.262        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 2.055ns (46.877%)  route 2.329ns (53.123%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.368     4.527    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.379     4.906 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.937     5.843    clk_gen/count2[5]
    SLICE_X45Y42         LUT4 (Prop_lut4_I3_O)        0.119     5.962 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.240     6.202    clk_gen/count20_carry_i_8_n_1
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.267     6.469 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.152     7.621    clk_gen/count20_carry_i_4_n_1
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.105     7.726 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.726    clk_gen/count2_0[4]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.058 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.058    clk_gen/count20_carry_n_1
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    clk_gen/count20_carry__0_n_1
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.254    clk_gen/count20_carry__1_n_1
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.352    clk_gen/count20_carry__2_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.450 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.450    clk_gen/count20_carry__3_n_1
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.548 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.548    clk_gen/count20_carry__4_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.646 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.646    clk_gen/count20_carry__5_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.911 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.911    clk_gen/count20_carry__6_n_7
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.260    14.260    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.241    14.501    
                         clock uncertainty           -0.035    14.466    
    SLICE_X44Y47         FDRE (Setup_fdre_C_D)        0.059    14.525    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.990ns (46.077%)  route 2.329ns (53.923%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.368     4.527    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.379     4.906 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.937     5.843    clk_gen/count2[5]
    SLICE_X45Y42         LUT4 (Prop_lut4_I3_O)        0.119     5.962 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.240     6.202    clk_gen/count20_carry_i_8_n_1
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.267     6.469 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.152     7.621    clk_gen/count20_carry_i_4_n_1
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.105     7.726 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.726    clk_gen/count2_0[4]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.058 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.058    clk_gen/count20_carry_n_1
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    clk_gen/count20_carry__0_n_1
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.254    clk_gen/count20_carry__1_n_1
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.352    clk_gen/count20_carry__2_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.450 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.450    clk_gen/count20_carry__3_n_1
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.548 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.548    clk_gen/count20_carry__4_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.646 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.646    clk_gen/count20_carry__5_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.846 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.846    clk_gen/count20_carry__6_n_6
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.260    14.260    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.241    14.501    
                         clock uncertainty           -0.035    14.466    
    SLICE_X44Y47         FDRE (Setup_fdre_C_D)        0.059    14.525    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.971ns (45.839%)  route 2.329ns (54.161%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.368     4.527    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.379     4.906 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.937     5.843    clk_gen/count2[5]
    SLICE_X45Y42         LUT4 (Prop_lut4_I3_O)        0.119     5.962 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.240     6.202    clk_gen/count20_carry_i_8_n_1
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.267     6.469 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.152     7.621    clk_gen/count20_carry_i_4_n_1
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.105     7.726 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.726    clk_gen/count2_0[4]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.058 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.058    clk_gen/count20_carry_n_1
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    clk_gen/count20_carry__0_n_1
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.254    clk_gen/count20_carry__1_n_1
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.352    clk_gen/count20_carry__2_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.450 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.450    clk_gen/count20_carry__3_n_1
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.548 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.548    clk_gen/count20_carry__4_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.646 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.646    clk_gen/count20_carry__5_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.827 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.827    clk_gen/count20_carry__6_n_8
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.260    14.260    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.241    14.501    
                         clock uncertainty           -0.035    14.466    
    SLICE_X44Y47         FDRE (Setup_fdre_C_D)        0.059    14.525    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.957ns (45.662%)  route 2.329ns (54.338%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.368     4.527    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.379     4.906 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.937     5.843    clk_gen/count2[5]
    SLICE_X45Y42         LUT4 (Prop_lut4_I3_O)        0.119     5.962 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.240     6.202    clk_gen/count20_carry_i_8_n_1
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.267     6.469 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.152     7.621    clk_gen/count20_carry_i_4_n_1
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.105     7.726 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.726    clk_gen/count2_0[4]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.058 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.058    clk_gen/count20_carry_n_1
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    clk_gen/count20_carry__0_n_1
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.254    clk_gen/count20_carry__1_n_1
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.352    clk_gen/count20_carry__2_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.450 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.450    clk_gen/count20_carry__3_n_1
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.548 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.548    clk_gen/count20_carry__4_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.813 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.813    clk_gen/count20_carry__5_n_7
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.260    14.260    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.241    14.501    
                         clock uncertainty           -0.035    14.466    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)        0.059    14.525    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.952ns (45.599%)  route 2.329ns (54.401%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.368     4.527    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.379     4.906 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.937     5.843    clk_gen/count2[5]
    SLICE_X45Y42         LUT4 (Prop_lut4_I3_O)        0.119     5.962 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.240     6.202    clk_gen/count20_carry_i_8_n_1
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.267     6.469 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.152     7.621    clk_gen/count20_carry_i_4_n_1
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.105     7.726 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.726    clk_gen/count2_0[4]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.058 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.058    clk_gen/count20_carry_n_1
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    clk_gen/count20_carry__0_n_1
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.254    clk_gen/count20_carry__1_n_1
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.352    clk_gen/count20_carry__2_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.450 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.450    clk_gen/count20_carry__3_n_1
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.548 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.548    clk_gen/count20_carry__4_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.808 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.808    clk_gen/count20_carry__5_n_5
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.260    14.260    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.241    14.501    
                         clock uncertainty           -0.035    14.466    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)        0.059    14.525    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.892ns (44.825%)  route 2.329ns (55.175%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.368     4.527    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.379     4.906 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.937     5.843    clk_gen/count2[5]
    SLICE_X45Y42         LUT4 (Prop_lut4_I3_O)        0.119     5.962 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.240     6.202    clk_gen/count20_carry_i_8_n_1
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.267     6.469 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.152     7.621    clk_gen/count20_carry_i_4_n_1
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.105     7.726 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.726    clk_gen/count2_0[4]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.058 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.058    clk_gen/count20_carry_n_1
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    clk_gen/count20_carry__0_n_1
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.254    clk_gen/count20_carry__1_n_1
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.352    clk_gen/count20_carry__2_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.450 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.450    clk_gen/count20_carry__3_n_1
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.548 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.548    clk_gen/count20_carry__4_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.748 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.748    clk_gen/count20_carry__5_n_6
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.260    14.260    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.241    14.501    
                         clock uncertainty           -0.035    14.466    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)        0.059    14.525    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.873ns (44.576%)  route 2.329ns (55.424%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.368     4.527    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.379     4.906 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.937     5.843    clk_gen/count2[5]
    SLICE_X45Y42         LUT4 (Prop_lut4_I3_O)        0.119     5.962 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.240     6.202    clk_gen/count20_carry_i_8_n_1
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.267     6.469 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.152     7.621    clk_gen/count20_carry_i_4_n_1
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.105     7.726 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.726    clk_gen/count2_0[4]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.058 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.058    clk_gen/count20_carry_n_1
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    clk_gen/count20_carry__0_n_1
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.254    clk_gen/count20_carry__1_n_1
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.352    clk_gen/count20_carry__2_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.450 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.450    clk_gen/count20_carry__3_n_1
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.548 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.548    clk_gen/count20_carry__4_n_1
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.729 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.729    clk_gen/count20_carry__5_n_8
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.260    14.260    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.241    14.501    
                         clock uncertainty           -0.035    14.466    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)        0.059    14.525    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 1.859ns (44.391%)  route 2.329ns (55.610%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.368     4.527    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.379     4.906 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.937     5.843    clk_gen/count2[5]
    SLICE_X45Y42         LUT4 (Prop_lut4_I3_O)        0.119     5.962 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.240     6.202    clk_gen/count20_carry_i_8_n_1
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.267     6.469 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.152     7.621    clk_gen/count20_carry_i_4_n_1
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.105     7.726 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.726    clk_gen/count2_0[4]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.058 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.058    clk_gen/count20_carry_n_1
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    clk_gen/count20_carry__0_n_1
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.254    clk_gen/count20_carry__1_n_1
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.352    clk_gen/count20_carry__2_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.450 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.450    clk_gen/count20_carry__3_n_1
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.715 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.715    clk_gen/count20_carry__4_n_7
    SLICE_X44Y45         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.260    14.260    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.241    14.501    
                         clock uncertainty           -0.035    14.466    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.059    14.525    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.854ns (44.324%)  route 2.329ns (55.676%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.368     4.527    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.379     4.906 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.937     5.843    clk_gen/count2[5]
    SLICE_X45Y42         LUT4 (Prop_lut4_I3_O)        0.119     5.962 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.240     6.202    clk_gen/count20_carry_i_8_n_1
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.267     6.469 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.152     7.621    clk_gen/count20_carry_i_4_n_1
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.105     7.726 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.726    clk_gen/count2_0[4]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.058 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.058    clk_gen/count20_carry_n_1
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    clk_gen/count20_carry__0_n_1
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.254    clk_gen/count20_carry__1_n_1
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.352    clk_gen/count20_carry__2_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.450 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.450    clk_gen/count20_carry__3_n_1
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.710 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.710    clk_gen/count20_carry__4_n_5
    SLICE_X44Y45         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.260    14.260    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.241    14.501    
                         clock uncertainty           -0.035    14.466    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.059    14.525    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.794ns (43.514%)  route 2.329ns (56.486%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.368     4.527    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.379     4.906 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.937     5.843    clk_gen/count2[5]
    SLICE_X45Y42         LUT4 (Prop_lut4_I3_O)        0.119     5.962 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.240     6.202    clk_gen/count20_carry_i_8_n_1
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.267     6.469 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.152     7.621    clk_gen/count20_carry_i_4_n_1
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.105     7.726 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.726    clk_gen/count2_0[4]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.058 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.058    clk_gen/count20_carry_n_1
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.156 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.156    clk_gen/count20_carry__0_n_1
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.254 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.254    clk_gen/count20_carry__1_n_1
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.352 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.352    clk_gen/count20_carry__2_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.450 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.450    clk_gen/count20_carry__3_n_1
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.650 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.650    clk_gen/count20_carry__4_n_6
    SLICE_X44Y45         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.260    14.260    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.241    14.501    
                         clock uncertainty           -0.035    14.466    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.059    14.525    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  5.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.167     1.754    clk_gen/count2[0]
    SLICE_X45Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    clk_gen/count2[0]_i_1_n_1
    SLICE_X45Y42         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y42         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.001%)  route 0.179ns (48.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.179     1.766    clk_gen/clk_5KHz_reg_0
    SLICE_X45Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.811 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.811    clk_gen/clk_5KHz_i_1_n_1
    SLICE_X45Y40         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.128     1.716    clk_gen/count2[15]
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.827    clk_gen/count20_carry__2_n_6
    SLICE_X44Y43         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.961    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.128     1.715    clk_gen/count2[7]
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.826    clk_gen/count20_carry__0_n_6
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X44Y41         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.129     1.717    clk_gen/count2[23]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.828    clk_gen/count20_carry__4_n_6
    SLICE_X44Y45         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.961    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.448    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.129     1.718    clk_gen/count2[31]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.829    clk_gen/count20_carry__6_n_6
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.835     1.962    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X44Y47         FDRE (Hold_fdre_C_D)         0.105     1.553    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.252ns (65.730%)  route 0.131ns (34.270%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.131     1.719    clk_gen/count2[3]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.830    clk_gen/count20_carry_n_6
    SLICE_X44Y40         FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.288ns (68.854%)  route 0.130ns (31.146%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.130     1.717    clk_gen/count2[0]
    SLICE_X44Y40         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.864 r  clk_gen/count20_carry/O[0]
                         net (fo=1, routed)           0.000     1.864    clk_gen/count20_carry_n_8
    SLICE_X44Y40         FDRE                                         r  clk_gen/count2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  clk_gen/count2_reg[1]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.105     1.567    clk_gen/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.285ns (68.989%)  route 0.128ns (31.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.128     1.716    clk_gen/count2[15]
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.860 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.860    clk_gen/count20_carry__2_n_5
    SLICE_X44Y43         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.961    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.285ns (68.989%)  route 0.128ns (31.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.128     1.715    clk_gen/count2[7]
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.859 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.859    clk_gen/count20_carry__0_n_5
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X44Y41         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y40   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y42   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y42   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y42   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y42   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y43   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y43   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y43   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y43   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y44   clk_gen/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y44   clk_gen/count2_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y44   clk_gen/count2_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   clk_gen/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y44   clk_gen/count2_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y45   clk_gen/count2_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y45   clk_gen/count2_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y45   clk_gen/count2_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y45   clk_gen/count2_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   clk_gen/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   clk_gen/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   clk_gen/count2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y44   clk_gen/count2_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y44   clk_gen/count2_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y44   clk_gen/count2_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y44   clk_gen/count2_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y45   clk_gen/count2_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y45   clk_gen/count2_reg[22]/C



