Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_feistel_cbc_encrypt_behav xil_defaultlib.tb_feistel_cbc_encrypt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 1024 for port 'key_in' [D:/Chaos_Based_Symmetric_Image_Encryption/Feistel_block/Feistel_block.srcs/sim_1/new/tb_feistel_cbc_encrypt.v:54]
WARNING: [VRFC 10-3091] actual bit length 1024 differs from formal bit length 128 for port 'key_in' [D:/Chaos_Based_Symmetric_Image_Encryption/Feistel_block/Feistel_block.srcs/sources_1/new/feistel_encrypt_cbc.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_schedule_5r
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.f_round
Compiling module xil_defaultlib.feistel_encrypt_default
Compiling module xil_defaultlib.feistel_cbc_encrypt(KEY_SIZE=128...
Compiling module xil_defaultlib.tb_feistel_cbc_encrypt
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_feistel_cbc_encrypt_behav
