<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/MCA/InstrBuilder.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_cb45c0f3679d3f959ecd5a490a86aa87.html">MCA</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">InstrBuilder.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="InstrBuilder_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===--------------------- InstrBuilder.cpp ---------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This file implements the InstrBuilder interface.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstrBuilder_8h.html">llvm/MCA/InstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="WithColor_8h.html">llvm/Support/WithColor.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="InstrBuilder_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   22</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;llvm-mca&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span>mca {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1InstrBuilder.html#a85a027a40d7beea9b6f2918558e25e81">   27</a></span>&#160;InstrBuilder::InstrBuilder(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a> &amp;sti,</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a> &amp;mcii,</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a> &amp;mri,</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html">llvm::MCInstrAnalysis</a> *mcia)</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    : STI(sti), MCII(mcii), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(mri), MCIA(mcia), FirstCallInst(<a class="code" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>),</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;      FirstReturnInst(<a class="code" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>) {</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">getSchedModel</a>();</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  ProcResourceMasks.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">resize</a>(SM.<a class="code" href="structllvm_1_1MCSchedModel.html#a5268bc4b5673e84a8f75df74b024d374">getNumProcResourceKinds</a>());</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="namespacellvm_1_1mca.html#ae1d3c5a1f43dcec43774a3767b41e447">computeProcResourceMasks</a>(STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">getSchedModel</a>(), ProcResourceMasks);</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1mca.html#a65c7a8ebc9a13366a19e1573563cbe0c">   38</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1mca.html#a65c7a8ebc9a13366a19e1573563cbe0c">initializeUsedResources</a>(<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a> &amp;<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;SCDesc,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint64_t&gt;</a> ProcResourceMasks) {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">getSchedModel</a>();</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="comment">// Populate resources consumed.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">using</span> ResourcePlusCycles = std::pair&lt;uint64_t, ResourceUsage&gt;;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  std::vector&lt;ResourcePlusCycles&gt; Worklist;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="comment">// Track cycles contributed by resources that are in a &quot;Super&quot; relationship.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="comment">// This is required if we want to correctly match the behavior of method</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="comment">// SubtargetEmitter::ExpandProcResource() in Tablegen. When computing the set</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="comment">// of &quot;consumed&quot; processor resources and resource cycles, the logic in</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// ExpandProcResource() doesn&#39;t update the number of resource cycles</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="comment">// contributed by a &quot;Super&quot; resource to a group.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="comment">// We need to take this into account when we find that a processor resource is</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">// part of a group, and it is also used as the &quot;Super&quot; of other resources.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="comment">// This map stores the number of cycles contributed by sub-resources that are</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="comment">// part of a &quot;Super&quot; resource. The key value is the &quot;Super&quot; resource mask ID.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;uint64_t, unsigned&gt;</a> SuperResources;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordtype">unsigned</span> NumProcResources = SM.<a class="code" href="structllvm_1_1MCSchedModel.html#a5268bc4b5673e84a8f75df74b024d374">getNumProcResourceKinds</a>();</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> Buffers(NumProcResources, 0);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">bool</span> AllInOrderResources = <span class="keyword">true</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordtype">bool</span> AnyDispatchHazards = <span class="keyword">false</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = SCDesc.<a class="code" href="structllvm_1_1MCSchedClassDesc.html#abcbad6df7e8d8c64c9944310967daac2">NumWriteProcResEntries</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *PRE = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0889f5abf71c45b0610d3fa148986eaf">getWriteProcResBegin</a>(&amp;SCDesc) + <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> &amp;PR = *SM.<a class="code" href="structllvm_1_1MCSchedModel.html#ad57c6f52887935df66e0892864e659b4">getProcResource</a>(PRE-&gt;<a class="code" href="structllvm_1_1MCWriteProcResEntry.html#a5b56c5798d986e65e63809fb808d75fa">ProcResourceIdx</a>);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">if</span> (!PRE-&gt;<a class="code" href="structllvm_1_1MCWriteProcResEntry.html#ae5133ad2a76c4d1c5262d925542ea58f">Cycles</a>) {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;      <a class="code" href="classllvm_1_1WithColor.html#a237ad6eae22f6b2746a542c02d309a5b">WithColor::warning</a>()</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;          &lt;&lt; <span class="stringliteral">&quot;Ignoring invalid write of zero cycles on processor resource &quot;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;          &lt;&lt; PR.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a51dc4747a7d39650884bcf19daaf5f54">Name</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <a class="code" href="classllvm_1_1WithColor.html#ab5313a760f20fc53b44cc8dbabfd1ae1">WithColor::note</a>() &lt;&lt; <span class="stringliteral">&quot;found in scheduling class &quot;</span> &lt;&lt; SCDesc.<a class="code" href="structllvm_1_1MCSchedClassDesc.html#ae31b059b2a720d51c88a426539fa798c">Name</a></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; (write index #&quot;</span> &lt;&lt; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = ProcResourceMasks[PRE-&gt;<a class="code" href="structllvm_1_1MCWriteProcResEntry.html#a5b56c5798d986e65e63809fb808d75fa">ProcResourceIdx</a>];</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">if</span> (PR.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a> &lt; 0) {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      AllInOrderResources = <span class="keyword">false</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      Buffers.<a class="code" href="classllvm_1_1APInt.html#a33f9f862dca8ee0f23bff5941bf433d8">setBit</a>(<a class="code" href="namespacellvm_1_1mca.html#ae652ac0aafced9e7ef6249d3b4e50171">getResourceStateIndex</a>(Mask));</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      AnyDispatchHazards |= (PR.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a> == 0);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      AllInOrderResources &amp;= (PR.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a> &lt;= 1);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="classllvm_1_1mca_1_1CycleSegment.html">CycleSegment</a> RCy(0, PRE-&gt;<a class="code" href="structllvm_1_1MCWriteProcResEntry.html#ae5133ad2a76c4d1c5262d925542ea58f">Cycles</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    Worklist.emplace_back(ResourcePlusCycles(Mask, <a class="code" href="structllvm_1_1mca_1_1ResourceUsage.html">ResourceUsage</a>(RCy)));</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordflow">if</span> (PR.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a941f60ecfffd9b460f095636ab0eb96a">SuperIdx</a>) {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      uint64_t Super = ProcResourceMasks[PR.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a941f60ecfffd9b460f095636ab0eb96a">SuperIdx</a>];</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      SuperResources[Super] += PRE-&gt;<a class="code" href="structllvm_1_1MCWriteProcResEntry.html#ae5133ad2a76c4d1c5262d925542ea58f">Cycles</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    }</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  }</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a8a0e7fbae12294acd2f117633b0bf853">MustIssueImmediately</a> = AllInOrderResources &amp;&amp; AnyDispatchHazards;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// Sort elements by mask popcount, so that we prioritize resource units over</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">// resource groups, and smaller groups over larger groups.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="namespacellvm.html#a74cdbd1e4f731e7d7cd83461b8b1de0b">sort</a>(Worklist, [](<span class="keyword">const</span> ResourcePlusCycles &amp;A, <span class="keyword">const</span> ResourcePlusCycles &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordtype">unsigned</span> popcntA = <a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(A.first);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordtype">unsigned</span> popcntB = <a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(B.first);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">if</span> (popcntA &lt; popcntB)</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">if</span> (popcntA &gt; popcntB)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">return</span> A.first &lt; B.first;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  });</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  uint64_t UsedResourceUnits = 0;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  uint64_t UsedResourceGroups = 0;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">// Remove cycles contributed by smaller resources.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Worklist.size(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    ResourcePlusCycles &amp;A = Worklist[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">if</span> (!A.second.size()) {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(A.first) &gt; 1 &amp;&amp; <span class="stringliteral">&quot;Expected a group!&quot;</span>);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      UsedResourceGroups |= <a class="code" href="namespacellvm.html#a630d5053a373472934b2af60d6551107">PowerOf2Floor</a>(A.first);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    }</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a6cf9e62b0ff123f79b171ed4a183d4ca">Resources</a>.emplace_back(A);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    uint64_t NormalizedMask = A.first;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(A.first) == 1) {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      UsedResourceUnits |= A.first;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="comment">// Remove the leading 1 from the resource group mask.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      NormalizedMask ^= <a class="code" href="namespacellvm.html#a630d5053a373472934b2af60d6551107">PowerOf2Floor</a>(NormalizedMask);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      UsedResourceGroups |= (A.first ^ NormalizedMask);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    }</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> J = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1; J &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++J) {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      ResourcePlusCycles &amp;B = Worklist[J];</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">if</span> ((NormalizedMask &amp; B.first) == NormalizedMask) {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        B.second.CS.subtract(A.second.size() - SuperResources[A.first]);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(B.first) &gt; 1)</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;          B.second.NumUnits++;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">// A SchedWrite may specify a number of cycles in which a resource group</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// is reserved. For example (on target x86; cpu Haswell):</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">//  SchedWriteRes&lt;[HWPort0, HWPort1, HWPort01]&gt; {</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">//    let ResourceCycles = [2, 2, 3];</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">//  }</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// This means:</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">// Resource units HWPort0 and HWPort1 are both used for 2cy.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// Resource group HWPort01 is the union of HWPort0 and HWPort1.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">// Since this write touches both HWPort0 and HWPort1 for 2cy, HWPort01</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// will not be usable for 2 entire cycles from instruction issue.</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">// On top of those 2cy, SchedWriteRes explicitly specifies an extra latency</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// of 3 cycles for HWPort01. This tool assumes that the 3cy latency is an</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">// extra delay on top of the 2 cycles latency.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// During those extra cycles, HWPort01 is not usable by other instructions.</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">for</span> (ResourcePlusCycles &amp;RPC : ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a6cf9e62b0ff123f79b171ed4a183d4ca">Resources</a>) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(RPC.first) &gt; 1 &amp;&amp; !RPC.second.isReserved()) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <span class="comment">// Remove the leading 1 from the resource group mask.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = RPC.first ^ <a class="code" href="namespacellvm.html#a630d5053a373472934b2af60d6551107">PowerOf2Floor</a>(RPC.first);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keywordflow">if</span> ((Mask &amp; UsedResourceUnits) == Mask)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        RPC.second.setReserved();</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    }</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">// Identify extra buffers that are consumed through super resources.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> std::pair&lt;uint64_t, unsigned&gt; &amp;SR : SuperResources) {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, E = NumProcResources; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> &amp;PR = *SM.<a class="code" href="structllvm_1_1MCSchedModel.html#ad57c6f52887935df66e0892864e659b4">getProcResource</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="keywordflow">if</span> (PR.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a> == -1)</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = ProcResourceMasks[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      <span class="keywordflow">if</span> (Mask != SR.first &amp;&amp; ((Mask &amp; SR.first) == SR.first))</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        Buffers.<a class="code" href="classllvm_1_1APInt.html#a33f9f862dca8ee0f23bff5941bf433d8">setBit</a>(<a class="code" href="namespacellvm_1_1mca.html#ae652ac0aafced9e7ef6249d3b4e50171">getResourceStateIndex</a>(Mask));</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    }</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a826bdff22022a58abadf86305144f761">UsedBuffers</a> = Buffers.<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a239088652837212df1f700226d0eba09">UsedProcResUnits</a> = UsedResourceUnits;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a0b13d0f1136c747a8b2fa3f1e387ae3d">UsedProcResGroups</a> = UsedResourceGroups;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> std::pair&lt;uint64_t, ResourceUsage&gt; &amp;R : ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a6cf9e62b0ff123f79b171ed4a183d4ca">Resources</a>)</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\tResource Mask=&quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#a90c017a4d672e046b7e98f67edf082ec">format_hex</a>(R.first, 16) &lt;&lt; <span class="stringliteral">&quot;, &quot;</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;Reserved=&quot;</span> &lt;&lt; R.second.isReserved() &lt;&lt; <span class="stringliteral">&quot;, &quot;</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;#Units=&quot;</span> &lt;&lt; R.second.NumUnits &lt;&lt; <span class="stringliteral">&quot;, &quot;</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;cy=&quot;</span> &lt;&lt; R.second.size() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    uint64_t BufferIDs = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a826bdff22022a58abadf86305144f761">UsedBuffers</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">while</span> (BufferIDs) {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      uint64_t Current = BufferIDs &amp; (-BufferIDs);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\tBuffer Mask=&quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#a90c017a4d672e046b7e98f67edf082ec">format_hex</a>(Current, 16) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      BufferIDs ^= Current;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\t Used Units=&quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#a90c017a4d672e046b7e98f67edf082ec">format_hex</a>(ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a239088652837212df1f700226d0eba09">UsedProcResUnits</a>, 16) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\tUsed Groups=&quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#a90c017a4d672e046b7e98f67edf082ec">format_hex</a>(ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a0b13d0f1136c747a8b2fa3f1e387ae3d">UsedProcResGroups</a>, 16)</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;           &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  });</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="namespacellvm_1_1mca.html#a1469ef594a4f1eb751930308377a1824">  203</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1mca.html#a1469ef594a4f1eb751930308377a1824">computeMaxLatency</a>(<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a> &amp;<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCDesc,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                              <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;SCDesc,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordflow">if</span> (MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aae1b2a98bb0ec92da21fc3ddf683ca71">isCall</a>()) {</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">// We cannot estimate how long this call will take.</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">// Artificially set an arbitrarily high latency (100cy).</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#aa31c647efebb96fb8fd32c9cf7c4344a">MaxLatency</a> = 100U;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  }</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> = <a class="code" href="structllvm_1_1MCSchedModel.html#a87b307b08bc0acbbf95fab6bca87983c">MCSchedModel::computeInstrLatency</a>(STI, SCDesc);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">// If latency is unknown, then conservatively assume a MaxLatency of 100cy.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#aa31c647efebb96fb8fd32c9cf7c4344a">MaxLatency</a> = Latency &lt; 0 ? 100U : static_cast&lt;unsigned&gt;(<a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="namespacellvm_1_1mca.html#aef788a4cb082ca5268ed346517eede15">  218</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1Error.html">Error</a> <a class="code" href="namespacellvm_1_1mca.html#aef788a4cb082ca5268ed346517eede15">verifyOperands</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCDesc, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MCI) {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">// Count register definitions, and skip non register operands in the process.</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordtype">unsigned</span> NumExplicitDefs = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">for</span> (I = 0, E = MCI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>(); NumExplicitDefs &amp;&amp; I &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MCI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(I);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>())</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      --NumExplicitDefs;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  }</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keywordflow">if</span> (NumExplicitDefs) {</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">return</span> make_error&lt;InstructionError&lt;MCInst&gt;&gt;(</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <span class="stringliteral">&quot;Expected more register operand definitions.&quot;</span>, MCI);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  }</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">if</span> (MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a32e10f6539cad5809d0d09d3a8d41b62">hasOptionalDef</a>()) {</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="comment">// Always assume that the optional definition is the last operand.</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MCI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - 1);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">if</span> (I == MCI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() || !Op.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      std::string Message =</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;          <span class="stringliteral">&quot;expected a register operand for an optional definition. Instruction &quot;</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;          <span class="stringliteral">&quot;has not been correctly analyzed.&quot;</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <span class="keywordflow">return</span> make_error&lt;InstructionError&lt;MCInst&gt;&gt;(Message, MCI);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  }</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ErrorSuccess.html">ErrorSuccess</a>();</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="keywordtype">void</span> InstrBuilder::populateWrites(<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a> &amp;<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MCI,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                  <span class="keywordtype">unsigned</span> SchedClassID) {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCDesc = MCII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(MCI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">getSchedModel</a>();</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;SCDesc = *SM.<a class="code" href="structllvm_1_1MCSchedModel.html#ae84985c514afb246e14c45a0280e3f90">getSchedClassDesc</a>(SchedClassID);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">// Assumptions made by this algorithm:</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="comment">//  1. The number of explicit and implicit register definitions in a MCInst</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="comment">//     matches the number of explicit and implicit definitions according to</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="comment">//     the opcode descriptor (MCInstrDesc).</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="comment">//  2. Uses start at index #(MCDesc.getNumDefs()).</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">//  3. There can only be a single optional register definition, an it is</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">//     always the last operand of the sequence (excluding extra operands</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="comment">//     contributed by variadic opcodes).</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="comment">// These assumptions work quite well for most out-of-order in-tree targets</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">// like x86. This is mainly because the vast majority of instructions is</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">// expanded to MCInst using a straightforward lowering logic that preserves</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">// the ordering of the operands.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">// About assumption 1.</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="comment">// The algorithm allows non-register operands between register operand</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="comment">// definitions. This helps to handle some special ARM instructions with</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// implicit operand increment (-mtriple=armv7):</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">// vld1.32  {d18, d19}, [r1]!  @ &lt;MCInst #1463 VLD1q32wb_fixed</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">//                             @  &lt;MCOperand Reg:59&gt;</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">//                             @  &lt;MCOperand Imm:0&gt;     (!!)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">//                             @  &lt;MCOperand Reg:67&gt;</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">//                             @  &lt;MCOperand Imm:0&gt;</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">//                             @  &lt;MCOperand Imm:14&gt;</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="comment">//                             @  &lt;MCOperand Reg:0&gt;&gt;</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">// MCDesc reports:</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">//  6 explicit operands.</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">//  1 optional definition</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">//  2 explicit definitions (!!)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="comment">// The presence of an &#39;Imm&#39; operand between the two register definitions</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="comment">// breaks the assumption that &quot;register definitions are always at the</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="comment">// beginning of the operand sequence&quot;.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// To workaround this issue, this algorithm ignores (i.e. skips) any</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">// non-register operands between register definitions.  The optional</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// definition is still at index #(NumOperands-1).</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">// According to assumption 2. register reads start at #(NumExplicitDefs-1).</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="comment">// That means, register R1 from the example is both read and written.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordtype">unsigned</span> NumExplicitDefs = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordtype">unsigned</span> NumImplicitDefs = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a4d552e7a12376c31c2ac90ee9deb3355">getNumImplicitDefs</a>();</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordtype">unsigned</span> NumWriteLatencyEntries = SCDesc.<a class="code" href="structllvm_1_1MCSchedClassDesc.html#a5eaebfb37c3f693c9b1644c38969d4c9">NumWriteLatencyEntries</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordtype">unsigned</span> TotalDefs = NumExplicitDefs + NumImplicitDefs;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">if</span> (MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a32e10f6539cad5809d0d09d3a8d41b62">hasOptionalDef</a>())</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    TotalDefs++;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordtype">unsigned</span> NumVariadicOps = MCI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() - MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>();</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#ad4033eb9a420daeadd51d5a59e2133ed">Writes</a>.resize(TotalDefs + NumVariadicOps);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="comment">// Iterate over the operands list, and skip non-register operands.</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="comment">// The first NumExplicitDefs register operands are expected to be register</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="comment">// definitions.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordtype">unsigned</span> CurrentDef = 0;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordtype">unsigned</span> i = 0;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">for</span> (; i &lt; MCI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() &amp;&amp; CurrentDef &lt; NumExplicitDefs; ++i) {</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MCI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(i);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>())</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html">WriteDescriptor</a> &amp;Write = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#ad4033eb9a420daeadd51d5a59e2133ed">Writes</a>[CurrentDef];</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#adf8897d13affd7fe8d553cbac2f1fe32">OpIndex</a> = i;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">if</span> (CurrentDef &lt; NumWriteLatencyEntries) {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> &amp;WLE =</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;          *STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ab5c894b844ecc7efdb7c932d351a320c">getWriteLatencyEntry</a>(&amp;SCDesc, CurrentDef);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="comment">// Conservatively default to MaxLatency.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a8de404417bcfb7dbc20c0e779e0696cd">Latency</a> =</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;          WLE.<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#acb109cb600fa4c75a40124a9dafd85cc">Cycles</a> &lt; 0 ? ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#aa31c647efebb96fb8fd32c9cf7c4344a">MaxLatency</a> : <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(WLE.<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#acb109cb600fa4c75a40124a9dafd85cc">Cycles</a>);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a010626db4b7d0e8e3ee7b8f7bc1a2fb2">SClassOrWriteResourceID</a> = WLE.<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#a1f528c20ab89b1480b820d3001a10a8f">WriteResourceID</a>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <span class="comment">// Assign a default latency for this write.</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a8de404417bcfb7dbc20c0e779e0696cd">Latency</a> = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#aa31c647efebb96fb8fd32c9cf7c4344a">MaxLatency</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a010626db4b7d0e8e3ee7b8f7bc1a2fb2">SClassOrWriteResourceID</a> = 0;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    }</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a0fa3470e3784543f80ff53115180da71">IsOptionalDef</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\t[Def]    OpIdx=&quot;</span> &lt;&lt; Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#adf8897d13affd7fe8d553cbac2f1fe32">OpIndex</a></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;, Latency=&quot;</span> &lt;&lt; Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a8de404417bcfb7dbc20c0e779e0696cd">Latency</a></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;, WriteResourceID=&quot;</span> &lt;&lt; Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a010626db4b7d0e8e3ee7b8f7bc1a2fb2">SClassOrWriteResourceID</a> &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    });</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    CurrentDef++;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CurrentDef == NumExplicitDefs &amp;&amp;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;         <span class="stringliteral">&quot;Expected more register operand definitions.&quot;</span>);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">for</span> (CurrentDef = 0; CurrentDef &lt; NumImplicitDefs; ++CurrentDef) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = NumExplicitDefs + CurrentDef;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html">WriteDescriptor</a> &amp;Write = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#ad4033eb9a420daeadd51d5a59e2133ed">Writes</a>[<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>];</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#adf8897d13affd7fe8d553cbac2f1fe32">OpIndex</a> = ~CurrentDef;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a1370b07f89f8accce6e1c2a26ebfca68">RegisterID</a> = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a638a56bb5f6e95769be4299d90076855">getImplicitDefs</a>()[CurrentDef];</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="keywordflow">if</span> (Index &lt; NumWriteLatencyEntries) {</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> &amp;WLE =</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;          *STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ab5c894b844ecc7efdb7c932d351a320c">getWriteLatencyEntry</a>(&amp;SCDesc, Index);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      <span class="comment">// Conservatively default to MaxLatency.</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a8de404417bcfb7dbc20c0e779e0696cd">Latency</a> =</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;          WLE.<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#acb109cb600fa4c75a40124a9dafd85cc">Cycles</a> &lt; 0 ? ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#aa31c647efebb96fb8fd32c9cf7c4344a">MaxLatency</a> : <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(WLE.<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#acb109cb600fa4c75a40124a9dafd85cc">Cycles</a>);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;      Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a010626db4b7d0e8e3ee7b8f7bc1a2fb2">SClassOrWriteResourceID</a> = WLE.<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#a1f528c20ab89b1480b820d3001a10a8f">WriteResourceID</a>;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <span class="comment">// Assign a default latency for this write.</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a8de404417bcfb7dbc20c0e779e0696cd">Latency</a> = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#aa31c647efebb96fb8fd32c9cf7c4344a">MaxLatency</a>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a010626db4b7d0e8e3ee7b8f7bc1a2fb2">SClassOrWriteResourceID</a> = 0;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    }</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a0fa3470e3784543f80ff53115180da71">IsOptionalDef</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a1370b07f89f8accce6e1c2a26ebfca68">RegisterID</a> != 0 &amp;&amp; <span class="stringliteral">&quot;Expected a valid phys register!&quot;</span>);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\t[Def][I] OpIdx=&quot;</span> &lt;&lt; ~Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#adf8897d13affd7fe8d553cbac2f1fe32">OpIndex</a></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;, PhysReg=&quot;</span> &lt;&lt; MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a1370b07f89f8accce6e1c2a26ebfca68">RegisterID</a>)</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;, Latency=&quot;</span> &lt;&lt; Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a8de404417bcfb7dbc20c0e779e0696cd">Latency</a></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;, WriteResourceID=&quot;</span> &lt;&lt; Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a010626db4b7d0e8e3ee7b8f7bc1a2fb2">SClassOrWriteResourceID</a> &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    });</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  }</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordflow">if</span> (MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a32e10f6539cad5809d0d09d3a8d41b62">hasOptionalDef</a>()) {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html">WriteDescriptor</a> &amp;Write = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#ad4033eb9a420daeadd51d5a59e2133ed">Writes</a>[NumExplicitDefs + NumImplicitDefs];</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#adf8897d13affd7fe8d553cbac2f1fe32">OpIndex</a> = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - 1;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="comment">// Assign a default latency for this write.</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a8de404417bcfb7dbc20c0e779e0696cd">Latency</a> = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#aa31c647efebb96fb8fd32c9cf7c4344a">MaxLatency</a>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a010626db4b7d0e8e3ee7b8f7bc1a2fb2">SClassOrWriteResourceID</a> = 0;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a0fa3470e3784543f80ff53115180da71">IsOptionalDef</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\t[Def][O] OpIdx=&quot;</span> &lt;&lt; Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#adf8897d13affd7fe8d553cbac2f1fe32">OpIndex</a></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;, Latency=&quot;</span> &lt;&lt; Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a8de404417bcfb7dbc20c0e779e0696cd">Latency</a></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;, WriteResourceID=&quot;</span> &lt;&lt; Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a010626db4b7d0e8e3ee7b8f7bc1a2fb2">SClassOrWriteResourceID</a> &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    });</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  }</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordflow">if</span> (!NumVariadicOps)</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="comment">// FIXME: if an instruction opcode is flagged &#39;mayStore&#39;, and it has no</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="comment">// &quot;unmodeledSideEffects&#39;, then this logic optimistically assumes that any</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="comment">// extra register operands in the variadic sequence is not a register</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="comment">// definition.</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">// Otherwise, we conservatively assume that any register operand from the</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">// variadic sequence is both a register read and a register write.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordtype">bool</span> AssumeUsesOnly = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">mayStore</a>() &amp;&amp; !MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a2eae6ddcf171bdfe8cde452311ff4160">mayLoad</a>() &amp;&amp;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                        !MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a927b12dc654f2d95fbaf6a2d2ef67e68">hasUnmodeledSideEffects</a>();</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  CurrentDef = NumExplicitDefs + NumImplicitDefs + MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a32e10f6539cad5809d0d09d3a8d41b62">hasOptionalDef</a>();</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, OpIndex = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>();</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumVariadicOps &amp;&amp; !AssumeUsesOnly; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, ++OpIndex) {</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MCI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIndex);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>())</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html">WriteDescriptor</a> &amp;Write = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#ad4033eb9a420daeadd51d5a59e2133ed">Writes</a>[CurrentDef];</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#adf8897d13affd7fe8d553cbac2f1fe32">OpIndex</a> = OpIndex;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">// Assign a default latency for this write.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a8de404417bcfb7dbc20c0e779e0696cd">Latency</a> = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#aa31c647efebb96fb8fd32c9cf7c4344a">MaxLatency</a>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a010626db4b7d0e8e3ee7b8f7bc1a2fb2">SClassOrWriteResourceID</a> = 0;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a0fa3470e3784543f80ff53115180da71">IsOptionalDef</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    ++CurrentDef;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\t[Def][V] OpIdx=&quot;</span> &lt;&lt; Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#adf8897d13affd7fe8d553cbac2f1fe32">OpIndex</a></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;, Latency=&quot;</span> &lt;&lt; Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a8de404417bcfb7dbc20c0e779e0696cd">Latency</a></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;, WriteResourceID=&quot;</span> &lt;&lt; Write.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a010626db4b7d0e8e3ee7b8f7bc1a2fb2">SClassOrWriteResourceID</a> &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    });</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#ad4033eb9a420daeadd51d5a59e2133ed">Writes</a>.resize(CurrentDef);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;}</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="keywordtype">void</span> InstrBuilder::populateReads(<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a> &amp;ID, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MCI,</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                                 <span class="keywordtype">unsigned</span> SchedClassID) {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCDesc = MCII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(MCI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordtype">unsigned</span> NumExplicitUses = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordtype">unsigned</span> NumImplicitUses = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#abc4dad42316dd9cadf23b5695982d743">getNumImplicitUses</a>();</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="comment">// Remove the optional definition.</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordflow">if</span> (MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a32e10f6539cad5809d0d09d3a8d41b62">hasOptionalDef</a>())</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    --NumExplicitUses;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordtype">unsigned</span> NumVariadicOps = MCI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() - MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>();</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordtype">unsigned</span> TotalUses = NumExplicitUses + NumImplicitUses + NumVariadicOps;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a8833bdbb7fc9e4938158c7b67d15044c">Reads</a>.resize(TotalUses);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordtype">unsigned</span> CurrentUse = 0;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, OpIndex = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumExplicitUses;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;       ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, ++OpIndex) {</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MCI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIndex);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>())</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html">ReadDescriptor</a> &amp;Read = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a8833bdbb7fc9e4938158c7b67d15044c">Reads</a>[CurrentUse];</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a35fe107bb3c6f92f39fb31704df3d6a1">OpIndex</a> = OpIndex;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a994a10ff4f6e37857af3bd7e1a02cb99">UseIndex</a> = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a0457e08d3ce6386375193b36276f148d">SchedClassID</a> = SchedClassID;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    ++CurrentUse;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\t[Use]    OpIdx=&quot;</span> &lt;&lt; Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a35fe107bb3c6f92f39fb31704df3d6a1">OpIndex</a></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot;, UseIndex=&quot;</span> &lt;&lt; Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a994a10ff4f6e37857af3bd7e1a02cb99">UseIndex</a> &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  }</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="comment">// For the purpose of ReadAdvance, implicit uses come directly after explicit</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="comment">// uses. The &quot;UseIndex&quot; must be updated according to that implicit layout.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumImplicitUses; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html">ReadDescriptor</a> &amp;Read = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a8833bdbb7fc9e4938158c7b67d15044c">Reads</a>[CurrentUse + <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a35fe107bb3c6f92f39fb31704df3d6a1">OpIndex</a> = ~<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a994a10ff4f6e37857af3bd7e1a02cb99">UseIndex</a> = NumExplicitUses + <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a34d187a196beac6555309d6d3c0b81df">RegisterID</a> = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ae7b0a4ffda55bfebe88d9fd59c5d019c">getImplicitUses</a>()[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a0457e08d3ce6386375193b36276f148d">SchedClassID</a> = SchedClassID;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\t[Use][I] OpIdx=&quot;</span> &lt;&lt; ~Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a35fe107bb3c6f92f39fb31704df3d6a1">OpIndex</a></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot;, UseIndex=&quot;</span> &lt;&lt; Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a994a10ff4f6e37857af3bd7e1a02cb99">UseIndex</a> &lt;&lt; <span class="stringliteral">&quot;, RegisterID=&quot;</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                      &lt;&lt; MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a34d187a196beac6555309d6d3c0b81df">RegisterID</a>) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  }</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  CurrentUse += NumImplicitUses;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="comment">// FIXME: If an instruction opcode is marked as &#39;mayLoad&#39;, and it has no</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="comment">// &quot;unmodeledSideEffects&quot;, then this logic optimistically assumes that any</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">// extra register operand in the variadic sequence is not a register</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="comment">// definition.</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordtype">bool</span> AssumeDefsOnly = !MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">mayStore</a>() &amp;&amp; MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a2eae6ddcf171bdfe8cde452311ff4160">mayLoad</a>() &amp;&amp;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                        !MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a927b12dc654f2d95fbaf6a2d2ef67e68">hasUnmodeledSideEffects</a>();</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, OpIndex = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>();</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumVariadicOps &amp;&amp; !AssumeDefsOnly; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, ++OpIndex) {</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MCI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIndex);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>())</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html">ReadDescriptor</a> &amp;Read = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a8833bdbb7fc9e4938158c7b67d15044c">Reads</a>[CurrentUse];</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a35fe107bb3c6f92f39fb31704df3d6a1">OpIndex</a> = OpIndex;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a994a10ff4f6e37857af3bd7e1a02cb99">UseIndex</a> = NumExplicitUses + NumImplicitUses + <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a0457e08d3ce6386375193b36276f148d">SchedClassID</a> = SchedClassID;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    ++CurrentUse;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\t[Use][V] OpIdx=&quot;</span> &lt;&lt; Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a35fe107bb3c6f92f39fb31704df3d6a1">OpIndex</a></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot;, UseIndex=&quot;</span> &lt;&lt; Read.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a994a10ff4f6e37857af3bd7e1a02cb99">UseIndex</a> &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  }</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a8833bdbb7fc9e4938158c7b67d15044c">Reads</a>.resize(CurrentUse);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;}</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<a class="code" href="classllvm_1_1Error.html">Error</a> InstrBuilder::verifyInstrDesc(<span class="keyword">const</span> <a class="code" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a> &amp;ID,</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">if</span> (ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#ac1a7e919b50d710b30f58a61031a36ca">NumMicroOps</a> != 0)</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ErrorSuccess.html">ErrorSuccess</a>();</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordtype">bool</span> UsesMemory = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a0be2457afcc1f0a47e8f047260dadbe3">MayLoad</a> || ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a53735952dd3f4bbb7c6529eeb90801bc">MayStore</a>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordtype">bool</span> UsesBuffers = ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a826bdff22022a58abadf86305144f761">UsedBuffers</a>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordtype">bool</span> UsesResources = !ID.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a6cf9e62b0ff123f79b171ed4a183d4ca">Resources</a>.empty();</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">if</span> (!UsesMemory &amp;&amp; !UsesBuffers &amp;&amp; !UsesResources)</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ErrorSuccess.html">ErrorSuccess</a>();</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Message;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">if</span> (UsesMemory) {</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    Message = <span class="stringliteral">&quot;found an inconsistent instruction that decodes &quot;</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;              <span class="stringliteral">&quot;into zero opcodes and that consumes load/store &quot;</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;              <span class="stringliteral">&quot;unit resources.&quot;</span>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    Message = <span class="stringliteral">&quot;found an inconsistent instruction that decodes &quot;</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;              <span class="stringliteral">&quot;to zero opcodes and that consumes scheduler &quot;</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;              <span class="stringliteral">&quot;resources.&quot;</span>;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  }</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">return</span> make_error&lt;InstructionError&lt;MCInst&gt;&gt;(Message, MCI);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;}</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<a class="code" href="classllvm_1_1Expected.html">Expected&lt;const InstrDesc &amp;&gt;</a></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;InstrBuilder::createInstrDescImpl(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MCI) {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">getSchedModel</a>().<a class="code" href="structllvm_1_1MCSchedModel.html#a68fa67076e0244cf21e80f2c43b6fa02">hasInstrSchedModel</a>() &amp;&amp;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;         <span class="stringliteral">&quot;Itineraries are not yet supported!&quot;</span>);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="comment">// Obtain the instruction descriptor from the opcode.</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> Opcode = MCI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCDesc = MCII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opcode);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">getSchedModel</a>();</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="comment">// Then obtain the scheduling class information from the instruction.</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordtype">unsigned</span> SchedClassID = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a>();</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordtype">bool</span> IsVariant = SM.<a class="code" href="structllvm_1_1MCSchedModel.html#ae84985c514afb246e14c45a0280e3f90">getSchedClassDesc</a>(SchedClassID)-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#a4a9a1303240e655d7c3efb1057b8e7a6">isVariant</a>();</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="comment">// Try to solve variant scheduling classes.</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keywordflow">if</span> (IsVariant) {</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordtype">unsigned</span> CPUID = SM.<a class="code" href="structllvm_1_1MCSchedModel.html#a45ecfe5545130090b71f09f178effa55">getProcessorID</a>();</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordflow">while</span> (SchedClassID &amp;&amp; SM.<a class="code" href="structllvm_1_1MCSchedModel.html#ae84985c514afb246e14c45a0280e3f90">getSchedClassDesc</a>(SchedClassID)-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#a4a9a1303240e655d7c3efb1057b8e7a6">isVariant</a>())</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      SchedClassID = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a61135ed1e41e27fe943bdcde17c462d1">resolveVariantSchedClass</a>(SchedClassID, &amp;MCI, CPUID);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">if</span> (!SchedClassID) {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <span class="keywordflow">return</span> make_error&lt;InstructionError&lt;MCInst&gt;&gt;(</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;          <span class="stringliteral">&quot;unable to resolve scheduling class for write variant.&quot;</span>, MCI);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  }</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="comment">// Check if this instruction is supported. Otherwise, report an error.</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;SCDesc = *SM.<a class="code" href="structllvm_1_1MCSchedModel.html#ae84985c514afb246e14c45a0280e3f90">getSchedClassDesc</a>(SchedClassID);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordflow">if</span> (SCDesc.NumMicroOps == <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a50089886ed3b164c779bb42fd2c3d52b">MCSchedClassDesc::InvalidNumMicroOps</a>) {</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">return</span> make_error&lt;InstructionError&lt;MCInst&gt;&gt;(</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        <span class="stringliteral">&quot;found an unsupported instruction in the input assembly sequence.&quot;</span>,</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        MCI);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  }</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n\t\tOpcode Name= &quot;</span> &lt;&lt; MCII.<a class="code" href="classllvm_1_1MCInstrInfo.html#abdbb44946a6951b5d90dd5313023156f">getName</a>(Opcode) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\tSchedClassID=&quot;</span> &lt;&lt; SchedClassID &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="comment">// Create a new empty descriptor.</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  std::unique_ptr&lt;InstrDesc&gt; ID = std::make_unique&lt;InstrDesc&gt;();</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  ID-&gt;<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#ac1a7e919b50d710b30f58a61031a36ca">NumMicroOps</a> = SCDesc.NumMicroOps;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  ID-&gt;SchedClassID = SchedClassID;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">if</span> (MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aae1b2a98bb0ec92da21fc3ddf683ca71">isCall</a>() &amp;&amp; FirstCallInst) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="comment">// We don&#39;t correctly model calls.</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <a class="code" href="classllvm_1_1WithColor.html#a237ad6eae22f6b2746a542c02d309a5b">WithColor::warning</a>() &lt;&lt; <span class="stringliteral">&quot;found a call in the input assembly sequence.\n&quot;</span>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <a class="code" href="classllvm_1_1WithColor.html#ab5313a760f20fc53b44cc8dbabfd1ae1">WithColor::note</a>() &lt;&lt; <span class="stringliteral">&quot;call instructions are not correctly modeled. &quot;</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot;Assume a latency of 100cy.\n&quot;</span>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    FirstCallInst = <span class="keyword">false</span>;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  }</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">if</span> (MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ad2f126216efaf20e5865c3eb03b25cc7">isReturn</a>() &amp;&amp; FirstReturnInst) {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <a class="code" href="classllvm_1_1WithColor.html#a237ad6eae22f6b2746a542c02d309a5b">WithColor::warning</a>() &lt;&lt; <span class="stringliteral">&quot;found a return instruction in the input&quot;</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                         &lt;&lt; <span class="stringliteral">&quot; assembly sequence.\n&quot;</span>;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <a class="code" href="classllvm_1_1WithColor.html#ab5313a760f20fc53b44cc8dbabfd1ae1">WithColor::note</a>() &lt;&lt; <span class="stringliteral">&quot;program counter updates are ignored.\n&quot;</span>;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    FirstReturnInst = <span class="keyword">false</span>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  }</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  ID-&gt;MayLoad = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a2eae6ddcf171bdfe8cde452311ff4160">mayLoad</a>();</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  ID-&gt;MayStore = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">mayStore</a>();</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  ID-&gt;HasSideEffects = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a927b12dc654f2d95fbaf6a2d2ef67e68">hasUnmodeledSideEffects</a>();</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  ID-&gt;BeginGroup = SCDesc.BeginGroup;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  ID-&gt;EndGroup = SCDesc.EndGroup;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="namespacellvm_1_1mca.html#a65c7a8ebc9a13366a19e1573563cbe0c">initializeUsedResources</a>(*ID, SCDesc, STI, ProcResourceMasks);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="namespacellvm_1_1mca.html#a1469ef594a4f1eb751930308377a1824">computeMaxLatency</a>(*ID, MCDesc, SCDesc, STI);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Error.html">Error</a> Err = <a class="code" href="namespacellvm_1_1mca.html#aef788a4cb082ca5268ed346517eede15">verifyOperands</a>(MCDesc, MCI))</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="keywordflow">return</span> std::move(Err);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  populateWrites(*ID, MCI, SchedClassID);</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  populateReads(*ID, MCI, SchedClassID);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\tMaxLatency=&quot;</span> &lt;&lt; ID-&gt;MaxLatency &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t\tNumMicroOps=&quot;</span> &lt;&lt; ID-&gt;NumMicroOps &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="comment">// Sanity check on the instruction descriptor.</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Error.html">Error</a> Err = verifyInstrDesc(*ID, MCI))</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keywordflow">return</span> std::move(Err);</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="comment">// Now add the new descriptor.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordtype">bool</span> IsVariadic = MCDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ade5781c13cce7ee39fe5cc54dcebccd8">isVariadic</a>();</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">if</span> (!IsVariadic &amp;&amp; !IsVariant) {</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    Descriptors[MCI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()] = std::move(ID);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">return</span> *Descriptors[MCI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()];</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  }</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  VariantDescriptors[&amp;MCI] = std::move(ID);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keywordflow">return</span> *VariantDescriptors[&amp;MCI];</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;}</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<a class="code" href="classllvm_1_1Expected.html">Expected&lt;const InstrDesc &amp;&gt;</a></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;InstrBuilder::getOrCreateInstrDesc(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MCI) {</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordflow">if</span> (Descriptors.find_as(MCI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) != Descriptors.end())</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keywordflow">return</span> *Descriptors[MCI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()];</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">if</span> (VariantDescriptors.find(&amp;MCI) != VariantDescriptors.end())</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">return</span> *VariantDescriptors[&amp;MCI];</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keywordflow">return</span> createInstrDescImpl(MCI);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;}</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<a class="code" href="classllvm_1_1Expected.html">Expected&lt;std::unique_ptr&lt;Instruction&gt;</a>&gt;</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1InstrBuilder.html#a016dfacab068fd8e971b67338e4f58cd">  610</a></span>&#160;<a class="code" href="classllvm_1_1mca_1_1InstrBuilder.html#a016dfacab068fd8e971b67338e4f58cd">InstrBuilder::createInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MCI) {</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="classllvm_1_1Expected.html">Expected&lt;const InstrDesc &amp;&gt;</a> DescOrErr = getOrCreateInstrDesc(MCI);</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordflow">if</span> (!DescOrErr)</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">return</span> DescOrErr.<a class="code" href="classllvm_1_1Expected.html#a94789df4ebd03dc008e8adebaa66ac1f">takeError</a>();</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a> = *DescOrErr;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  std::unique_ptr&lt;Instruction&gt; NewIS = std::make_unique&lt;Instruction&gt;(<a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="comment">// Check if this is a dependency breaking instruction.</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordtype">bool</span> IsZeroIdiom = <span class="keyword">false</span>;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordtype">bool</span> IsDepBreaking = <span class="keyword">false</span>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keywordflow">if</span> (MCIA) {</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keywordtype">unsigned</span> ProcID = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">getSchedModel</a>().<a class="code" href="structllvm_1_1MCSchedModel.html#a45ecfe5545130090b71f09f178effa55">getProcessorID</a>();</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    IsZeroIdiom = MCIA-&gt;<a class="code" href="classllvm_1_1MCInstrAnalysis.html#a5bc2035f3f19740e42698b628255c0d2">isZeroIdiom</a>(MCI, Mask, ProcID);</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    IsDepBreaking =</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        IsZeroIdiom || MCIA-&gt;<a class="code" href="classllvm_1_1MCInstrAnalysis.html#a3554ce11dd9d3f2f85163cbb2da04e8c">isDependencyBreaking</a>(MCI, Mask, ProcID);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordflow">if</span> (MCIA-&gt;<a class="code" href="classllvm_1_1MCInstrAnalysis.html#a157de3731ec2fb3a23d1f6c6555bd5d2">isOptimizableRegisterMove</a>(MCI, ProcID))</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;      NewIS-&gt;setOptimizableMove();</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  }</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="comment">// Initialize Reads first.</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> RegID = 0;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html">ReadDescriptor</a> &amp;RD : D.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#a8833bdbb7fc9e4938158c7b67d15044c">Reads</a>) {</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">if</span> (!RD.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a1eeebfde4daf7bcb607acea0fa4feb14">isImplicitRead</a>()) {</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      <span class="comment">// explicit read.</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MCI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(RD.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a35fe107bb3c6f92f39fb31704df3d6a1">OpIndex</a>);</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="comment">// Skip non-register operands.</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;      <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>())</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      RegID = Op.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      <span class="comment">// Implicit read.</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      RegID = RD.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a34d187a196beac6555309d6d3c0b81df">RegisterID</a>;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    }</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="comment">// Skip invalid register operands.</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordflow">if</span> (!RegID)</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="comment">// Okay, this is a register operand. Create a ReadState for it.</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    NewIS-&gt;getUses().emplace_back(RD, RegID);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <a class="code" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS = NewIS-&gt;getUses().back();</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="keywordflow">if</span> (IsDepBreaking) {</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      <span class="comment">// A mask of all zeroes means: explicit input operands are not</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      <span class="comment">// independent.</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      <span class="keywordflow">if</span> (Mask.isNullValue()) {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        <span class="keywordflow">if</span> (!RD.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a1eeebfde4daf7bcb607acea0fa4feb14">isImplicitRead</a>())</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;          RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#ade9b272048d0fe4b1f4f9c6f0ab61830">setIndependentFromDef</a>();</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        <span class="comment">// Check if this register operand is independent according to `Mask`.</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        <span class="comment">// Note that Mask may not have enough bits to describe all explicit and</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        <span class="comment">// implicit input operands. If this register operand doesn&#39;t have a</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        <span class="comment">// corresponding bit in Mask, then conservatively assume that it is</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        <span class="comment">// dependent.</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        <span class="keywordflow">if</span> (Mask.getBitWidth() &gt; RD.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a994a10ff4f6e37857af3bd7e1a02cb99">UseIndex</a>) {</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;          <span class="comment">// Okay. This map describe register use `RD.UseIndex`.</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;          <span class="keywordflow">if</span> (Mask[RD.<a class="code" href="structllvm_1_1mca_1_1ReadDescriptor.html#a994a10ff4f6e37857af3bd7e1a02cb99">UseIndex</a>])</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;            RS.<a class="code" href="classllvm_1_1mca_1_1ReadState.html#ade9b272048d0fe4b1f4f9c6f0ab61830">setIndependentFromDef</a>();</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        }</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      }</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    }</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  }</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="comment">// Early exit if there are no writes.</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordflow">if</span> (D.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#ad4033eb9a420daeadd51d5a59e2133ed">Writes</a>.empty())</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keywordflow">return</span> std::move(NewIS);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="comment">// Track register writes that implicitly clear the upper portion of the</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="comment">// underlying super-registers using an APInt.</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> WriteMask(D.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#ad4033eb9a420daeadd51d5a59e2133ed">Writes</a>.size(), 0);</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="comment">// Now query the MCInstrAnalysis object to obtain information about which</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="comment">// register writes implicitly clear the upper portion of a super-register.</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">if</span> (MCIA)</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    MCIA-&gt;<a class="code" href="classllvm_1_1MCInstrAnalysis.html#ac8a4a891bdc2466ae10fe03a0a44bb81">clearsSuperRegisters</a>(MRI, MCI, WriteMask);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="comment">// Initialize writes.</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordtype">unsigned</span> WriteIndex = 0;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html">WriteDescriptor</a> &amp;WD : D.<a class="code" href="structllvm_1_1mca_1_1InstrDesc.html#ad4033eb9a420daeadd51d5a59e2133ed">Writes</a>) {</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    RegID = WD.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#ae0b7b6b0e09b49c7adb5f111176bb3b3">isImplicitWrite</a>() ? WD.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a1370b07f89f8accce6e1c2a26ebfca68">RegisterID</a></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                                 : MCI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(WD.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#adf8897d13affd7fe8d553cbac2f1fe32">OpIndex</a>).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="comment">// Check if this is a optional definition that references NoReg.</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordflow">if</span> (WD.<a class="code" href="structllvm_1_1mca_1_1WriteDescriptor.html#a0fa3470e3784543f80ff53115180da71">IsOptionalDef</a> &amp;&amp; !RegID) {</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      ++WriteIndex;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    }</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegID &amp;&amp; <span class="stringliteral">&quot;Expected a valid register ID!&quot;</span>);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    NewIS-&gt;getDefs().emplace_back(WD, RegID,</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                                  <span class="comment">/* ClearsSuperRegs */</span> WriteMask[WriteIndex],</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                                  <span class="comment">/* WritesZero */</span> IsZeroIdiom);</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    ++WriteIndex;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  }</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">return</span> std::move(NewIS);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;}</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;} <span class="comment">// namespace mca</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;} <span class="comment">// namespace llvm</span></div><div class="ttc" id="classllvm_1_1mca_1_1InstrBuilder_html_a016dfacab068fd8e971b67338e4f58cd"><div class="ttname"><a href="classllvm_1_1mca_1_1InstrBuilder.html#a016dfacab068fd8e971b67338e4f58cd">llvm::mca::InstrBuilder::createInstruction</a></div><div class="ttdeci">Expected&lt; std::unique_ptr&lt; Instruction &gt; &gt; createInstruction(const MCInst &amp;MCI)</div><div class="ttdef"><b>Definition:</b> <a href="InstrBuilder_8cpp_source.html#l00610">InstrBuilder.cpp:610</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_abc4dad42316dd9cadf23b5695982d743"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#abc4dad42316dd9cadf23b5695982d743">llvm::MCInstrDesc::getNumImplicitUses</a></div><div class="ttdeci">unsigned getNumImplicitUses() const</div><div class="ttdoc">Return the number of implicit uses this instruction has. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00569">MCInstrDesc.h:569</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a217e0207d9cc8e046c2dccbf0e4bb198"><div class="ttname"><a href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">llvm::APInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Get zero extended value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01620">APInt.h:1620</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1CycleSegment_html"><div class="ttname"><a href="classllvm_1_1mca_1_1CycleSegment.html">llvm::mca::CycleSegment</a></div><div class="ttdoc">A sequence of cycles. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00290">Instruction.h:290</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">llvm::Latency</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00034">SIMachineScheduler.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a4d552e7a12376c31c2ac90ee9deb3355"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a4d552e7a12376c31c2ac90ee9deb3355">llvm::MCInstrDesc::getNumImplicitDefs</a></div><div class="ttdeci">unsigned getNumImplicitDefs() const</div><div class="ttdoc">Return the number of implicit defs this instruct has. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00591">MCInstrDesc.h:591</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_a90c017a4d672e046b7e98f67edf082ec"><div class="ttname"><a href="namespacellvm.html#a90c017a4d672e046b7e98f67edf082ec">llvm::format_hex</a></div><div class="ttdeci">FormattedNumber format_hex(uint64_t N, unsigned Width, bool Upper=false)</div><div class="ttdoc">format_hex - Output N as a fixed width hexadecimal. </div><div class="ttdef"><b>Definition:</b> <a href="Format_8h_source.html#l00186">Format.h:186</a></div></div>
<div class="ttc" id="classllvm_1_1ErrorSuccess_html"><div class="ttname"><a href="classllvm_1_1ErrorSuccess.html">llvm::ErrorSuccess</a></div><div class="ttdoc">Subclass of Error for the sole purpose of identifying the success path in the type system...</div><div class="ttdef"><b>Definition:</b> <a href="Support_2Error_8h_source.html#l00324">Error.h:324</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1ReadDescriptor_html_a1eeebfde4daf7bcb607acea0fa4feb14"><div class="ttname"><a href="structllvm_1_1mca_1_1ReadDescriptor.html#a1eeebfde4daf7bcb607acea0fa4feb14">llvm::mca::ReadDescriptor::isImplicitRead</a></div><div class="ttdeci">bool isImplicitRead() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00079">Instruction.h:79</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1ReadDescriptor_html"><div class="ttname"><a href="structllvm_1_1mca_1_1ReadDescriptor.html">llvm::mca::ReadDescriptor</a></div><div class="ttdoc">A register read descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00065">Instruction.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ae7b0a4ffda55bfebe88d9fd59c5d019c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ae7b0a4ffda55bfebe88d9fd59c5d019c">llvm::MCInstrDesc::getImplicitUses</a></div><div class="ttdeci">const MCPhysReg * getImplicitUses() const</div><div class="ttdoc">Return a list of registers that are potentially read by any instance of this machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00566">MCInstrDesc.h:566</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_aa31c647efebb96fb8fd32c9cf7c4344a"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#aa31c647efebb96fb8fd32c9cf7c4344a">llvm::mca::InstrDesc::MaxLatency</a></div><div class="ttdeci">unsigned MaxLatency</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00365">Instruction.h:365</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; uint64_t, unsigned &gt;</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a927b12dc654f2d95fbaf6a2d2ef67e68"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a927b12dc654f2d95fbaf6a2d2ef67e68">llvm::MCInstrDesc::hasUnmodeledSideEffects</a></div><div class="ttdeci">bool hasUnmodeledSideEffects() const</div><div class="ttdoc">Return true if this instruction has side effects that are not modeled by other flags. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00461">MCInstrDesc.h:461</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1ReadDescriptor_html_a0457e08d3ce6386375193b36276f148d"><div class="ttname"><a href="structllvm_1_1mca_1_1ReadDescriptor.html#a0457e08d3ce6386375193b36276f148d">llvm::mca::ReadDescriptor::SchedClassID</a></div><div class="ttdeci">unsigned SchedClassID</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00077">Instruction.h:77</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ad57c6f52887935df66e0892864e659b4"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ad57c6f52887935df66e0892864e659b4">llvm::MCSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned ProcResourceIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00339">MCSchedule.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00057">MCInst.h:57</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1WriteDescriptor_html_a010626db4b7d0e8e3ee7b8f7bc1a2fb2"><div class="ttname"><a href="structllvm_1_1mca_1_1WriteDescriptor.html#a010626db4b7d0e8e3ee7b8f7bc1a2fb2">llvm::mca::WriteDescriptor::SClassOrWriteResourceID</a></div><div class="ttdeci">unsigned SClassOrWriteResourceID</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00055">Instruction.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1WithColor_html_a237ad6eae22f6b2746a542c02d309a5b"><div class="ttname"><a href="classllvm_1_1WithColor.html#a237ad6eae22f6b2746a542c02d309a5b">llvm::WithColor::warning</a></div><div class="ttdeci">static raw_ostream &amp; warning()</div><div class="ttdoc">Convenience method for printing &quot;warning: &quot; to stderr. </div><div class="ttdef"><b>Definition:</b> <a href="WithColor_8cpp_source.html#l00062">WithColor.cpp:62</a></div></div>
<div class="ttc" id="BlockFrequencyInfo_8cpp_html_af1bff759151fc332f9c9021578b15be6"><div class="ttname"><a href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></div><div class="ttdeci">block Block Frequency true</div><div class="ttdef"><b>Definition:</b> <a href="BlockFrequencyInfo_8cpp_source.html#l00294">BlockFrequencyInfo.cpp:294</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a45ecfe5545130090b71f09f178effa55"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a45ecfe5545130090b71f09f178effa55">llvm::MCSchedModel::getProcessorID</a></div><div class="ttdeci">unsigned getProcessorID() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00317">MCSchedule.h:317</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ae84985c514afb246e14c45a0280e3f90"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ae84985c514afb246e14c45a0280e3f90">llvm::MCSchedModel::getSchedClassDesc</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClassDesc(unsigned SchedClassIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00346">MCSchedule.h:346</a></div></div>
<div class="ttc" id="classllvm_1_1Expected_html_a94789df4ebd03dc008e8adebaa66ac1f"><div class="ttname"><a href="classllvm_1_1Expected.html#a94789df4ebd03dc008e8adebaa66ac1f">llvm::Expected::takeError</a></div><div class="ttdeci">Error takeError()</div><div class="ttdoc">Take ownership of the stored error. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2Error_8h_source.html#l00552">Error.h:552</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a2eae6ddcf171bdfe8cde452311ff4160"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a2eae6ddcf171bdfe8cde452311ff4160">llvm::MCInstrDesc::mayLoad</a></div><div class="ttdeci">bool mayLoad() const</div><div class="ttdoc">Return true if this instruction could possibly read memory. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00436">MCInstrDesc.h:436</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ad2f126216efaf20e5865c3eb03b25cc7"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ad2f126216efaf20e5865c3eb03b25cc7">llvm::MCInstrDesc::isReturn</a></div><div class="ttdeci">bool isReturn() const</div><div class="ttdoc">Return true if the instruction is a return. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00274">MCInstrDesc.h:274</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ae31b059b2a720d51c88a426539fa798c"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#ae31b059b2a720d51c88a426539fa798c">llvm::MCSchedClassDesc::Name</a></div><div class="ttdeci">const char * Name</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00115">MCSchedule.h:115</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_a826bdff22022a58abadf86305144f761"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#a826bdff22022a58abadf86305144f761">llvm::mca::InstrDesc::UsedBuffers</a></div><div class="ttdeci">uint64_t UsedBuffers</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00357">Instruction.h:357</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html_ae5133ad2a76c4d1c5262d925542ea58f"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html#ae5133ad2a76c4d1c5262d925542ea58f">llvm::MCWriteProcResEntry::Cycles</a></div><div class="ttdeci">uint16_t Cycles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00066">MCSchedule.h:66</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1ReadDescriptor_html_a994a10ff4f6e37857af3bd7e1a02cb99"><div class="ttname"><a href="structllvm_1_1mca_1_1ReadDescriptor.html#a994a10ff4f6e37857af3bd7e1a02cb99">llvm::mca::ReadDescriptor::UseIndex</a></div><div class="ttdeci">unsigned UseIndex</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00072">Instruction.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a33f9f862dca8ee0f23bff5941bf433d8"><div class="ttname"><a href="classllvm_1_1APInt.html#a33f9f862dca8ee0f23bff5941bf433d8">llvm::APInt::setBit</a></div><div class="ttdeci">void setBit(unsigned BitPosition)</div><div class="ttdoc">Set a given bit to 1. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01436">APInt.h:1436</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1WriteDescriptor_html_a0fa3470e3784543f80ff53115180da71"><div class="ttname"><a href="structllvm_1_1mca_1_1WriteDescriptor.html#a0fa3470e3784543f80ff53115180da71">llvm::mca::WriteDescriptor::IsOptionalDef</a></div><div class="ttdeci">bool IsOptionalDef</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00059">Instruction.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1ReadState_html"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html">llvm::mca::ReadState</a></div><div class="ttdoc">Tracks register operand latency in cycles. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00227">Instruction.h:227</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_a8833bdbb7fc9e4938158c7b67d15044c"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#a8833bdbb7fc9e4938158c7b67d15044c">llvm::mca::InstrDesc::Reads</a></div><div class="ttdeci">SmallVector&lt; ReadDescriptor, 4 &gt; Reads</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00350">Instruction.h:350</a></div></div>
<div class="ttc" id="classllvm_1_1WithColor_html_ab5313a760f20fc53b44cc8dbabfd1ae1"><div class="ttname"><a href="classllvm_1_1WithColor.html#ab5313a760f20fc53b44cc8dbabfd1ae1">llvm::WithColor::note</a></div><div class="ttdeci">static raw_ostream &amp; note()</div><div class="ttdoc">Convenience method for printing &quot;note: &quot; to stderr. </div><div class="ttdef"><b>Definition:</b> <a href="WithColor_8cpp_source.html#l00064">WithColor.cpp:64</a></div></div>
<div class="ttc" id="classllvm_1_1Expected_html"><div class="ttname"><a href="classllvm_1_1Expected.html">llvm::Expected</a></div><div class="ttdoc">Tagged union holding either a T or a Error. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00041">APFloat.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="APInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00064">MCInst.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a157de3731ec2fb3a23d1f6c6555bd5d2"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a157de3731ec2fb3a23d1f6c6555bd5d2">llvm::MCInstrAnalysis::isOptimizableRegisterMove</a></div><div class="ttdeci">virtual bool isOptimizableRegisterMove(const MCInst &amp;MI, unsigned CPUID) const</div><div class="ttdoc">Returns true if MI is a candidate for move elimination. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00144">MCInstrAnalysis.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1ReadState_html_ade9b272048d0fe4b1f4f9c6f0ab61830"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html#ade9b272048d0fe4b1f4f9c6f0ab61830">llvm::mca::ReadState::setIndependentFromDef</a></div><div class="ttdeci">void setIndependentFromDef()</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00273">Instruction.h:273</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1ResourceUsage_html"><div class="ttname"><a href="structllvm_1_1mca_1_1ResourceUsage.html">llvm::mca::ResourceUsage</a></div><div class="ttdoc">Helper used by class InstrDesc to describe how hardware resources are used. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00337">Instruction.h:337</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_a239088652837212df1f700226d0eba09"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#a239088652837212df1f700226d0eba09">llvm::mca::InstrDesc::UsedProcResUnits</a></div><div class="ttdeci">uint64_t UsedProcResUnits</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00360">Instruction.h:360</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_abcbad6df7e8d8c64c9944310967daac2"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#abcbad6df7e8d8c64c9944310967daac2">llvm::MCSchedClassDesc::NumWriteProcResEntries</a></div><div class="ttdeci">uint16_t NumWriteProcResEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00121">MCSchedule.h:121</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_ab5c894b844ecc7efdb7c932d351a320c"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#ab5c894b844ecc7efdb7c932d351a320c">llvm::MCSubtargetInfo::getWriteLatencyEntry</a></div><div class="ttdeci">const MCWriteLatencyEntry * getWriteLatencyEntry(const MCSchedClassDesc *SC, unsigned DefIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00169">MCSubtargetInfo.h:169</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1WriteDescriptor_html"><div class="ttname"><a href="structllvm_1_1mca_1_1WriteDescriptor.html">llvm::mca::WriteDescriptor</a></div><div class="ttdoc">A register write descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00037">Instruction.h:37</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_a53735952dd3f4bbb7c6529eeb90801bc"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#a53735952dd3f4bbb7c6529eeb90801bc">llvm::mca::InstrDesc::MayStore</a></div><div class="ttdeci">bool MayStore</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00374">Instruction.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html">llvm::MCInstrAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00027">MCInstrAnalysis.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint64_t &gt;</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_a1f528c20ab89b1480b820d3001a10a8f"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html#a1f528c20ab89b1480b820d3001a10a8f">llvm::MCWriteLatencyEntry::WriteResourceID</a></div><div class="ttdeci">uint16_t WriteResourceID</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00080">MCSchedule.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1mca_html_ae1d3c5a1f43dcec43774a3767b41e447"><div class="ttname"><a href="namespacellvm_1_1mca.html#ae1d3c5a1f43dcec43774a3767b41e447">llvm::mca::computeProcResourceMasks</a></div><div class="ttdeci">void computeProcResourceMasks(const MCSchedModel &amp;SM, MutableArrayRef&lt; uint64_t &gt; Masks)</div><div class="ttdoc">Populates vector Masks with processor resource masks. </div><div class="ttdef"><b>Definition:</b> <a href="Support_8cpp_source.html#l00039">Support.cpp:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a941f60ecfffd9b460f095636ab0eb96a"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a941f60ecfffd9b460f095636ab0eb96a">llvm::MCProcResourceDesc::SuperIdx</a></div><div class="ttdeci">unsigned SuperIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00035">MCSchedule.h:35</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_a0b13d0f1136c747a8b2fa3f1e387ae3d"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#a0b13d0f1136c747a8b2fa3f1e387ae3d">llvm::mca::InstrDesc::UsedProcResGroups</a></div><div class="ttdeci">uint64_t UsedProcResGroups</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00363">Instruction.h:363</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a1cabc35908985a4252812bbff35df8f9"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">llvm::MCProcResourceDesc::BufferSize</a></div><div class="ttdeci">int BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00049">MCSchedule.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a03a564c2840cb8d27314596549fc04b8"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">llvm::MCInstrDesc::getSchedClass</a></div><div class="ttdeci">unsigned getSchedClass() const</div><div class="ttdoc">Return the scheduling class for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00619">MCInstrDesc.h:619</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a638a56bb5f6e95769be4299d90076855"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a638a56bb5f6e95769be4299d90076855">llvm::MCInstrDesc::getImplicitDefs</a></div><div class="ttdeci">const MCPhysReg * getImplicitDefs() const</div><div class="ttdoc">Return a list of registers that are potentially written by any instance of this machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00588">MCInstrDesc.h:588</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_ac8a4a891bdc2466ae10fe03a0a44bb81"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#ac8a4a891bdc2466ae10fe03a0a44bb81">llvm::MCInstrAnalysis::clearsSuperRegisters</a></div><div class="ttdeci">virtual bool clearsSuperRegisters(const MCRegisterInfo &amp;MRI, const MCInst &amp;Inst, APInt &amp;Writes) const</div><div class="ttdoc">Returns true if at least one of the register writes performed by. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8cpp_source.html#l00019">MCInstrAnalysis.cpp:19</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a32e10f6539cad5809d0d09d3a8d41b62"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a32e10f6539cad5809d0d09d3a8d41b62">llvm::MCInstrDesc::hasOptionalDef</a></div><div class="ttdeci">bool hasOptionalDef() const</div><div class="ttdoc">Set if this instruction has an optional definition, e.g. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00267">MCInstrDesc.h:267</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdoc">Identify one of the processor resource kinds consumed by a particular scheduling class for the specif...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00064">MCSchedule.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ade5781c13cce7ee39fe5cc54dcebccd8"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ade5781c13cce7ee39fe5cc54dcebccd8">llvm::MCInstrDesc::isVariadic</a></div><div class="ttdeci">bool isVariadic() const</div><div class="ttdoc">Return true if this instruction can have a variable number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00263">MCInstrDesc.h:263</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_acb109cb600fa4c75a40124a9dafd85cc"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html#acb109cb600fa4c75a40124a9dafd85cc">llvm::MCWriteLatencyEntry::Cycles</a></div><div class="ttdeci">int16_t Cycles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00079">MCSchedule.h:79</a></div></div>
<div class="ttc" id="namespacellvm_1_1mca_html_aef788a4cb082ca5268ed346517eede15"><div class="ttname"><a href="namespacellvm_1_1mca.html#aef788a4cb082ca5268ed346517eede15">llvm::mca::verifyOperands</a></div><div class="ttdeci">static Error verifyOperands(const MCInstrDesc &amp;MCDesc, const MCInst &amp;MCI)</div><div class="ttdef"><b>Definition:</b> <a href="InstrBuilder_8cpp_source.html#l00218">InstrBuilder.cpp:218</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdoc">Summarize the scheduling resources required for an instruction of a particular scheduling class...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00110">MCSchedule.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a3554ce11dd9d3f2f85163cbb2da04e8c"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a3554ce11dd9d3f2f85163cbb2da04e8c">llvm::MCInstrAnalysis::isDependencyBreaking</a></div><div class="ttdeci">virtual bool isDependencyBreaking(const MCInst &amp;MI, APInt &amp;Mask, unsigned CPUID) const</div><div class="ttdoc">Returns true if MI is a dependency breaking instruction for the subtarget associated with CPUID ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00133">MCInstrAnalysis.h:133</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a3c5c7109f398fdca515509e2284cd8c0"><div class="ttname"><a href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">llvm::MCInst::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00182">MCInst.h:182</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_a6cf9e62b0ff123f79b171ed4a183d4ca"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#a6cf9e62b0ff123f79b171ed4a183d4ca">llvm::mca::InstrDesc::Resources</a></div><div class="ttdeci">SmallVector&lt; std::pair&lt; uint64_t, ResourceUsage &gt;, 4 &gt; Resources</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00354">Instruction.h:354</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html_a5b56c5798d986e65e63809fb808d75fa"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html#a5b56c5798d986e65e63809fb808d75fa">llvm::MCWriteProcResEntry::ProcResourceIdx</a></div><div class="ttdeci">uint16_t ProcResourceIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00065">MCSchedule.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_abdbb44946a6951b5d90dd5313023156f"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#abdbb44946a6951b5d90dd5313023156f">llvm::MCInstrInfo::getName</a></div><div class="ttdeci">StringRef getName(unsigned Opcode) const</div><div class="ttdoc">Returns the name for the instructions with the given opcode. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00050">MCInstrInfo.h:50</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_a0be2457afcc1f0a47e8f047260dadbe3"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#a0be2457afcc1f0a47e8f047260dadbe3">llvm::mca::InstrDesc::MayLoad</a></div><div class="ttdeci">bool MayLoad</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00373">Instruction.h:373</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a51dc4747a7d39650884bcf19daaf5f54"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a51dc4747a7d39650884bcf19daaf5f54">llvm::MCProcResourceDesc::Name</a></div><div class="ttdeci">const char * Name</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00033">MCSchedule.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_a74cdbd1e4f731e7d7cd83461b8b1de0b"><div class="ttname"><a href="namespacellvm.html#a74cdbd1e4f731e7d7cd83461b8b1de0b">llvm::sort</a></div><div class="ttdeci">void sort(IteratorTy Start, IteratorTy End)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01114">STLExtras.h:1114</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a50089886ed3b164c779bb42fd2c3d52b"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a50089886ed3b164c779bb42fd2c3d52b">llvm::MCSchedClassDesc::InvalidNumMicroOps</a></div><div class="ttdeci">static const unsigned short InvalidNumMicroOps</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00111">MCSchedule.h:111</a></div></div>
<div class="ttc" id="WithColor_8h_html"><div class="ttname"><a href="WithColor_8h.html">WithColor.h</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a68fa67076e0244cf21e80f2c43b6fa02"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a68fa67076e0244cf21e80f2c43b6fa02">llvm::MCSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const</div><div class="ttdoc">Does this machine model include instruction-level scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00320">MCSchedule.h:320</a></div></div>
<div class="ttc" id="namespacellvm_html_a99e12a4a954a95d45f52950d13a43fc6"><div class="ttname"><a href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">llvm::countPopulation</a></div><div class="ttdeci">unsigned countPopulation(T Value)</div><div class="ttdoc">Count the number of set bits in a value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00556">MathExtras.h:556</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html">llvm::MCWriteLatencyEntry</a></div><div class="ttdoc">Specify the latency in cpu cycles for a particular scheduling class and def index. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00078">MCSchedule.h:78</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1WriteDescriptor_html_ae0b7b6b0e09b49c7adb5f111176bb3b3"><div class="ttname"><a href="structllvm_1_1mca_1_1WriteDescriptor.html#ae0b7b6b0e09b49c7adb5f111176bb3b3">llvm::mca::WriteDescriptor::isImplicitWrite</a></div><div class="ttdeci">bool isImplicitWrite() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00061">Instruction.h:61</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html">llvm::MCProcResourceDesc</a></div><div class="ttdoc">Define a kind of processor resource that will be modeled by the scheduler. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00032">MCSchedule.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00180">MCInst.h:180</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a9bf617fd3367180fb96cebccfaae8dfa"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a3496944fcc473dfe584e6615503a7a76"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const</div><div class="ttdoc">Return the number of MachineOperands that are register definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00250">MCInstrDesc.h:250</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1WriteDescriptor_html_adf8897d13affd7fe8d553cbac2f1fe32"><div class="ttname"><a href="structllvm_1_1mca_1_1WriteDescriptor.html#adf8897d13affd7fe8d553cbac2f1fe32">llvm::mca::WriteDescriptor::OpIndex</a></div><div class="ttdeci">int OpIndex</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00041">Instruction.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a4a9a1303240e655d7c3efb1057b8e7a6"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a4a9a1303240e655d7c3efb1057b8e7a6">llvm::MCSchedClassDesc::isVariant</a></div><div class="ttdeci">bool isVariant() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00130">MCSchedule.h:130</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1WriteDescriptor_html_a1370b07f89f8accce6e1c2a26ebfca68"><div class="ttname"><a href="structllvm_1_1mca_1_1WriteDescriptor.html#a1370b07f89f8accce6e1c2a26ebfca68">llvm::mca::WriteDescriptor::RegisterID</a></div><div class="ttdeci">MCPhysReg RegisterID</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00046">Instruction.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab688846a396474c571ab9a78af119e80"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">llvm::MCRegisterInfo::getName</a></div><div class="ttdeci">const char * getName(MCRegister RegNo) const</div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified physical register...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00478">MCRegisterInfo.h:478</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a1652b3fb1337b788da41bd95a348990c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">llvm::MCInstrDesc::mayStore</a></div><div class="ttdeci">bool mayStore() const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00442">MCInstrDesc.h:442</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_a8a0e7fbae12294acd2f117633b0bf853"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#a8a0e7fbae12294acd2f117633b0bf853">llvm::mca::InstrDesc::MustIssueImmediately</a></div><div class="ttdeci">bool MustIssueImmediately</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00381">Instruction.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a5bc2035f3f19740e42698b628255c0d2"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a5bc2035f3f19740e42698b628255c0d2">llvm::MCInstrAnalysis::isZeroIdiom</a></div><div class="ttdeci">virtual bool isZeroIdiom(const MCInst &amp;MI, APInt &amp;Mask, unsigned CPUID) const</div><div class="ttdoc">Returns true if MI is a dependency breaking zero-idiom for the given subtarget. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00108">MCInstrAnalysis.h:108</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html">llvm::mca::InstrDesc</a></div><div class="ttdoc">An instruction descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00348">Instruction.h:348</a></div></div>
<div class="ttc" id="namespacellvm_1_1mca_html_a1469ef594a4f1eb751930308377a1824"><div class="ttname"><a href="namespacellvm_1_1mca.html#a1469ef594a4f1eb751930308377a1824">llvm::mca::computeMaxLatency</a></div><div class="ttdeci">static void computeMaxLatency(InstrDesc &amp;ID, const MCInstrDesc &amp;MCDesc, const MCSchedClassDesc &amp;SCDesc, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="InstrBuilder_8cpp_source.html#l00203">InstrBuilder.cpp:203</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a87b307b08bc0acbbf95fab6bca87983c"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a87b307b08bc0acbbf95fab6bca87983c">llvm::MCSchedModel::computeInstrLatency</a></div><div class="ttdeci">static int computeInstrLatency(const MCSubtargetInfo &amp;STI, const MCSchedClassDesc &amp;SCDesc)</div><div class="ttdoc">Returns the latency value for the scheduling class. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8cpp_source.html#l00040">MCSchedule.cpp:40</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1WriteDescriptor_html_a8de404417bcfb7dbc20c0e779e0696cd"><div class="ttname"><a href="structllvm_1_1mca_1_1WriteDescriptor.html#a8de404417bcfb7dbc20c0e779e0696cd">llvm::mca::WriteDescriptor::Latency</a></div><div class="ttdeci">unsigned Latency</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00043">Instruction.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1mca_html_ae652ac0aafced9e7ef6249d3b4e50171"><div class="ttname"><a href="namespacellvm_1_1mca.html#ae652ac0aafced9e7ef6249d3b4e50171">llvm::mca::getResourceStateIndex</a></div><div class="ttdeci">unsigned getResourceStateIndex(uint64_t Mask)</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Support_8h_source.html#l00099">Support.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aae1b2a98bb0ec92da21fc3ddf683ca71"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aae1b2a98bb0ec92da21fc3ddf683ca71">llvm::MCInstrDesc::isCall</a></div><div class="ttdeci">bool isCall() const</div><div class="ttdoc">Return true if the instruction is a call. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00286">MCInstrDesc.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a61135ed1e41e27fe943bdcde17c462d1"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a61135ed1e41e27fe943bdcde17c462d1">llvm::MCSubtargetInfo::resolveVariantSchedClass</a></div><div class="ttdeci">virtual unsigned resolveVariantSchedClass(unsigned SchedClass, const MCInst *MI, unsigned CPUID) const</div><div class="ttdoc">Resolve a variant scheduling class for the given MCInst and CPU. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00214">MCSubtargetInfo.h:214</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0889f5abf71c45b0610d3fa148986eaf"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0889f5abf71c45b0610d3fa148986eaf">llvm::MCSubtargetInfo::getWriteProcResBegin</a></div><div class="ttdeci">const MCWriteProcResEntry * getWriteProcResBegin(const MCSchedClassDesc *SC) const</div><div class="ttdoc">Return an iterator at the first process resource consumed by the given scheduling class...</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00160">MCSubtargetInfo.h:160</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="InstrBuilder_8h_html"><div class="ttname"><a href="InstrBuilder_8h.html">InstrBuilder.h</a></div><div class="ttdoc">A builder class for instructions that are statically analyzed by llvm-mca. </div></div>
<div class="ttc" id="namespacellvm_html_a630d5053a373472934b2af60d6551107"><div class="ttname"><a href="namespacellvm.html#a630d5053a373472934b2af60d6551107">llvm::PowerOf2Floor</a></div><div class="ttdeci">uint64_t PowerOf2Floor(uint64_t A)</div><div class="ttdoc">Returns the power of two which is less than or equal to the given value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00684">MathExtras.h:684</a></div></div>
<div class="ttc" id="classllvm_1_1Error_html"><div class="ttname"><a href="classllvm_1_1Error.html">llvm::Error</a></div><div class="ttdoc">Lightweight error class with error context and mandatory checking. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2Error_8h_source.html#l00157">Error.h:157</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a5eaebfb37c3f693c9b1644c38969d4c9"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a5eaebfb37c3f693c9b1644c38969d4c9">llvm::MCSchedClassDesc::NumWriteLatencyEntries</a></div><div class="ttdeci">uint16_t NumWriteLatencyEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00123">MCSchedule.h:123</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1ReadDescriptor_html_a34d187a196beac6555309d6d3c0b81df"><div class="ttname"><a href="structllvm_1_1mca_1_1ReadDescriptor.html#a34d187a196beac6555309d6d3c0b81df">llvm::mca::ReadDescriptor::RegisterID</a></div><div class="ttdeci">MCPhysReg RegisterID</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00074">Instruction.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_ac1a7e919b50d710b30f58a61031a36ca"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#ac1a7e919b50d710b30f58a61031a36ca">llvm::mca::InstrDesc::NumMicroOps</a></div><div class="ttdeci">unsigned NumMicroOps</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00367">Instruction.h:367</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1mca_html_a65c7a8ebc9a13366a19e1573563cbe0c"><div class="ttname"><a href="namespacellvm_1_1mca.html#a65c7a8ebc9a13366a19e1573563cbe0c">llvm::mca::initializeUsedResources</a></div><div class="ttdeci">static void initializeUsedResources(InstrDesc &amp;ID, const MCSchedClassDesc &amp;SCDesc, const MCSubtargetInfo &amp;STI, ArrayRef&lt; uint64_t &gt; ProcResourceMasks)</div><div class="ttdef"><b>Definition:</b> <a href="InstrBuilder_8cpp_source.html#l00038">InstrBuilder.cpp:38</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1ReadDescriptor_html_a35fe107bb3c6f92f39fb31704df3d6a1"><div class="ttname"><a href="structllvm_1_1mca_1_1ReadDescriptor.html#a35fe107bb3c6f92f39fb31704df3d6a1">llvm::mca::ReadDescriptor::OpIndex</a></div><div class="ttdeci">int OpIndex</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00069">Instruction.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_af15578b4490afbb57377b0ee83d376bb"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">llvm::MCSubtargetInfo::getSchedModel</a></div><div class="ttdeci">const MCSchedModel &amp; getSchedModel() const</div><div class="ttdoc">Get the machine model for this subtarget&amp;#39;s CPU. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00156">MCSubtargetInfo.h:156</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a5268bc4b5673e84a8f75df74b024d374"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a5268bc4b5673e84a8f75df74b024d374">llvm::MCSchedModel::getNumProcResourceKinds</a></div><div class="ttdeci">unsigned getNumProcResourceKinds() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00335">MCSchedule.h:335</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1InstrDesc_html_ad4033eb9a420daeadd51d5a59e2133ed"><div class="ttname"><a href="structllvm_1_1mca_1_1InstrDesc.html#ad4033eb9a420daeadd51d5a59e2133ed">llvm::mca::InstrDesc::Writes</a></div><div class="ttdeci">SmallVector&lt; WriteDescriptor, 4 &gt; Writes</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00349">Instruction.h:349</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_ad0b3d8447f88377b62d9c019f3c4e118"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">llvm::SmallVectorImpl::resize</a></div><div class="ttdeci">void resize(size_type N)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00344">SmallVector.h:344</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:10:59 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
