<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v</a>
defines: 
time_elapsed: 1.112s
ram usage: 36460 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpp28488l0/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v:3</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v:30</a>: No timescale set for &#34;myxor&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v:30</a>: Compile module &#34;work@myxor&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v:3</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v:30</a>: Implicit port type (wire) for &#34;q&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v:3</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpp28488l0/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpp28488l0/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpp28488l0/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@myxor, file:<a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v</a>, line:30, parent:work@top
   |vpiDefName:work@myxor
   |vpiFullName:work@myxor
   |vpiPort:
   \_port: (q), line:30
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:30
         |vpiName:q
         |vpiFullName:work@myxor.q
   |vpiPort:
   \_port: (a), line:30
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:30
         |vpiName:a
         |vpiFullName:work@myxor.a
   |vpiPort:
   \_port: (b), line:30
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:30
         |vpiName:b
         |vpiFullName:work@myxor.b
   |vpiPort:
   \_port: (fast), line:30
     |vpiName:fast
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fast), line:30
         |vpiName:fast
         |vpiFullName:work@myxor.fast
   |vpiNet:
   \_logic_net: (q), line:30
   |vpiNet:
   \_logic_net: (a), line:30
   |vpiNet:
   \_logic_net: (b), line:30
   |vpiNet:
   \_logic_net: (fast), line:30
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v</a>, line:3, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:7
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:8
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:8
           |vpiName:a
           |vpiFullName:work@top.a
         |vpiRhs:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:9
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:9
           |vpiName:b
           |vpiFullName:work@top.b
         |vpiRhs:
         \_constant: , line:9
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:10
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (fast), line:10
           |vpiName:fast
           |vpiFullName:work@top.fast
         |vpiRhs:
         \_constant: , line:10
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:11
         |#10
         |vpiStmt:
         \_sys_func_call: ($monitor), line:11
           |vpiName:$monitor
           |vpiArgument:
           \_sys_func_call: ($time), line:11
             |vpiName:$time
           |vpiArgument:
           \_constant: , line:11
             |vpiConstType:6
             |vpiDecompile:&#34;a=%b, b=%b, fast=%b, q=%b&#34;
             |vpiSize:27
             |STRING:&#34;a=%b, b=%b, fast=%b, q=%b&#34;
           |vpiArgument:
           \_ref_obj: (a), line:11
             |vpiName:a
           |vpiArgument:
           \_ref_obj: (b), line:11
             |vpiName:b
           |vpiArgument:
           \_ref_obj: (fast), line:11
             |vpiName:fast
           |vpiArgument:
           \_ref_obj: (q), line:11
             |vpiName:q
       |vpiStmt:
       \_delay_control: , line:12
         |#10
         |vpiStmt:
         \_assignment: , line:12
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (a), line:12
             |vpiName:a
             |vpiFullName:work@top.a
           |vpiRhs:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:13
         |#10
         |vpiStmt:
         \_assignment: , line:13
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (a), line:13
             |vpiName:a
             |vpiFullName:work@top.a
           |vpiRhs:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiStmt:
       \_delay_control: , line:14
         |#10
         |vpiStmt:
         \_assignment: , line:14
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (b), line:14
             |vpiName:b
             |vpiFullName:work@top.b
           |vpiRhs:
           \_constant: , line:14
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:15
         |#10
         |vpiStmt:
         \_assignment: , line:15
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (b), line:15
             |vpiName:b
             |vpiFullName:work@top.b
           |vpiRhs:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiStmt:
       \_delay_control: , line:16
         |#10
         |vpiStmt:
         \_assignment: , line:16
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (a), line:16
             |vpiName:a
             |vpiFullName:work@top.a
           |vpiRhs:
           \_constant: , line:16
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:17
         |#10
         |vpiStmt:
         \_assignment: , line:17
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (fast), line:17
             |vpiName:fast
             |vpiFullName:work@top.fast
           |vpiRhs:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:18
         |#10
         |vpiStmt:
         \_assignment: , line:18
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (b), line:18
             |vpiName:b
             |vpiFullName:work@top.b
           |vpiRhs:
           \_constant: , line:18
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:19
         |#10
         |vpiStmt:
         \_assignment: , line:19
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (b), line:19
             |vpiName:b
             |vpiFullName:work@top.b
           |vpiRhs:
           \_constant: , line:19
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiStmt:
       \_delay_control: , line:20
         |#10
         |vpiStmt:
         \_assignment: , line:20
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (a), line:20
             |vpiName:a
             |vpiFullName:work@top.a
           |vpiRhs:
           \_constant: , line:20
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiStmt:
       \_delay_control: , line:21
         |#10
         |vpiStmt:
         \_assignment: , line:21
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (a), line:21
             |vpiName:a
             |vpiFullName:work@top.a
           |vpiRhs:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:23
         |#10
         |vpiStmt:
         \_sys_func_call: ($finish), line:23
           |vpiName:$finish
   |vpiNet:
   \_logic_net: (a), line:4
     |vpiName:a
     |vpiFullName:work@top.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:4
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (fast), line:4
     |vpiName:fast
     |vpiFullName:work@top.fast
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (q), line:5
     |vpiName:q
     |vpiFullName:work@top.q
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v</a>, line:3
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@myxor (g1), file:<a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v</a>, line:26, parent:work@top
     |vpiDefName:work@myxor
     |vpiName:g1
     |vpiFullName:work@top.g1
     |vpiPort:
     \_port: (q), line:30, parent:g1
       |vpiName:q
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (q)
         |vpiName:q
         |vpiActual:
         \_logic_net: (q), line:5, parent:work@top
           |vpiName:q
           |vpiFullName:work@top.q
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:30, parent:g1
           |vpiName:q
           |vpiFullName:work@top.g1.q
     |vpiPort:
     \_port: (a), line:30, parent:g1
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a)
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:4, parent:work@top
           |vpiName:a
           |vpiFullName:work@top.a
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:30, parent:g1
           |vpiName:a
           |vpiFullName:work@top.g1.a
     |vpiPort:
     \_port: (b), line:30, parent:g1
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b)
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:4, parent:work@top
           |vpiName:b
           |vpiFullName:work@top.b
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:30, parent:g1
           |vpiName:b
           |vpiFullName:work@top.g1.b
     |vpiPort:
     \_port: (fast), line:30, parent:g1
       |vpiName:fast
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (fast)
         |vpiName:fast
         |vpiActual:
         \_logic_net: (fast), line:4, parent:work@top
           |vpiName:fast
           |vpiFullName:work@top.fast
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (fast), line:30, parent:g1
           |vpiName:fast
           |vpiFullName:work@top.g1.fast
     |vpiNet:
     \_logic_net: (q), line:30, parent:g1
     |vpiNet:
     \_logic_net: (a), line:30, parent:g1
     |vpiNet:
     \_logic_net: (b), line:30, parent:g1
     |vpiNet:
     \_logic_net: (fast), line:30, parent:g1
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/specify3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/specify3.v</a>, line:3
   |vpiNet:
   \_logic_net: (a), line:4, parent:work@top
   |vpiNet:
   \_logic_net: (b), line:4, parent:work@top
   |vpiNet:
   \_logic_net: (fast), line:4, parent:work@top
   |vpiNet:
   \_logic_net: (q), line:5, parent:work@top
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \g1 of type 32
Object: \q of type 44
Object: \a of type 44
Object: \b of type 44
Object: \fast of type 44
Object: \q of type 36
Object: \a of type 36
Object: \b of type 36
Object: \fast of type 36
Object: \a of type 36
Object: \b of type 36
Object: \fast of type 36
Object: \q of type 36
Object: \work_myxor of type 32
Object: \q of type 44
Object: \a of type 44
Object: \b of type 44
Object: \fast of type 44
Object: \q of type 36
Object: \a of type 36
Object: \b of type 36
Object: \fast of type 36
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object:  of type 3
Object: \b of type 608
Object:  of type 7
Object:  of type 3
Object: \fast of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>