{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629240988542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629240988549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 19:56:28 2021 " "Processing started: Tue Aug 17 19:56:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629240988549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240988549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240988550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629240988854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629240988854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ROM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/RAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file add_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_PC " "Found entity 1: ADD_PC" {  } { { "ADD_PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ADD_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_5 " "Found entity 1: MUX_5" {  } { { "MUX_5.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MUX_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_32 " "Found entity 1: MUX_32" {  } { { "MUX_32.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MUX_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left2_32 " "Found entity 1: Shift_Left2_32" {  } { { "Shift_Left2_32.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/Shift_Left2_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2_26.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left2_26.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left2_26 " "Found entity 1: Shift_Left2_26" {  } { { "Shift_Left2_26.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/Shift_Left2_26.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Add " "Found entity 1: ALU_Add" {  } { { "ALU_Add.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU_Add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240995835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK MIPS.v(7) " "Verilog HDL Implicit Net warning at MIPS.v(7): created implicit net for \"CLK\"" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemRead MIPS.v(13) " "Verilog HDL Implicit Net warning at MIPS.v(13): created implicit net for \"MemRead\"" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995835 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(8) " "Verilog HDL Instantiation warning at MIPS.v(8): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995836 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(11) " "Verilog HDL Instantiation warning at MIPS.v(11): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995836 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(13) " "Verilog HDL Instantiation warning at MIPS.v(13): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995836 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(17) " "Verilog HDL Instantiation warning at MIPS.v(17): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995836 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(22) " "Verilog HDL Instantiation warning at MIPS.v(22): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995836 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(25) " "Verilog HDL Instantiation warning at MIPS.v(25): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995836 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(29) " "Verilog HDL Instantiation warning at MIPS.v(29): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995836 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(34) " "Verilog HDL Instantiation warning at MIPS.v(34): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995837 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(38) " "Verilog HDL Instantiation warning at MIPS.v(38): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995837 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(42) " "Verilog HDL Instantiation warning at MIPS.v(42): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995837 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(45) " "Verilog HDL Instantiation warning at MIPS.v(45): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995837 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(50) " "Verilog HDL Instantiation warning at MIPS.v(50): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995837 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(53) " "Verilog HDL Instantiation warning at MIPS.v(53): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995837 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(56) " "Verilog HDL Instantiation warning at MIPS.v(56): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995837 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(59) " "Verilog HDL Instantiation warning at MIPS.v(59): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995837 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(65) " "Verilog HDL Instantiation warning at MIPS.v(65): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995837 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(68) " "Verilog HDL Instantiation warning at MIPS.v(68): instance has no name" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629240995837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629240995926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:comb_4 " "Elaborating entity \"PC\" for hierarchy \"PC:comb_4\"" {  } { { "MIPS.v" "comb_4" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:comb_5 " "Elaborating entity \"ROM\" for hierarchy \"ROM:comb_5\"" {  } { { "MIPS.v" "comb_5" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995974 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10 0 31 ROM.v(15) " "Verilog HDL warning at ROM.v(15): number of words (10) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "ROM.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ROM.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1629240995975 "|MIPS|ROM:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ROM.v(11) " "Net \"rom.data_a\" at ROM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ROM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629240995976 "|MIPS|ROM:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ROM.v(11) " "Net \"rom.waddr_a\" at ROM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ROM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629240995976 "|MIPS|ROM:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ROM.v(11) " "Net \"rom.we_a\" at ROM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ROM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629240995976 "|MIPS|ROM:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:comb_6 " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:comb_6\"" {  } { { "MIPS.v" "comb_6" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_5 MUX_5:comb_7 " "Elaborating entity \"MUX_5\" for hierarchy \"MUX_5:comb_7\"" {  } { { "MIPS.v" "comb_7" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995984 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "option MUX_5.v(8) " "Verilog HDL Always Construct warning at MUX_5.v(8): variable \"option\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_5.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MUX_5.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629240995985 "|MIPS|MUX_5:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:comb_8 " "Elaborating entity \"registers\" for hierarchy \"registers:comb_8\"" {  } { { "MIPS.v" "comb_8" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:comb_9 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:comb_9\"" {  } { { "MIPS.v" "comb_9" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_32 MUX_32:comb_10 " "Elaborating entity \"MUX_32\" for hierarchy \"MUX_32:comb_10\"" {  } { { "MIPS.v" "comb_10" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995988 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "option MUX_32.v(8) " "Verilog HDL Always Construct warning at MUX_32.v(8): variable \"option\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_32.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MUX_32.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629240995988 "|MIPS|MUX_32:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:comb_11 " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:comb_11\"" {  } { { "MIPS.v" "comb_11" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:comb_12 " "Elaborating entity \"ALU\" for hierarchy \"ALU:comb_12\"" {  } { { "MIPS.v" "comb_12" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995990 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Result ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"ALU_Result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] ALU.v(9) " "Inferred latch for \"ALU_Result\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] ALU.v(9) " "Inferred latch for \"ALU_Result\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] ALU.v(9) " "Inferred latch for \"ALU_Result\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] ALU.v(9) " "Inferred latch for \"ALU_Result\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] ALU.v(9) " "Inferred latch for \"ALU_Result\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] ALU.v(9) " "Inferred latch for \"ALU_Result\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] ALU.v(9) " "Inferred latch for \"ALU_Result\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] ALU.v(9) " "Inferred latch for \"ALU_Result\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[8\] ALU.v(9) " "Inferred latch for \"ALU_Result\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[9\] ALU.v(9) " "Inferred latch for \"ALU_Result\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[10\] ALU.v(9) " "Inferred latch for \"ALU_Result\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[11\] ALU.v(9) " "Inferred latch for \"ALU_Result\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[12\] ALU.v(9) " "Inferred latch for \"ALU_Result\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[13\] ALU.v(9) " "Inferred latch for \"ALU_Result\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[14\] ALU.v(9) " "Inferred latch for \"ALU_Result\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[15\] ALU.v(9) " "Inferred latch for \"ALU_Result\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[16\] ALU.v(9) " "Inferred latch for \"ALU_Result\[16\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[17\] ALU.v(9) " "Inferred latch for \"ALU_Result\[17\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[18\] ALU.v(9) " "Inferred latch for \"ALU_Result\[18\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[19\] ALU.v(9) " "Inferred latch for \"ALU_Result\[19\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[20\] ALU.v(9) " "Inferred latch for \"ALU_Result\[20\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[21\] ALU.v(9) " "Inferred latch for \"ALU_Result\[21\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[22\] ALU.v(9) " "Inferred latch for \"ALU_Result\[22\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995991 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[23\] ALU.v(9) " "Inferred latch for \"ALU_Result\[23\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995992 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[24\] ALU.v(9) " "Inferred latch for \"ALU_Result\[24\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995992 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[25\] ALU.v(9) " "Inferred latch for \"ALU_Result\[25\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995992 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[26\] ALU.v(9) " "Inferred latch for \"ALU_Result\[26\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995992 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[27\] ALU.v(9) " "Inferred latch for \"ALU_Result\[27\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995992 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[28\] ALU.v(9) " "Inferred latch for \"ALU_Result\[28\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995992 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[29\] ALU.v(9) " "Inferred latch for \"ALU_Result\[29\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995992 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[30\] ALU.v(9) " "Inferred latch for \"ALU_Result\[30\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995992 "|MIPS|ALU:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[31\] ALU.v(9) " "Inferred latch for \"ALU_Result\[31\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240995992 "|MIPS|ALU:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:comb_13 " "Elaborating entity \"RAM\" for hierarchy \"RAM:comb_13\"" {  } { { "MIPS.v" "comb_13" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_PC ADD_PC:comb_15 " "Elaborating entity \"ADD_PC\" for hierarchy \"ADD_PC:comb_15\"" {  } { { "MIPS.v" "comb_15" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left2_26 Shift_Left2_26:comb_16 " "Elaborating entity \"Shift_Left2_26\" for hierarchy \"Shift_Left2_26:comb_16\"" {  } { { "MIPS.v" "comb_16" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left2_32 Shift_Left2_32:comb_17 " "Elaborating entity \"Shift_Left2_32\" for hierarchy \"Shift_Left2_32:comb_17\"" {  } { { "MIPS.v" "comb_17" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Add ALU_Add:comb_18 " "Elaborating entity \"ALU_Add\" for hierarchy \"ALU_Add:comb_18\"" {  } { { "MIPS.v" "comb_18" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240995997 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_register\[5\] " "Net \"Write_register\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "Write_register\[5\]" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629240996032 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629240996032 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_register\[5\] " "Net \"Write_register\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "Write_register\[5\]" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629240996032 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629240996032 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_register\[5\] " "Net \"Write_register\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "Write_register\[5\]" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629240996033 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629240996033 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Write_register\[5\] " "Net \"Write_register\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS.v" "Write_register\[5\]" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629240996033 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629240996033 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "registers:comb_8\|register " "RAM logic \"registers:comb_8\|register\" is uninferred due to asynchronous read logic" {  } { { "registers.v" "register" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/registers.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1629240996311 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1629240996311 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/db/MIPS.ram0_ROM_16bd8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/db/MIPS.ram0_ROM_16bd8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1629240996313 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:comb_13\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:comb_13\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629240996534 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629240996534 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629240996534 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629240996534 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629240996534 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629240996534 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629240996534 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629240996534 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629240996534 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629240996534 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1629240996534 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:comb_12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:comb_12\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629240996535 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:comb_12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:comb_12\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629240996535 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1629240996535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:comb_13\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:comb_13\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240996589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:comb_13\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM:comb_13\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996589 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629240996589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hd41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hd41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hd41 " "Found entity 1: altsyncram_hd41" {  } { { "db/altsyncram_hd41.tdf" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/db/altsyncram_hd41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240996633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240996633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:comb_12\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:comb_12\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240996661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:comb_12\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:comb_12\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996661 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629240996661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240996705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240996705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:comb_12\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:comb_12\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240996729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:comb_12\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:comb_12\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629240996729 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629240996729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240996768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240996768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240996779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240996779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240996848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240996848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240996905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240996905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629240996943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629240996943 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:comb_12\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:comb_12\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 13 -1 0 } } { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629240997052 "|MIPS|ALU:comb_12|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:comb_12\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:comb_12\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 13 -1 0 } } { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629240997052 "|MIPS|ALU:comb_12|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1629240997052 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1629240997052 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1629240997357 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1629240997387 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1629240997387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[0\] " "Latch ALU:comb_12\|ALU_Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[1\] " "Latch ALU:comb_12\|ALU_Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[2\] " "Latch ALU:comb_12\|ALU_Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[3\] " "Latch ALU:comb_12\|ALU_Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[4\] " "Latch ALU:comb_12\|ALU_Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[5\] " "Latch ALU:comb_12\|ALU_Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[6\] " "Latch ALU:comb_12\|ALU_Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[7\] " "Latch ALU:comb_12\|ALU_Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[8\] " "Latch ALU:comb_12\|ALU_Result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[9\] " "Latch ALU:comb_12\|ALU_Result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[10\] " "Latch ALU:comb_12\|ALU_Result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[11\] " "Latch ALU:comb_12\|ALU_Result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[12\] " "Latch ALU:comb_12\|ALU_Result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[13\] " "Latch ALU:comb_12\|ALU_Result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997394 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[14\] " "Latch ALU:comb_12\|ALU_Result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[15\] " "Latch ALU:comb_12\|ALU_Result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[16\] " "Latch ALU:comb_12\|ALU_Result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[17\] " "Latch ALU:comb_12\|ALU_Result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[18\] " "Latch ALU:comb_12\|ALU_Result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[19\] " "Latch ALU:comb_12\|ALU_Result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[20\] " "Latch ALU:comb_12\|ALU_Result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[21\] " "Latch ALU:comb_12\|ALU_Result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[22\] " "Latch ALU:comb_12\|ALU_Result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[23\] " "Latch ALU:comb_12\|ALU_Result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[24\] " "Latch ALU:comb_12\|ALU_Result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[25\] " "Latch ALU:comb_12\|ALU_Result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[26\] " "Latch ALU:comb_12\|ALU_Result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[27\] " "Latch ALU:comb_12\|ALU_Result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[28\] " "Latch ALU:comb_12\|ALU_Result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997395 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[29\] " "Latch ALU:comb_12\|ALU_Result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997396 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[30\] " "Latch ALU:comb_12\|ALU_Result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997396 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:comb_12\|ALU_Result\[31\] " "Latch ALU:comb_12\|ALU_Result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|current_adress\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|current_adress\[2\]" {  } { { "PC.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/PC.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629240997396 ""}  } { { "ALU.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629240997396 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[3\] GND " "Pin \"instruction\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[4\] GND " "Pin \"instruction\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[6\] GND " "Pin \"instruction\[6\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[7\] GND " "Pin \"instruction\[7\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[8\] GND " "Pin \"instruction\[8\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[9\] GND " "Pin \"instruction\[9\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[10\] GND " "Pin \"instruction\[10\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[14\] GND " "Pin \"instruction\[14\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[15\] GND " "Pin \"instruction\[15\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[19\] GND " "Pin \"instruction\[19\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[20\] GND " "Pin \"instruction\[20\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[23\] GND " "Pin \"instruction\[23\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[24\] GND " "Pin \"instruction\[24\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[25\] GND " "Pin \"instruction\[25\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "C:/Arquivos de PC/Arquivos de PC/UNIFESP/5sem/LabAOC/MIPS/MIPS.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629240998081 "|MIPS|instruction[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629240998081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629240998275 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "793 " "793 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629240999746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629240999954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629240999954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2162 " "Implemented 2162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629241000084 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629241000084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2059 " "Implemented 2059 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629241000084 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1629241000084 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1629241000084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629241000084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629241000110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 19:56:40 2021 " "Processing ended: Tue Aug 17 19:56:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629241000110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629241000110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629241000110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629241000110 ""}
