/*
 * FLPR IPC configuration for XIP memory layout
 * Shared memory region: 160KB (0x20010000-0x20038000)
 * TX/RX swapped from M33 perspective for bidirectional communication
 */

/ {
	soc {
		reserved-memory {
			#address-cells = <1>;
			#size-cells = <1>;

			// TX buffer: 1KB at 0x20010000 (M33's RX)
			sram_tx: memory@20010000 {
				reg = <0x20010000 0x400>;  // 1KB
			};

			// RX buffer: 1KB at 0x20010400 (M33's TX)
			sram_rx: memory@20010400 {
				reg = <0x20010400 0x400>;  // 1KB
			};
		};
	};

	ipc {
		ipc0: ipc0 {
			compatible = "zephyr,ipc-icmsg";
			dcache-alignment = <32>;
			tx-region = <&sram_tx>;
			rx-region = <&sram_rx>;
			mboxes = <&cpuflpr_vevif_rx 21>, <&cpuflpr_vevif_tx 20>;
			mbox-names = "rx", "tx";
			status = "okay";
		};
	};
};

&cpuflpr_vevif_rx {
	status = "okay";
};

&cpuflpr_vevif_tx {
	status = "okay";
};

&uart30 {
	/delete-property/ hw-flow-control;
};
