{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556060756843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556060756844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 02:05:56 2019 " "Processing started: Wed Apr 24 02:05:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556060756844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556060756844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uygulama12 -c uygulama12 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uygulama12 -c uygulama12" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556060756845 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "altfp_mult.qip " "Tcl Script File altfp_mult.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE altfp_mult.qip " "set_global_assignment -name QIP_FILE altfp_mult.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1556060756911 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1556060756911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1556060757274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_7_1200mv_85c_slow.vho /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_7_1200mv_85c_slow.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556060759008 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_7_1200mv_0c_slow.vho /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_7_1200mv_0c_slow.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556060760099 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_min_1200mv_0c_fast.vho /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_min_1200mv_0c_fast.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556060761187 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12.vho /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556060762275 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_7_1200mv_85c_vhd_slow.sdo /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_7_1200mv_85c_vhd_slow.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556060762978 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_7_1200mv_0c_vhd_slow.sdo /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_7_1200mv_0c_vhd_slow.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556060763678 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_min_1200mv_0c_vhd_fast.sdo /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_min_1200mv_0c_vhd_fast.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556060764373 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_vhd.sdo /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_vhd.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556060765074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1141 " "Peak virtual memory: 1141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556060765216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 02:06:05 2019 " "Processing ended: Wed Apr 24 02:06:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556060765216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556060765216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556060765216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556060765216 ""}
