

================================================================
== Vivado HLS Report for 'demodulationFM'
================================================================
* Date:           Mon May  4 11:38:20 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DemodulationFM
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.771 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  7100016|  13400016| 71.000 ms | 0.134 sec |  7100016|  13400016|   none  |
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+----------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles)  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |    max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+----------+----------+-----------+-----------+--------+----------+
        |- HConvH  |  7100000|  13400000| 71 ~ 134 |          -|          -|  100000|    no    |
        | + HConv  |       62|        62|         2|          -|          -|      31|    no    |
        +----------+---------+----------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 89
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 89 26 
25 --> 24 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i18"   --->   Operation 90 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_2 = alloca i18"   --->   Operation 91 'alloca' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%hwin_I_V = alloca [31 x i18], align 4" [demodulation_FM.cpp:97]   --->   Operation 92 'alloca' 'hwin_I_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%hwin_Q_V = alloca [31 x i18], align 4" [demodulation_FM.cpp:97]   --->   Operation 93 'alloca' 'hwin_Q_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 0" [demodulation_FM.cpp:97]   --->   Operation 94 'getelementptr' 'hwin_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr, align 16" [demodulation_FM.cpp:97]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_1 : Operation 96 [1/1] (1.06ns)   --->   "store i18 0, i18* %p_Val2_2" [demodulation_FM.cpp:176]   --->   Operation 96 'store' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 97 [1/1] (1.06ns)   --->   "store i18 0, i18* %p_Val2_1" [demodulation_FM.cpp:176]   --->   Operation 97 'store' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_1 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 1" [demodulation_FM.cpp:97]   --->   Operation 98 'getelementptr' 'hwin_Q_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_1, align 4" [demodulation_FM.cpp:97]   --->   Operation 99 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_2 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 2" [demodulation_FM.cpp:97]   --->   Operation 100 'getelementptr' 'hwin_Q_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_2, align 8" [demodulation_FM.cpp:97]   --->   Operation 101 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_3 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 3" [demodulation_FM.cpp:97]   --->   Operation 102 'getelementptr' 'hwin_Q_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_3, align 4" [demodulation_FM.cpp:97]   --->   Operation 103 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_4 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 4" [demodulation_FM.cpp:97]   --->   Operation 104 'getelementptr' 'hwin_Q_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_4, align 16" [demodulation_FM.cpp:97]   --->   Operation 105 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_5 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 5" [demodulation_FM.cpp:97]   --->   Operation 106 'getelementptr' 'hwin_Q_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_5, align 4" [demodulation_FM.cpp:97]   --->   Operation 107 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_6 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 6" [demodulation_FM.cpp:97]   --->   Operation 108 'getelementptr' 'hwin_Q_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_6, align 8" [demodulation_FM.cpp:97]   --->   Operation 109 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_7 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 7" [demodulation_FM.cpp:97]   --->   Operation 110 'getelementptr' 'hwin_Q_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_7, align 4" [demodulation_FM.cpp:97]   --->   Operation 111 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_8 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 8" [demodulation_FM.cpp:97]   --->   Operation 112 'getelementptr' 'hwin_Q_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_8, align 16" [demodulation_FM.cpp:97]   --->   Operation 113 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_9 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 9" [demodulation_FM.cpp:97]   --->   Operation 114 'getelementptr' 'hwin_Q_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_9, align 4" [demodulation_FM.cpp:97]   --->   Operation 115 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_10 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 10" [demodulation_FM.cpp:97]   --->   Operation 116 'getelementptr' 'hwin_Q_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_10, align 8" [demodulation_FM.cpp:97]   --->   Operation 117 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 7 <SV = 6> <Delay = 1.42>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_11 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 11" [demodulation_FM.cpp:97]   --->   Operation 118 'getelementptr' 'hwin_Q_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_11, align 4" [demodulation_FM.cpp:97]   --->   Operation 119 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_12 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 12" [demodulation_FM.cpp:97]   --->   Operation 120 'getelementptr' 'hwin_Q_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_12, align 16" [demodulation_FM.cpp:97]   --->   Operation 121 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 8 <SV = 7> <Delay = 1.42>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_13 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 13" [demodulation_FM.cpp:97]   --->   Operation 122 'getelementptr' 'hwin_Q_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_13, align 4" [demodulation_FM.cpp:97]   --->   Operation 123 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_14 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 14" [demodulation_FM.cpp:97]   --->   Operation 124 'getelementptr' 'hwin_Q_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_14, align 8" [demodulation_FM.cpp:97]   --->   Operation 125 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 9 <SV = 8> <Delay = 1.42>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_15 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 15" [demodulation_FM.cpp:97]   --->   Operation 126 'getelementptr' 'hwin_Q_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_15, align 4" [demodulation_FM.cpp:97]   --->   Operation 127 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_16 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 16" [demodulation_FM.cpp:97]   --->   Operation 128 'getelementptr' 'hwin_Q_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_16, align 16" [demodulation_FM.cpp:97]   --->   Operation 129 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_17 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 17" [demodulation_FM.cpp:97]   --->   Operation 130 'getelementptr' 'hwin_Q_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_17, align 4" [demodulation_FM.cpp:97]   --->   Operation 131 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_18 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 18" [demodulation_FM.cpp:97]   --->   Operation 132 'getelementptr' 'hwin_Q_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_18, align 8" [demodulation_FM.cpp:97]   --->   Operation 133 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 11 <SV = 10> <Delay = 1.42>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_19 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 19" [demodulation_FM.cpp:97]   --->   Operation 134 'getelementptr' 'hwin_Q_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_19, align 4" [demodulation_FM.cpp:97]   --->   Operation 135 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_20 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 20" [demodulation_FM.cpp:97]   --->   Operation 136 'getelementptr' 'hwin_Q_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_20, align 16" [demodulation_FM.cpp:97]   --->   Operation 137 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 12 <SV = 11> <Delay = 1.42>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_21 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 21" [demodulation_FM.cpp:97]   --->   Operation 138 'getelementptr' 'hwin_Q_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_21, align 4" [demodulation_FM.cpp:97]   --->   Operation 139 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_22 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 22" [demodulation_FM.cpp:97]   --->   Operation 140 'getelementptr' 'hwin_Q_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_22, align 8" [demodulation_FM.cpp:97]   --->   Operation 141 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 13 <SV = 12> <Delay = 1.42>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_23 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 23" [demodulation_FM.cpp:97]   --->   Operation 142 'getelementptr' 'hwin_Q_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_23, align 4" [demodulation_FM.cpp:97]   --->   Operation 143 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_24 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 24" [demodulation_FM.cpp:97]   --->   Operation 144 'getelementptr' 'hwin_Q_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_24, align 16" [demodulation_FM.cpp:97]   --->   Operation 145 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 14 <SV = 13> <Delay = 1.42>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_25 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 25" [demodulation_FM.cpp:97]   --->   Operation 146 'getelementptr' 'hwin_Q_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_25, align 4" [demodulation_FM.cpp:97]   --->   Operation 147 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_26 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 26" [demodulation_FM.cpp:97]   --->   Operation 148 'getelementptr' 'hwin_Q_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_26, align 8" [demodulation_FM.cpp:97]   --->   Operation 149 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 15 <SV = 14> <Delay = 1.42>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_27 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 27" [demodulation_FM.cpp:97]   --->   Operation 150 'getelementptr' 'hwin_Q_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_27, align 4" [demodulation_FM.cpp:97]   --->   Operation 151 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_28 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 28" [demodulation_FM.cpp:97]   --->   Operation 152 'getelementptr' 'hwin_Q_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_28, align 16" [demodulation_FM.cpp:97]   --->   Operation 153 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>

State 16 <SV = 15> <Delay = 1.42>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %y_demod_d_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str43, [1 x i8]* @p_str44, [1 x i8]* @p_str45, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str46, [1 x i8]* @p_str47)"   --->   Operation 154 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %y_Q_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str40, [1 x i8]* @p_str41)"   --->   Operation 155 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %y_I_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str31, [1 x i8]* @p_str32, [1 x i8]* @p_str33, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str34, [1 x i8]* @p_str35)"   --->   Operation 156 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %y_I_V_V), !map !118"   --->   Operation 157 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %y_Q_V_V), !map !124"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %y_demod_d_V_V), !map !128"   --->   Operation 159 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !132"   --->   Operation 160 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @demodulationFM_str) nounwind"   --->   Operation 161 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_29 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 29" [demodulation_FM.cpp:97]   --->   Operation 162 'getelementptr' 'hwin_Q_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_29, align 4" [demodulation_FM.cpp:97]   --->   Operation 163 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_30 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 30" [demodulation_FM.cpp:97]   --->   Operation 164 'getelementptr' 'hwin_Q_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (1.42ns)   --->   "store i18 0, i18* %hwin_Q_V_addr_30, align 8" [demodulation_FM.cpp:97]   --->   Operation 165 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_16 : Operation 166 [1/1] (1.06ns)   --->   "br label %0" [demodulation_FM.cpp:176]   --->   Operation 166 'br' <Predicate = true> <Delay = 1.06>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%value_V_3 = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %add_ln176, %HConvH_end ]" [demodulation_FM.cpp:178]   --->   Operation 167 'phi' 'value_V_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%l_0 = phi i17 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %l, %HConvH_end ]"   --->   Operation 168 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%phi_urem = phi i17 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %select_ln233, %HConvH_end ]" [demodulation_FM.cpp:233]   --->   Operation 169 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i17 %l_0 to i3" [demodulation_FM.cpp:176]   --->   Operation 170 'trunc' 'trunc_ln176' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (1.50ns)   --->   "%icmp_ln176 = icmp eq i17 %l_0, -31072" [demodulation_FM.cpp:176]   --->   Operation 171 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100000, i64 100000, i64 100000)"   --->   Operation 172 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (1.50ns)   --->   "%l = add i17 1, %l_0" [demodulation_FM.cpp:176]   --->   Operation 173 'add' 'l' <Predicate = true> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln176, label %15, label %HConvH_begin" [demodulation_FM.cpp:176]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind" [demodulation_FM.cpp:177]   --->   Operation 175 'specloopname' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)" [demodulation_FM.cpp:177]   --->   Operation 176 'specregionbegin' 'tmp' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (1.50ns)   --->   "%icmp_ln1494 = icmp sgt i18 %value_V_3, 65536" [demodulation_FM.cpp:179]   --->   Operation 177 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln176)> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (1.52ns)   --->   "%value_V = add i18 -65536, %value_V_3" [demodulation_FM.cpp:181]   --->   Operation 178 'add' 'value_V' <Predicate = (!icmp_ln176)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (0.73ns)   --->   "%value_V_4 = select i1 %icmp_ln1494, i18 %value_V, i18 %value_V_3" [demodulation_FM.cpp:179]   --->   Operation 179 'select' 'value_V_4' <Predicate = (!icmp_ln176)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%ret_V = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %value_V_4, i32 8, i32 17)" [demodulation_FM.cpp:183]   --->   Operation 180 'partselect' 'ret_V' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %value_V_4, i32 17)" [demodulation_FM.cpp:183]   --->   Operation 181 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i18 %value_V_4 to i8" [demodulation_FM.cpp:183]   --->   Operation 182 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (1.22ns)   --->   "%icmp_ln851 = icmp eq i8 %trunc_ln851, 0" [demodulation_FM.cpp:183]   --->   Operation 183 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln176)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [1/1] (1.41ns)   --->   "%ret_V_1 = add i10 1, %ret_V" [demodulation_FM.cpp:183]   --->   Operation 184 'add' 'ret_V_1' <Predicate = (!icmp_ln176)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i10 %ret_V, i10 %ret_V_1" [demodulation_FM.cpp:183]   --->   Operation 185 'select' 'select_ln851' <Predicate = (!icmp_ln176)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 186 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i10 %select_ln851, i10 %ret_V" [demodulation_FM.cpp:183]   --->   Operation 186 'select' 'select_ln850' <Predicate = (!icmp_ln176)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%idx_1 = trunc i10 %select_ln850 to i6" [demodulation_FM.cpp:183]   --->   Operation 187 'trunc' 'idx_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (2.81ns)   --->   "%tmp_V_1 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %y_I_V_V)" [demodulation_FM.cpp:184]   --->   Operation 188 'read' 'tmp_V_1' <Predicate = (!icmp_ln176)> <Delay = 2.81> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 0> <FIFO>
ST_17 : Operation 189 [1/1] (2.81ns)   --->   "%tmp_V_2 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %y_Q_V_V)" [demodulation_FM.cpp:185]   --->   Operation 189 'read' 'tmp_V_2' <Predicate = (!icmp_ln176)> <Delay = 2.81> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 0> <FIFO>
ST_17 : Operation 190 [1/1] (1.29ns)   --->   "%icmp_ln42 = icmp eq i10 %select_ln850, 256" [demodulation_FM.cpp:42->demodulation_FM.cpp:188]   --->   Operation 190 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln176)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (1.26ns)   --->   "br i1 %icmp_ln42, label %cos_lookup.exit, label %1" [demodulation_FM.cpp:42->demodulation_FM.cpp:188]   --->   Operation 191 'br' <Predicate = (!icmp_ln176)> <Delay = 1.26>
ST_17 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %select_ln850, i32 9)" [demodulation_FM.cpp:46->demodulation_FM.cpp:188]   --->   Operation 192 'bitselect' 'tmp_2' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%xor_ln46 = xor i1 %tmp_2, true" [demodulation_FM.cpp:46->demodulation_FM.cpp:188]   --->   Operation 193 'xor' 'xor_ln46' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [1/1] (1.29ns)   --->   "%icmp_ln46 = icmp slt i10 %select_ln850, 65" [demodulation_FM.cpp:46->demodulation_FM.cpp:188]   --->   Operation 194 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln46 = and i1 %icmp_ln46, %xor_ln46" [demodulation_FM.cpp:46->demodulation_FM.cpp:188]   --->   Operation 195 'and' 'and_ln46' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 196 [1/1] (1.26ns)   --->   "br i1 %and_ln46, label %cos_lookup.exit, label %2" [demodulation_FM.cpp:46->demodulation_FM.cpp:188]   --->   Operation 196 'br' <Predicate = (!icmp_ln176 & !icmp_ln42)> <Delay = 1.26>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %select_ln850, i32 6, i32 9)" [demodulation_FM.cpp:50->demodulation_FM.cpp:188]   --->   Operation 197 'partselect' 'tmp_3' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (1.08ns)   --->   "%icmp_ln50 = icmp sgt i4 %tmp_3, 0" [demodulation_FM.cpp:50->demodulation_FM.cpp:188]   --->   Operation 198 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)" [demodulation_FM.cpp:50->demodulation_FM.cpp:188]   --->   Operation 199 'partselect' 'tmp_5' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.86ns)   --->   "%icmp_ln50_1 = icmp slt i3 %tmp_5, 1" [demodulation_FM.cpp:50->demodulation_FM.cpp:188]   --->   Operation 200 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (0.61ns)   --->   "%and_ln50 = and i1 %icmp_ln50, %icmp_ln50_1" [demodulation_FM.cpp:50->demodulation_FM.cpp:188]   --->   Operation 201 'and' 'and_ln50' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %and_ln50, label %3, label %4" [demodulation_FM.cpp:50->demodulation_FM.cpp:188]   --->   Operation 202 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)" [demodulation_FM.cpp:54->demodulation_FM.cpp:188]   --->   Operation 203 'partselect' 'tmp_6' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.86ns)   --->   "%icmp_ln54 = icmp sgt i3 %tmp_6, 0" [demodulation_FM.cpp:54->demodulation_FM.cpp:188]   --->   Operation 204 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 205 [1/1] (1.29ns)   --->   "%icmp_ln54_1 = icmp slt i10 %select_ln850, 192" [demodulation_FM.cpp:54->demodulation_FM.cpp:188]   --->   Operation 205 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.61ns)   --->   "%and_ln54 = and i1 %icmp_ln54, %icmp_ln54_1" [demodulation_FM.cpp:54->demodulation_FM.cpp:188]   --->   Operation 206 'and' 'and_ln54' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %and_ln54, label %5, label %6" [demodulation_FM.cpp:54->demodulation_FM.cpp:188]   --->   Operation 207 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i6 %idx_1 to i10" [demodulation_FM.cpp:55->demodulation_FM.cpp:188]   --->   Operation 208 'zext' 'zext_ln55' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & and_ln54)> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit" [demodulation_FM.cpp:57->demodulation_FM.cpp:188]   --->   Operation 209 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & !and_ln50 & and_ln54)> <Delay = 1.26>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %idx_1 to i7" [demodulation_FM.cpp:51->demodulation_FM.cpp:188]   --->   Operation 210 'zext' 'zext_ln51' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & and_ln50)> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (1.37ns)   --->   "%idx = sub i7 -64, %zext_ln51" [demodulation_FM.cpp:51->demodulation_FM.cpp:188]   --->   Operation 211 'sub' 'idx' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & and_ln50)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i7 %idx to i10" [demodulation_FM.cpp:51->demodulation_FM.cpp:188]   --->   Operation 212 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & and_ln50)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit" [demodulation_FM.cpp:53->demodulation_FM.cpp:188]   --->   Operation 213 'br' <Predicate = (!icmp_ln176 & !icmp_ln42 & !and_ln46 & and_ln50)> <Delay = 1.26>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "ret i32 0" [demodulation_FM.cpp:234]   --->   Operation 214 'ret' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 8.03>
ST_18 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %select_ln850, i32 9)" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 215 'bitselect' 'tmp_7' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i10 %select_ln850 to i6" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 216 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (1.35ns)   --->   "%sub_ln59 = sub i6 0, %trunc_ln59" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 217 'sub' 'sub_ln59' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %sub_ln59)" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 218 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (1.37ns)   --->   "%sub_ln59_1 = sub i7 0, %tmp_10" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 219 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %idx_1)" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 220 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%select_ln59 = select i1 %tmp_7, i7 %sub_ln59_1, i7 %tmp_4" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 221 'select' 'select_ln59' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 222 [1/1] (1.37ns) (out node of the LUT)   --->   "%idx_2 = sub i7 -64, %select_ln59" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 222 'sub' 'idx_2' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i7 %idx_2 to i10" [demodulation_FM.cpp:59->demodulation_FM.cpp:188]   --->   Operation 223 'zext' 'zext_ln59' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit"   --->   Operation 224 'br' <Predicate = (!icmp_ln42 & !and_ln46 & !and_ln50 & !and_ln54)> <Delay = 1.26>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%idx_3_i = phi i10 [ %zext_ln51_1, %3 ], [ %zext_ln55, %5 ], [ %zext_ln59, %6 ], [ 0, %HConvH_begin ], [ %select_ln850, %1 ]" [demodulation_FM.cpp:51->demodulation_FM.cpp:188]   --->   Operation 225 'phi' 'idx_3_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i10 %idx_3_i to i64" [demodulation_FM.cpp:64->demodulation_FM.cpp:188]   --->   Operation 226 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%cos_table_addr = getelementptr [65 x i9]* @cos_table, i64 0, i64 %sext_ln1265" [demodulation_FM.cpp:64->demodulation_FM.cpp:188]   --->   Operation 227 'getelementptr' 'cos_table_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [2/2] (2.66ns)   --->   "%p_Val2_9 = load i9* %cos_table_addr, align 2" [demodulation_FM.cpp:64->demodulation_FM.cpp:188]   --->   Operation 228 'load' 'p_Val2_9' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 31> <ROM>

State 19 <SV = 18> <Delay = 2.66>
ST_19 : Operation 229 [1/2] (2.66ns)   --->   "%p_Val2_9 = load i9* %cos_table_addr, align 2" [demodulation_FM.cpp:64->demodulation_FM.cpp:188]   --->   Operation 229 'load' 'p_Val2_9' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 31> <ROM>

State 20 <SV = 19> <Delay = 8.03>
ST_20 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%sign_3_i = phi i1 [ true, %3 ], [ true, %5 ], [ false, %6 ], [ false, %HConvH_begin ], [ false, %1 ]"   --->   Operation 230 'phi' 'sign_3_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (1.40ns)   --->   "%sub_ln703 = sub i9 0, %p_Val2_9" [demodulation_FM.cpp:64->demodulation_FM.cpp:188]   --->   Operation 231 'sub' 'sub_ln703' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 232 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_Val2_10 = select i1 %sign_3_i, i9 %sub_ln703, i9 %p_Val2_9" [demodulation_FM.cpp:62->demodulation_FM.cpp:188]   --->   Operation 232 'select' 'p_Val2_10' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%r_V = sext i9 %p_Val2_10 to i27" [demodulation_FM.cpp:188]   --->   Operation 233 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %tmp_V_1 to i27" [demodulation_FM.cpp:188]   --->   Operation 234 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 235 [1/1] (5.79ns) (root node of the DSP)   --->   "%r_V_14 = mul i27 %sext_ln1118, %r_V" [demodulation_FM.cpp:188]   --->   Operation 235 'mul' 'r_V_14' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 236 [1/1] (1.26ns)   --->   "br i1 %icmp_ln42, label %sin_lookup.exit, label %7" [demodulation_FM.cpp:7->demodulation_FM.cpp:188]   --->   Operation 236 'br' <Predicate = true> <Delay = 1.26>
ST_20 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %select_ln850, i32 9)" [demodulation_FM.cpp:11->demodulation_FM.cpp:188]   --->   Operation 237 'bitselect' 'tmp_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%xor_ln11 = xor i1 %tmp_11, true" [demodulation_FM.cpp:11->demodulation_FM.cpp:188]   --->   Operation 238 'xor' 'xor_ln11' <Predicate = (!icmp_ln42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 239 [1/1] (1.29ns)   --->   "%icmp_ln11 = icmp slt i10 %select_ln850, 65" [demodulation_FM.cpp:11->demodulation_FM.cpp:188]   --->   Operation 239 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln42)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 240 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln11 = and i1 %icmp_ln11, %xor_ln11" [demodulation_FM.cpp:11->demodulation_FM.cpp:188]   --->   Operation 240 'and' 'and_ln11' <Predicate = (!icmp_ln42)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 241 [1/1] (1.26ns)   --->   "br i1 %and_ln11, label %sin_lookup.exit, label %8" [demodulation_FM.cpp:11->demodulation_FM.cpp:188]   --->   Operation 241 'br' <Predicate = (!icmp_ln42)> <Delay = 1.26>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %select_ln850, i32 6, i32 9)" [demodulation_FM.cpp:15->demodulation_FM.cpp:188]   --->   Operation 242 'partselect' 'tmp_12' <Predicate = (!icmp_ln42 & !and_ln11)> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (1.08ns)   --->   "%icmp_ln15 = icmp sgt i4 %tmp_12, 0" [demodulation_FM.cpp:15->demodulation_FM.cpp:188]   --->   Operation 243 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln42 & !and_ln11)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)" [demodulation_FM.cpp:15->demodulation_FM.cpp:188]   --->   Operation 244 'partselect' 'tmp_13' <Predicate = (!icmp_ln42 & !and_ln11)> <Delay = 0.00>
ST_20 : Operation 245 [1/1] (0.86ns)   --->   "%icmp_ln15_1 = icmp slt i3 %tmp_13, 1" [demodulation_FM.cpp:15->demodulation_FM.cpp:188]   --->   Operation 245 'icmp' 'icmp_ln15_1' <Predicate = (!icmp_ln42 & !and_ln11)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.61ns)   --->   "%and_ln15 = and i1 %icmp_ln15, %icmp_ln15_1" [demodulation_FM.cpp:15->demodulation_FM.cpp:188]   --->   Operation 246 'and' 'and_ln15' <Predicate = (!icmp_ln42 & !and_ln11)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %and_ln15, label %9, label %10" [demodulation_FM.cpp:15->demodulation_FM.cpp:188]   --->   Operation 247 'br' <Predicate = (!icmp_ln42 & !and_ln11)> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_14 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)" [demodulation_FM.cpp:19->demodulation_FM.cpp:188]   --->   Operation 248 'partselect' 'tmp_14' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.86ns)   --->   "%icmp_ln19 = icmp sgt i3 %tmp_14, 0" [demodulation_FM.cpp:19->demodulation_FM.cpp:188]   --->   Operation 249 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 250 [1/1] (1.29ns)   --->   "%icmp_ln19_1 = icmp slt i10 %select_ln850, 192" [demodulation_FM.cpp:19->demodulation_FM.cpp:188]   --->   Operation 250 'icmp' 'icmp_ln19_1' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 251 [1/1] (0.61ns)   --->   "%and_ln19 = and i1 %icmp_ln19, %icmp_ln19_1" [demodulation_FM.cpp:19->demodulation_FM.cpp:188]   --->   Operation 251 'and' 'and_ln19' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %and_ln19, label %11, label %12" [demodulation_FM.cpp:19->demodulation_FM.cpp:188]   --->   Operation 252 'br' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15)> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %select_ln850, i32 9)" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 253 'bitselect' 'tmp_15' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i10 %select_ln850 to i6" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 254 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (1.35ns)   --->   "%sub_ln24 = sub i6 0, %trunc_ln24" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 255 'sub' 'sub_ln24' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_16 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %sub_ln24)" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 256 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (1.37ns)   --->   "%sub_ln24_1 = sub i7 0, %tmp_16" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 257 'sub' 'sub_ln24_1' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %idx_1)" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 258 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%select_ln24 = select i1 %tmp_15, i7 %sub_ln24_1, i7 %tmp_8" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 259 'select' 'select_ln24' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 260 [1/1] (1.37ns) (out node of the LUT)   --->   "%idx_4 = sub i7 -64, %select_ln24" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 260 'sub' 'idx_4' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i7 %idx_4 to i10" [demodulation_FM.cpp:24->demodulation_FM.cpp:188]   --->   Operation 261 'zext' 'zext_ln24' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit"   --->   Operation 262 'br' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & !and_ln19)> <Delay = 1.26>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i6 %idx_1 to i10" [demodulation_FM.cpp:20->demodulation_FM.cpp:188]   --->   Operation 263 'zext' 'zext_ln20' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & and_ln19)> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit" [demodulation_FM.cpp:22->demodulation_FM.cpp:188]   --->   Operation 264 'br' <Predicate = (!icmp_ln42 & !and_ln11 & !and_ln15 & and_ln19)> <Delay = 1.26>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i6 %idx_1 to i7" [demodulation_FM.cpp:16->demodulation_FM.cpp:188]   --->   Operation 265 'zext' 'zext_ln16' <Predicate = (!icmp_ln42 & !and_ln11 & and_ln15)> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (1.37ns)   --->   "%idx_3 = sub i7 -64, %zext_ln16" [demodulation_FM.cpp:16->demodulation_FM.cpp:188]   --->   Operation 266 'sub' 'idx_3' <Predicate = (!icmp_ln42 & !and_ln11 & and_ln15)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i7 %idx_3 to i10" [demodulation_FM.cpp:16->demodulation_FM.cpp:188]   --->   Operation 267 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln42 & !and_ln11 & and_ln15)> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit" [demodulation_FM.cpp:18->demodulation_FM.cpp:188]   --->   Operation 268 'br' <Predicate = (!icmp_ln42 & !and_ln11 & and_ln15)> <Delay = 1.26>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%idx_3_i9 = phi i10 [ %zext_ln16_1, %9 ], [ %zext_ln20, %11 ], [ %zext_ln24, %12 ], [ 0, %cos_lookup.exit ], [ %select_ln850, %7 ]" [demodulation_FM.cpp:16->demodulation_FM.cpp:188]   --->   Operation 269 'phi' 'idx_3_i9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i10 %idx_3_i9 to i64" [demodulation_FM.cpp:29->demodulation_FM.cpp:188]   --->   Operation 270 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%sin_table_addr = getelementptr [65 x i9]* @sin_table, i64 0, i64 %sext_ln1265_1" [demodulation_FM.cpp:29->demodulation_FM.cpp:188]   --->   Operation 271 'getelementptr' 'sin_table_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 272 [2/2] (2.66ns)   --->   "%p_Val2_11 = load i9* %sin_table_addr, align 2" [demodulation_FM.cpp:29->demodulation_FM.cpp:188]   --->   Operation 272 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 31> <ROM>
ST_20 : Operation 273 [1/1] (1.29ns)   --->   "%icmp_ln190 = icmp eq i10 %select_ln850, 0" [demodulation_FM.cpp:190]   --->   Operation 273 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (1.29ns)   --->   "%icmp_ln195 = icmp eq i10 %select_ln850, 64" [demodulation_FM.cpp:195]   --->   Operation 274 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.66>
ST_21 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%sign_3_i10 = phi i1 [ false, %9 ], [ true, %11 ], [ true, %12 ], [ false, %cos_lookup.exit ], [ false, %7 ]"   --->   Operation 275 'phi' 'sign_3_i10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 276 [1/2] (2.66ns)   --->   "%p_Val2_11 = load i9* %sin_table_addr, align 2" [demodulation_FM.cpp:29->demodulation_FM.cpp:188]   --->   Operation 276 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 31> <ROM>
ST_21 : Operation 277 [1/1] (1.40ns)   --->   "%sub_ln703_1 = sub i9 0, %p_Val2_11" [demodulation_FM.cpp:29->demodulation_FM.cpp:188]   --->   Operation 277 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 278 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_Val2_12 = select i1 %sign_3_i10, i9 %sub_ln703_1, i9 %p_Val2_11" [demodulation_FM.cpp:27->demodulation_FM.cpp:188]   --->   Operation 278 'select' 'p_Val2_12' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.48>
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "%r_V_2 = sext i9 %p_Val2_12 to i27" [demodulation_FM.cpp:188]   --->   Operation 279 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %tmp_V_2 to i27" [demodulation_FM.cpp:188]   --->   Operation 280 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (2.84ns) (grouped into DSP with root node add_ln1192)   --->   "%r_V_15 = mul i27 %r_V_2, %sext_ln1118_1" [demodulation_FM.cpp:188]   --->   Operation 281 'mul' 'r_V_15' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 282 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln1192 = add i27 %r_V_15, %r_V_14" [demodulation_FM.cpp:188]   --->   Operation 282 'add' 'add_ln1192' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_r_V = call i18 @_ssdm_op_PartSelect.i18.i27.i32.i32(i27 %add_ln1192, i32 8, i32 25)" [demodulation_FM.cpp:188]   --->   Operation 283 'partselect' 'tmp_r_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (5.79ns) (root node of the DSP)   --->   "%r_V_16 = mul i27 %r_V, %sext_ln1118_1" [demodulation_FM.cpp:189]   --->   Operation 284 'mul' 'r_V_16' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 285 [1/1] (5.79ns) (root node of the DSP)   --->   "%r_V_17 = mul i27 %r_V_2, %sext_ln1118" [demodulation_FM.cpp:189]   --->   Operation 285 'mul' 'r_V_17' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i27 %r_V_16 to i28" [demodulation_FM.cpp:189]   --->   Operation 286 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i27 %r_V_17 to i28" [demodulation_FM.cpp:189]   --->   Operation 287 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 288 [1/1] (1.69ns)   --->   "%ret_V_7 = sub i28 %zext_ln703, %zext_ln703_1" [demodulation_FM.cpp:189]   --->   Operation 288 'sub' 'ret_V_7' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_i_V = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %ret_V_7, i32 8, i32 25)" [demodulation_FM.cpp:189]   --->   Operation 289 'partselect' 'tmp_i_V' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.26>
ST_23 : Operation 290 [1/1] (1.52ns)   --->   "%tmp_r_V_2 = sub i18 0, %tmp_r_V" [demodulation_FM.cpp:192]   --->   Operation 290 'sub' 'tmp_r_V_2' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 291 [1/1] (1.52ns)   --->   "%tmp_i_V_2 = sub i18 0, %tmp_i_V" [demodulation_FM.cpp:193]   --->   Operation 291 'sub' 'tmp_i_V_2' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node tmp_r_V_4)   --->   "%tmp_r_V_3 = select i1 %icmp_ln190, i18 %tmp_r_V_2, i18 %tmp_r_V" [demodulation_FM.cpp:190]   --->   Operation 292 'select' 'tmp_r_V_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln195)   --->   "%xor_ln190 = xor i1 %icmp_ln190, true" [demodulation_FM.cpp:190]   --->   Operation 293 'xor' 'xor_ln190' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 294 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln195 = and i1 %icmp_ln195, %xor_ln190" [demodulation_FM.cpp:195]   --->   Operation 294 'and' 'and_ln195' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_r_V_4 = select i1 %and_ln195, i18 %tmp_r_V_2, i18 %tmp_r_V_3" [demodulation_FM.cpp:195]   --->   Operation 295 'select' 'tmp_r_V_4' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_V_4)   --->   "%tmp_i_V_3 = select i1 %icmp_ln190, i18 %tmp_i_V_2, i18 %tmp_i_V" [demodulation_FM.cpp:190]   --->   Operation 296 'select' 'tmp_i_V_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 297 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_i_V_4 = select i1 %and_ln195, i18 %tmp_i_V_2, i18 %tmp_i_V_3" [demodulation_FM.cpp:195]   --->   Operation 297 'select' 'tmp_i_V_4' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 298 [1/1] (1.06ns)   --->   "br label %13" [demodulation_FM.cpp:209]   --->   Operation 298 'br' <Predicate = true> <Delay = 1.06>

State 24 <SV = 23> <Delay = 7.31>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i18 [ 0, %sin_lookup.exit ], [ %out_val_I_V, %_ifconv ]"   --->   Operation 299 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.00ns)   --->   "%p_Val2_31 = phi i18 [ 0, %sin_lookup.exit ], [ %out_val_Q_V, %_ifconv ]"   --->   Operation 300 'phi' 'p_Val2_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %sin_lookup.exit ], [ %i, %_ifconv ]"   --->   Operation 301 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (1.11ns)   --->   "%icmp_ln209 = icmp eq i5 %i_0, -1" [demodulation_FM.cpp:209]   --->   Operation 302 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)"   --->   Operation 303 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (1.33ns)   --->   "%i = add i5 %i_0, 1" [demodulation_FM.cpp:210]   --->   Operation 304 'add' 'i' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %14, label %_ifconv" [demodulation_FM.cpp:209]   --->   Operation 305 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i5 %i_0 to i64" [demodulation_FM.cpp:210]   --->   Operation 306 'zext' 'zext_ln210' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_24 : Operation 307 [1/1] (1.11ns)   --->   "%icmp_ln210 = icmp ult i5 %i_0, -2" [demodulation_FM.cpp:210]   --->   Operation 307 'icmp' 'icmp_ln210' <Predicate = (!icmp_ln209)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i5 %i to i64" [demodulation_FM.cpp:210]   --->   Operation 308 'zext' 'zext_ln210_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%hwin_I_V_addr = getelementptr [31 x i18]* %hwin_I_V, i64 0, i64 %zext_ln210_1" [demodulation_FM.cpp:210]   --->   Operation 309 'getelementptr' 'hwin_I_V_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_24 : Operation 310 [2/2] (1.42ns)   --->   "%hwin_I_V_load = load i18* %hwin_I_V_addr, align 4" [demodulation_FM.cpp:210]   --->   Operation 310 'load' 'hwin_I_V_load' <Predicate = (!icmp_ln209)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "%coef_addr = getelementptr [31 x i10]* @coef, i64 0, i64 %zext_ln210" [demodulation_FM.cpp:211]   --->   Operation 311 'getelementptr' 'coef_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_24 : Operation 312 [2/2] (2.66ns)   --->   "%coef_load = load i10* %coef_addr, align 2" [demodulation_FM.cpp:211]   --->   Operation 312 'load' 'coef_load' <Predicate = (!icmp_ln209)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 31> <ROM>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_31 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 %zext_ln210_1" [demodulation_FM.cpp:212]   --->   Operation 313 'getelementptr' 'hwin_Q_V_addr_31' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_24 : Operation 314 [2/2] (1.42ns)   --->   "%hwin_Q_V_load = load i18* %hwin_Q_V_addr_31, align 4" [demodulation_FM.cpp:212]   --->   Operation 314 'load' 'hwin_Q_V_load' <Predicate = (!icmp_ln209)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_24 : Operation 315 [1/1] (0.86ns)   --->   "%icmp_ln219 = icmp eq i3 %trunc_ln176, 0" [demodulation_FM.cpp:219]   --->   Operation 315 'icmp' 'icmp_ln219' <Predicate = (icmp_ln209)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101, label %HConvH_end" [demodulation_FM.cpp:219]   --->   Operation 316 'br' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i18* %p_Val2_1" [demodulation_FM.cpp:223]   --->   Operation 317 'load' 'p_Val2_1_load' <Predicate = (icmp_ln209 & icmp_ln219)> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%p_Val2_2_load = load i18* %p_Val2_2" [demodulation_FM.cpp:224]   --->   Operation 318 'load' 'p_Val2_2_load' <Predicate = (icmp_ln209 & icmp_ln219)> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (1.52ns)   --->   "%dii_V = sub i18 %p_Val2_s, %p_Val2_1_load" [demodulation_FM.cpp:223]   --->   Operation 319 'sub' 'dii_V' <Predicate = (icmp_ln209 & icmp_ln219)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 320 [1/1] (1.52ns)   --->   "%dqq_V = sub i18 %p_Val2_31, %p_Val2_2_load" [demodulation_FM.cpp:224]   --->   Operation 320 'sub' 'dqq_V' <Predicate = (icmp_ln209 & icmp_ln219)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i17 %phi_urem to i7" [demodulation_FM.cpp:225]   --->   Operation 321 'trunc' 'trunc_ln225' <Predicate = (icmp_ln209 & icmp_ln219)> <Delay = 0.00>
ST_24 : Operation 322 [1/1] (1.18ns)   --->   "%icmp_ln225 = icmp eq i7 %trunc_ln225, 0" [demodulation_FM.cpp:225]   --->   Operation 322 'icmp' 'icmp_ln225' <Predicate = (icmp_ln209 & icmp_ln219)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "br i1 %icmp_ln225, label %_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41, label %_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101._crit_edge" [demodulation_FM.cpp:225]   --->   Operation 323 'br' <Predicate = (icmp_ln209 & icmp_ln219)> <Delay = 0.00>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%r_V_8 = sext i18 %p_Val2_s to i36" [demodulation_FM.cpp:228]   --->   Operation 324 'sext' 'r_V_8' <Predicate = (icmp_ln209 & icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_24 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %dqq_V to i36" [demodulation_FM.cpp:228]   --->   Operation 325 'sext' 'sext_ln1118_2' <Predicate = (icmp_ln209 & icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_24 : Operation 326 [1/1] (5.79ns) (root node of the DSP)   --->   "%r_V_20 = mul nsw i36 %r_V_8, %sext_ln1118_2" [demodulation_FM.cpp:228]   --->   Operation 326 'mul' 'r_V_20' <Predicate = (icmp_ln209 & icmp_ln219 & icmp_ln225)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 327 [1/1] (5.79ns) (root node of the DSP)   --->   "%r_V_22 = mul nsw i36 %r_V_8, %r_V_8" [demodulation_FM.cpp:228]   --->   Operation 327 'mul' 'r_V_22' <Predicate = (icmp_ln209 & icmp_ln219 & icmp_ln225)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 8.45>
ST_25 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [demodulation_FM.cpp:209]   --->   Operation 328 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 329 [1/2] (1.42ns)   --->   "%hwin_I_V_load = load i18* %hwin_I_V_addr, align 4" [demodulation_FM.cpp:210]   --->   Operation 329 'load' 'hwin_I_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_25 : Operation 330 [1/1] (0.73ns)   --->   "%select_ln210 = select i1 %icmp_ln210, i18 %hwin_I_V_load, i18 %tmp_r_V_4" [demodulation_FM.cpp:210]   --->   Operation 330 'select' 'select_ln210' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 331 [1/1] (0.00ns)   --->   "%hwin_I_V_addr_1 = getelementptr [31 x i18]* %hwin_I_V, i64 0, i64 %zext_ln210" [demodulation_FM.cpp:210]   --->   Operation 331 'getelementptr' 'hwin_I_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 332 [1/1] (1.42ns)   --->   "store i18 %select_ln210, i18* %hwin_I_V_addr_1, align 4" [demodulation_FM.cpp:210]   --->   Operation 332 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_25 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %select_ln210 to i28" [demodulation_FM.cpp:211]   --->   Operation 333 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 334 [1/2] (2.66ns)   --->   "%coef_load = load i10* %coef_addr, align 2" [demodulation_FM.cpp:211]   --->   Operation 334 'load' 'coef_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 31> <ROM>
ST_25 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %coef_load to i28" [demodulation_FM.cpp:211]   --->   Operation 335 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 336 [1/1] (2.84ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_18 = mul i28 %zext_ln1118, %sext_ln1116" [demodulation_FM.cpp:211]   --->   Operation 336 'mul' 'r_V_18' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 337 [1/1] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%sext_ln1118_4 = sext i28 %r_V_18 to i32" [demodulation_FM.cpp:211]   --->   Operation 337 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 338 [1/1] (0.00ns)   --->   "%lhs_V = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %p_Val2_s, i14 0)" [demodulation_FM.cpp:211]   --->   Operation 338 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 339 [1/1] (2.95ns) (root node of the DSP)   --->   "%ret_V_8 = add i32 %sext_ln1118_4, %lhs_V" [demodulation_FM.cpp:211]   --->   Operation 339 'add' 'ret_V_8' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 340 [1/1] (0.00ns)   --->   "%out_val_I_V = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %ret_V_8, i32 14, i32 31)" [demodulation_FM.cpp:211]   --->   Operation 340 'partselect' 'out_val_I_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 341 [1/2] (1.42ns)   --->   "%hwin_Q_V_load = load i18* %hwin_Q_V_addr_31, align 4" [demodulation_FM.cpp:212]   --->   Operation 341 'load' 'hwin_Q_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_25 : Operation 342 [1/1] (0.73ns)   --->   "%select_ln210_1 = select i1 %icmp_ln210, i18 %hwin_Q_V_load, i18 %tmp_i_V_4" [demodulation_FM.cpp:210]   --->   Operation 342 'select' 'select_ln210_1' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 343 [1/1] (0.00ns)   --->   "%hwin_Q_V_addr_32 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 %zext_ln210" [demodulation_FM.cpp:212]   --->   Operation 343 'getelementptr' 'hwin_Q_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 344 [1/1] (1.42ns)   --->   "store i18 %select_ln210_1, i18* %hwin_Q_V_addr_32, align 4" [demodulation_FM.cpp:212]   --->   Operation 344 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 31> <RAM>
ST_25 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i18 %select_ln210_1 to i28" [demodulation_FM.cpp:213]   --->   Operation 345 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 346 [1/1] (2.84ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_19 = mul i28 %zext_ln1118, %sext_ln1116_1" [demodulation_FM.cpp:213]   --->   Operation 346 'mul' 'r_V_19' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 347 [1/1] (0.00ns) (grouped into DSP with root node ret_V_9)   --->   "%sext_ln1118_5 = sext i28 %r_V_19 to i32" [demodulation_FM.cpp:213]   --->   Operation 347 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 348 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %p_Val2_31, i14 0)" [demodulation_FM.cpp:213]   --->   Operation 348 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 349 [1/1] (2.95ns) (root node of the DSP)   --->   "%ret_V_9 = add i32 %sext_ln1118_5, %lhs_V_1" [demodulation_FM.cpp:213]   --->   Operation 349 'add' 'ret_V_9' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 350 [1/1] (0.00ns)   --->   "%out_val_Q_V = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %ret_V_9, i32 14, i32 31)" [demodulation_FM.cpp:213]   --->   Operation 350 'partselect' 'out_val_Q_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "br label %13" [demodulation_FM.cpp:209]   --->   Operation 351 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 24> <Delay = 8.77>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%r_V_10 = sext i18 %p_Val2_31 to i36" [demodulation_FM.cpp:228]   --->   Operation 352 'sext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i18 %dii_V to i36" [demodulation_FM.cpp:228]   --->   Operation 353 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 354 [1/1] (2.84ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_21 = mul nsw i36 %r_V_10, %sext_ln1118_3" [demodulation_FM.cpp:228]   --->   Operation 354 'mul' 'r_V_21' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 355 [1/1] (2.95ns) (root node of the DSP)   --->   "%ret_V_10 = sub i36 %r_V_20, %r_V_21" [demodulation_FM.cpp:228]   --->   Operation 355 'sub' 'ret_V_10' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 356 [1/1] (2.84ns) (grouped into DSP with root node ret_V_6)   --->   "%r_V_23 = mul nsw i36 %r_V_10, %r_V_10" [demodulation_FM.cpp:228]   --->   Operation 356 'mul' 'r_V_23' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 357 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i36 %r_V_22 to i37" [demodulation_FM.cpp:228]   --->   Operation 357 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 358 [1/1] (0.00ns) (grouped into DSP with root node ret_V_6)   --->   "%rhs_V = sext i36 %r_V_23 to i37" [demodulation_FM.cpp:228]   --->   Operation 358 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 359 [1/1] (2.95ns) (root node of the DSP)   --->   "%ret_V_6 = add nsw i37 %lhs_V_2, %rhs_V" [demodulation_FM.cpp:228]   --->   Operation 359 'add' 'ret_V_6' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_9 = call i60 @_ssdm_op_BitConcatenate.i60.i36.i24(i36 %ret_V_10, i24 0)" [demodulation_FM.cpp:228]   --->   Operation 360 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i37 %ret_V_6 to i60" [demodulation_FM.cpp:228]   --->   Operation 361 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 362 [64/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 362 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 2.98>
ST_27 : Operation 363 [63/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 363 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 2.98>
ST_28 : Operation 364 [62/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 364 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 2.98>
ST_29 : Operation 365 [61/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 365 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 2.98>
ST_30 : Operation 366 [60/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 366 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 2.98>
ST_31 : Operation 367 [59/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 367 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 2.98>
ST_32 : Operation 368 [58/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 368 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 2.98>
ST_33 : Operation 369 [57/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 369 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 2.98>
ST_34 : Operation 370 [56/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 370 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 2.98>
ST_35 : Operation 371 [55/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 371 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 2.98>
ST_36 : Operation 372 [54/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 372 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 2.98>
ST_37 : Operation 373 [53/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 373 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 2.98>
ST_38 : Operation 374 [52/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 374 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 2.98>
ST_39 : Operation 375 [51/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 375 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 2.98>
ST_40 : Operation 376 [50/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 376 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 2.98>
ST_41 : Operation 377 [49/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 377 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 2.98>
ST_42 : Operation 378 [48/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 378 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 2.98>
ST_43 : Operation 379 [47/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 379 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 2.98>
ST_44 : Operation 380 [46/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 380 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 2.98>
ST_45 : Operation 381 [45/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 381 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 2.98>
ST_46 : Operation 382 [44/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 382 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 2.98>
ST_47 : Operation 383 [43/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 383 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 2.98>
ST_48 : Operation 384 [42/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 384 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 2.98>
ST_49 : Operation 385 [41/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 385 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 2.98>
ST_50 : Operation 386 [40/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 386 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 2.98>
ST_51 : Operation 387 [39/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 387 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 2.98>
ST_52 : Operation 388 [38/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 388 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 2.98>
ST_53 : Operation 389 [37/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 389 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 2.98>
ST_54 : Operation 390 [36/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 390 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 53> <Delay = 2.98>
ST_55 : Operation 391 [35/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 391 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 2.98>
ST_56 : Operation 392 [34/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 392 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 55> <Delay = 2.98>
ST_57 : Operation 393 [33/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 393 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 2.98>
ST_58 : Operation 394 [32/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 394 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 57> <Delay = 2.98>
ST_59 : Operation 395 [31/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 395 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 2.98>
ST_60 : Operation 396 [30/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 396 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 2.98>
ST_61 : Operation 397 [29/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 397 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 2.98>
ST_62 : Operation 398 [28/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 398 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 61> <Delay = 2.98>
ST_63 : Operation 399 [27/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 399 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 2.98>
ST_64 : Operation 400 [26/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 400 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 2.98>
ST_65 : Operation 401 [25/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 401 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 64> <Delay = 2.98>
ST_66 : Operation 402 [24/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 402 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 65> <Delay = 2.98>
ST_67 : Operation 403 [23/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 403 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 66> <Delay = 2.98>
ST_68 : Operation 404 [22/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 404 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 67> <Delay = 2.98>
ST_69 : Operation 405 [21/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 405 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 68> <Delay = 2.98>
ST_70 : Operation 406 [20/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 406 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 69> <Delay = 2.98>
ST_71 : Operation 407 [19/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 407 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 70> <Delay = 2.98>
ST_72 : Operation 408 [18/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 408 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 71> <Delay = 2.98>
ST_73 : Operation 409 [17/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 409 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 72> <Delay = 2.98>
ST_74 : Operation 410 [16/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 410 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 73> <Delay = 2.98>
ST_75 : Operation 411 [15/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 411 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 74> <Delay = 2.98>
ST_76 : Operation 412 [14/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 412 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 75> <Delay = 2.98>
ST_77 : Operation 413 [13/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 413 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 2.98>
ST_78 : Operation 414 [12/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 414 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 77> <Delay = 2.98>
ST_79 : Operation 415 [11/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 415 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 78> <Delay = 2.98>
ST_80 : Operation 416 [10/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 416 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 79> <Delay = 2.98>
ST_81 : Operation 417 [9/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 417 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 80> <Delay = 2.98>
ST_82 : Operation 418 [8/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 418 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 81> <Delay = 2.98>
ST_83 : Operation 419 [7/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 419 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 82> <Delay = 2.98>
ST_84 : Operation 420 [6/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 420 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 83> <Delay = 2.98>
ST_85 : Operation 421 [5/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 421 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 84> <Delay = 2.98>
ST_86 : Operation 422 [4/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 422 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 85> <Delay = 2.98>
ST_87 : Operation 423 [3/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 423 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 86> <Delay = 2.98>
ST_88 : Operation 424 [2/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 424 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 87> <Delay = 5.79>
ST_89 : Operation 425 [1/64] (2.98ns)   --->   "%sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148" [demodulation_FM.cpp:228]   --->   Operation 425 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 2.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 63> <II = 60> <Delay = 2.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_V = call i18 @_ssdm_op_PartSelect.i18.i60.i32.i32(i60 %sdiv_ln1148, i32 12, i32 29)" [demodulation_FM.cpp:228]   --->   Operation 426 'partselect' 'tmp_V' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_89 : Operation 427 [1/1] (2.81ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %y_demod_d_V_V, i18 %tmp_V)" [demodulation_FM.cpp:228]   --->   Operation 427 'write' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 2.81> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 0> <FIFO>
ST_89 : Operation 428 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101._crit_edge" [demodulation_FM.cpp:229]   --->   Operation 428 'br' <Predicate = (icmp_ln219 & icmp_ln225)> <Delay = 0.00>
ST_89 : Operation 429 [1/1] (1.06ns)   --->   "store i18 %p_Val2_31, i18* %p_Val2_2" [demodulation_FM.cpp:232]   --->   Operation 429 'store' <Predicate = (icmp_ln219)> <Delay = 1.06>
ST_89 : Operation 430 [1/1] (1.06ns)   --->   "store i18 %p_Val2_s, i18* %p_Val2_1" [demodulation_FM.cpp:232]   --->   Operation 430 'store' <Predicate = (icmp_ln219)> <Delay = 1.06>
ST_89 : Operation 431 [1/1] (0.00ns)   --->   "br label %HConvH_end" [demodulation_FM.cpp:232]   --->   Operation 431 'br' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_89 : Operation 432 [1/1] (1.50ns)   --->   "%add_ln233 = add i17 %phi_urem, 1" [demodulation_FM.cpp:233]   --->   Operation 432 'add' 'add_ln233' <Predicate = true> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 433 [1/1] (1.50ns)   --->   "%icmp_ln233 = icmp ult i17 %add_ln233, 80" [demodulation_FM.cpp:233]   --->   Operation 433 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 434 [1/1] (0.64ns)   --->   "%select_ln233 = select i1 %icmp_ln233, i17 %add_ln233, i17 0" [demodulation_FM.cpp:233]   --->   Operation 434 'select' 'select_ln233' <Predicate = true> <Delay = 0.64> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 435 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp)" [demodulation_FM.cpp:233]   --->   Operation 435 'specregionend' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 436 [1/1] (1.52ns)   --->   "%add_ln176 = add i18 %value_V_4, 4666" [demodulation_FM.cpp:176]   --->   Operation 436 'add' 'add_ln176' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 437 [1/1] (0.00ns)   --->   "br label %0" [demodulation_FM.cpp:176]   --->   Operation 437 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'alloca' operation ('hwin_Q.V', demodulation_FM.cpp:97) [21]  (0 ns)
	'getelementptr' operation ('hwin_Q_V_addr', demodulation_FM.cpp:97) [22]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [23]  (1.43 ns)

 <State 2>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_1', demodulation_FM.cpp:97) [24]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [25]  (1.43 ns)

 <State 3>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_3', demodulation_FM.cpp:97) [28]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [29]  (1.43 ns)

 <State 4>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_5', demodulation_FM.cpp:97) [32]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [33]  (1.43 ns)

 <State 5>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_7', demodulation_FM.cpp:97) [36]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [37]  (1.43 ns)

 <State 6>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_9', demodulation_FM.cpp:97) [40]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [41]  (1.43 ns)

 <State 7>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_11', demodulation_FM.cpp:97) [44]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [45]  (1.43 ns)

 <State 8>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_13', demodulation_FM.cpp:97) [48]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [49]  (1.43 ns)

 <State 9>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_15', demodulation_FM.cpp:97) [52]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [53]  (1.43 ns)

 <State 10>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_17', demodulation_FM.cpp:97) [56]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [57]  (1.43 ns)

 <State 11>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_19', demodulation_FM.cpp:97) [60]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [61]  (1.43 ns)

 <State 12>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_21', demodulation_FM.cpp:97) [64]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [65]  (1.43 ns)

 <State 13>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_23', demodulation_FM.cpp:97) [68]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [69]  (1.43 ns)

 <State 14>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_25', demodulation_FM.cpp:97) [72]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [73]  (1.43 ns)

 <State 15>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_27', demodulation_FM.cpp:97) [76]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [77]  (1.43 ns)

 <State 16>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('hwin_Q_V_addr_29', demodulation_FM.cpp:97) [80]  (0 ns)
	'store' operation ('store_ln97', demodulation_FM.cpp:97) of constant 0 on array 'hwin_Q.V', demodulation_FM.cpp:97 [81]  (1.43 ns)

 <State 17>: 7.31ns
The critical path consists of the following:
	'phi' operation ('value.V', demodulation_FM.cpp:178) with incoming values : ('add_ln176', demodulation_FM.cpp:176) [88]  (0 ns)
	'add' operation ('value.V', demodulation_FM.cpp:181) [100]  (1.53 ns)
	'select' operation ('value.V', demodulation_FM.cpp:179) [101]  (0.736 ns)
	'add' operation ('ret.V', demodulation_FM.cpp:183) [106]  (1.42 ns)
	'select' operation ('select_ln851', demodulation_FM.cpp:183) [107]  (0 ns)
	'select' operation ('select_ln850', demodulation_FM.cpp:183) [108]  (0.457 ns)
	'icmp' operation ('icmp_ln46', demodulation_FM.cpp:46->demodulation_FM.cpp:188) [117]  (1.29 ns)
	'and' operation ('and_ln46', demodulation_FM.cpp:46->demodulation_FM.cpp:188) [118]  (0.616 ns)
	multiplexor before 'phi' operation ('idx_3_i', demodulation_FM.cpp:51->demodulation_FM.cpp:188) with incoming values : ('select_ln850', demodulation_FM.cpp:183) ('zext_ln59', demodulation_FM.cpp:59->demodulation_FM.cpp:188) ('zext_ln55', demodulation_FM.cpp:55->demodulation_FM.cpp:188) ('zext_ln51_1', demodulation_FM.cpp:51->demodulation_FM.cpp:188) [153]  (1.27 ns)

 <State 18>: 8.03ns
The critical path consists of the following:
	'sub' operation ('sub_ln59', demodulation_FM.cpp:59->demodulation_FM.cpp:188) [136]  (1.36 ns)
	'sub' operation ('sub_ln59_1', demodulation_FM.cpp:59->demodulation_FM.cpp:188) [138]  (1.37 ns)
	'select' operation ('select_ln59', demodulation_FM.cpp:59->demodulation_FM.cpp:188) [140]  (0 ns)
	'sub' operation ('idx', demodulation_FM.cpp:59->demodulation_FM.cpp:188) [141]  (1.37 ns)
	multiplexor before 'phi' operation ('idx_3_i', demodulation_FM.cpp:51->demodulation_FM.cpp:188) with incoming values : ('select_ln850', demodulation_FM.cpp:183) ('zext_ln59', demodulation_FM.cpp:59->demodulation_FM.cpp:188) ('zext_ln55', demodulation_FM.cpp:55->demodulation_FM.cpp:188) ('zext_ln51_1', demodulation_FM.cpp:51->demodulation_FM.cpp:188) [153]  (1.27 ns)
	'phi' operation ('idx_3_i', demodulation_FM.cpp:51->demodulation_FM.cpp:188) with incoming values : ('select_ln850', demodulation_FM.cpp:183) ('zext_ln59', demodulation_FM.cpp:59->demodulation_FM.cpp:188) ('zext_ln55', demodulation_FM.cpp:55->demodulation_FM.cpp:188) ('zext_ln51_1', demodulation_FM.cpp:51->demodulation_FM.cpp:188) [153]  (0 ns)
	'getelementptr' operation ('cos_table_addr', demodulation_FM.cpp:64->demodulation_FM.cpp:188) [156]  (0 ns)
	'load' operation ('__Val2__', demodulation_FM.cpp:64->demodulation_FM.cpp:188) on array 'cos_table' [157]  (2.66 ns)

 <State 19>: 2.66ns
The critical path consists of the following:
	'load' operation ('__Val2__', demodulation_FM.cpp:64->demodulation_FM.cpp:188) on array 'cos_table' [157]  (2.66 ns)

 <State 20>: 8.03ns
The critical path consists of the following:
	'sub' operation ('sub_ln24', demodulation_FM.cpp:24->demodulation_FM.cpp:188) [186]  (1.36 ns)
	'sub' operation ('sub_ln24_1', demodulation_FM.cpp:24->demodulation_FM.cpp:188) [188]  (1.37 ns)
	'select' operation ('select_ln24', demodulation_FM.cpp:24->demodulation_FM.cpp:188) [190]  (0 ns)
	'sub' operation ('idx', demodulation_FM.cpp:24->demodulation_FM.cpp:188) [191]  (1.37 ns)
	multiplexor before 'phi' operation ('idx_3_i9', demodulation_FM.cpp:16->demodulation_FM.cpp:188) with incoming values : ('select_ln850', demodulation_FM.cpp:183) ('zext_ln24', demodulation_FM.cpp:24->demodulation_FM.cpp:188) ('zext_ln20', demodulation_FM.cpp:20->demodulation_FM.cpp:188) ('zext_ln16_1', demodulation_FM.cpp:16->demodulation_FM.cpp:188) [203]  (1.27 ns)
	'phi' operation ('idx_3_i9', demodulation_FM.cpp:16->demodulation_FM.cpp:188) with incoming values : ('select_ln850', demodulation_FM.cpp:183) ('zext_ln24', demodulation_FM.cpp:24->demodulation_FM.cpp:188) ('zext_ln20', demodulation_FM.cpp:20->demodulation_FM.cpp:188) ('zext_ln16_1', demodulation_FM.cpp:16->demodulation_FM.cpp:188) [203]  (0 ns)
	'getelementptr' operation ('sin_table_addr', demodulation_FM.cpp:29->demodulation_FM.cpp:188) [206]  (0 ns)
	'load' operation ('__Val2__', demodulation_FM.cpp:29->demodulation_FM.cpp:188) on array 'sin_table' [207]  (2.66 ns)

 <State 21>: 4.67ns
The critical path consists of the following:
	'load' operation ('__Val2__', demodulation_FM.cpp:29->demodulation_FM.cpp:188) on array 'sin_table' [207]  (2.66 ns)
	'sub' operation ('sub_ln703_1', demodulation_FM.cpp:29->demodulation_FM.cpp:188) [208]  (1.4 ns)
	'select' operation ('__Val2__', demodulation_FM.cpp:27->demodulation_FM.cpp:188) [209]  (0.599 ns)

 <State 22>: 7.48ns
The critical path consists of the following:
	'mul' operation of DSP[216] ('r.V', demodulation_FM.cpp:189) [216]  (5.79 ns)
	'sub' operation ('ret.V', demodulation_FM.cpp:189) [219]  (1.69 ns)

 <State 23>: 2.26ns
The critical path consists of the following:
	'sub' operation ('tmp_r.V', demodulation_FM.cpp:192) [222]  (1.53 ns)
	'select' operation ('tmp_r.V', demodulation_FM.cpp:195) [228]  (0.736 ns)

 <State 24>: 7.32ns
The critical path consists of the following:
	'phi' operation ('out_val_Q.V') with incoming values : ('out_val_Q.V', demodulation_FM.cpp:213) [234]  (0 ns)
	'sub' operation ('dqq.V', demodulation_FM.cpp:224) [278]  (1.53 ns)
	'mul' operation of DSP[285] ('r.V', demodulation_FM.cpp:228) [285]  (5.79 ns)

 <State 25>: 8.45ns
The critical path consists of the following:
	'load' operation ('coef_load', demodulation_FM.cpp:211) on array 'coef' [252]  (2.66 ns)
	'mul' operation of DSP[257] ('r.V', demodulation_FM.cpp:211) [254]  (2.84 ns)
	'add' operation of DSP[257] ('ret.V', demodulation_FM.cpp:211) [257]  (2.95 ns)

 <State 26>: 8.77ns
The critical path consists of the following:
	'mul' operation of DSP[289] ('r.V', demodulation_FM.cpp:228) [288]  (2.84 ns)
	'sub' operation of DSP[289] ('ret.V', demodulation_FM.cpp:228) [289]  (2.95 ns)
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 27>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 28>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 29>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 30>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 31>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 32>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 33>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 34>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 35>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 36>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 37>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 38>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 39>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 40>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 41>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 42>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 43>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 44>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 45>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 46>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 47>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 48>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 49>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 50>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 51>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 52>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 53>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 54>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 55>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 56>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 57>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 58>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 59>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 60>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 61>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 62>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 63>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 64>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 65>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 66>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 67>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 68>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 69>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 70>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 71>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 72>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 73>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 74>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 75>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 76>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 77>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 78>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 79>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 80>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 81>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 82>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 83>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 84>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 85>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 86>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 87>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 88>: 2.98ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)

 <State 89>: 5.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', demodulation_FM.cpp:228) [297]  (2.98 ns)
	fifo write on port 'y_demod_d_V_V' (demodulation_FM.cpp:228) [299]  (2.82 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
