################################################################################
##
## Filename: 	rtl/Makefile
##
## Project:	SDR, a basic Soft(Gate)ware Defined Radio architecture
##
## Purpose:	To direct the Yosys/NextPNR + Verilator build of the SDR
##		sources.  The result is C++ code (built by Verilator) that
##	is then built (herein) into a library, as well as the bit file that
##	can then be loaded onto the device.
##
## Creator:	Dan Gisselquist, Ph.D.
##		Gisselquist Technology, LLC
##
################################################################################
##
## Copyright (C) 2019-2020, Gisselquist Technology, LLC
##
## This program is free software (firmware): you can redistribute it and/or
## modify it under the terms of the GNU General Public License as published
## by the Free Software Foundation, either version 3 of the License, or (at
## your option) any later version.
##
## This program is distributed in the hope that it will be useful, but WITHOUT
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
## for more details.
##
## You should have received a copy of the GNU General Public License along
## with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
## target there if the PDF file isn't present.)  If not, see
## <http://www.gnu.org/licenses/> for a copy.
##
## License:	GPL, v3, as defined and found on www.gnu.org,
##		http://www.gnu.org/licenses/gpl.html
##
##
################################################################################
##
##
.PHONY: all
all:
#
# Our tools
YOSYS := yosys
NEXTPNR:= nextpnr-ice40
ICEPACK:= icepack
# Our files
YYMMDD=`date +%Y%m%d`
CXX   := g++
FBDIR := .
VDIRFB:= $(FBDIR)/obj_dir
VOBJ := obj_dir
BASE  := main
YLOG  :=  sdr.yslog
PNRLOG:=  sdr.pnrlog
JSON  :=  sdr.json
CONSTRAINTS:=sdr.pcf
ASCFIL := sdr.asc
BINFILE:= sdr.bin
#
#
all:	sim design.h $(BINFILE)

.DELETE_ON_ERROR:
.PHONY: sim
sim: $(VOBJ)/V$(BASE)__ALL.a
SUBMAKE := $(MAKE) --no-print-directory -C $(VOBJ) -f
ifeq ($(VERILATOR_ROOT),)
VERILATOR := verilator
else
VERILATOR := $(VERILATOR_ROOT)/bin/verilator
endif
VFLAGS = -Wall -Wno-TIMESCALEMOD --MMD -O3 --trace -Mdir $(VDIRFB) $(AUTOVDIRS) -cc

-include make.inc

$(VOBJ)/V$(BASE)__ALL.a: $(VOBJ)/V$(BASE).h
$(VOBJ)/V$(BASE).mk:  $(VOBJ)/V$(BASE).cpp
$(VOBJ)/V$(BASE).cpp: $(VOBJ)/V$(BASE).h
$(VOBJ)/V$(BASE).h: $(VFLIST)
	$(VERILATOR) $(VFLAGS) $(BASE).v --top-module main

# $(VOBJ)/Venetctrl.h $(VOBJ)/Venetctrl.cpp $(VOBJ)/Venetctrl.mk: enetctrl.v
$(VOBJ)/V%.h: $(FBDIR)/%.v
	$(VERILATOR) $(VFLAGS) $*.v

$(VOBJ)/V%.cpp: $(VOBJ)/V%.h
$(VOBJ)/V%.mk:  $(VOBJ)/V%.h
$(VOBJ)/V%.h: $(FBDIR)/%.v

.PHONY: yosys
yosys: $(JSON)
$(JSON): toplevel.v $(VFLIST)
	$(YOSYS) -ql $(YLOG) -p 'synth_ice40 -device u -abc9 -dsp -top toplevel -json $(JSON)' toplevel.v wbxbar.v skidbuffer.v addrdecode.v $(sort $(VFLIST))

.PHONY: nextpnr
CHIP := --up5k -r --package sg48
CLOCKS := --freq 36
$(ASCFIL): $(JSON) $(CONSTRAINTS) clocks.py
	$(NEXTPNR) -q --json $(JSON) $(CHIP) --pcf $(CONSTRAINTS) $(CLOCKS) --asc $(ASCFIL) -l $(PNRLOG)
nextpnr: $(TEXTCFG)
pnr: $(TEXTCFG)

.PHONY: bin
$(BINFILE): $(ASCFIL)
	# icetime -d up5k -c 36 $<
	$(ICEPACK) $(ASCFIL) $(BINFILE)
bin: $(SVFILE)

design.h: main.v
	@echo "Building design.h"
	@echo "// " > $@
	@echo "// Do not edit this file, it is automatically generated!" >> $@
	@echo "// To generate this file, \"make design.h\" in the rtl directory." >> $@
	@echo "// " >> $@
	@echo "#ifndef DESIGN_H" >> $@
	@echo "#define DESIGN_H" >> $@
	@echo >> $@
	@grep "^\`" $< | grep -v default_nettype		\
		| grep -v include				\
		| grep -v timescale				\
		| sed -e '{ s/^`/#/ }'				\
		| sed -e ' s/^#elsif/#elif/'			\
		| sed -e ' s/main.v/design.h/' >> $@
	@echo >> $@
	@echo "#endif // DESIGN_H" >> $@

$(VOBJ)/V%__ALL.a: $(VOBJ)/V%.mk
	$(SUBMAKE) V$*.mk

.PHONY: archive
archive:
	tar --transform s,^,$(YYMMDD)-rtl/, -chjf $(YYMMDD)-rtl.tjz Makefile *.v cpu/*.v

.PHONY: clean
clean:
	rm -rf $(VOBJ)/ design.h
	rm -rf $(YLOG) $(PNRLOG) $(JSON) $(TEXTCFG) $(SVFILE) $(BINFILE)

#
# Note Verilator's dependency created information, and include it here if we
# can
DEPS := $(wildcard $(VOBJ)/*.d)
ifneq ($(MAKECMDGOALS),clean)
ifneq ($(DEPS),)
include $(DEPS)
endif
endif
