INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/define.v" into library blk_mem_gen_v8_4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/IB_RAM/ip/IB_RAM_blk_mem_gen_0_0/sim/IB_RAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/IB_RAM/sim/IB_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/hdl/IB_RAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/cnu6_ib_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ib_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_ib_lut_ram
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:97]
