

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Apr 10 15:58:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.355 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
    +---------+---------+----------+----------+-------+--------+----------+
    |   462947|   462948| 2.315 ms | 2.315 ms |  12290|  462850| dataflow |
    +---------+---------+----------+----------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0         |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s         |      396|      397|  1.980 us |  1.985 us |    396|     397|   none  |
        |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s  |     3847|     3847| 19.235 us | 19.235 us |   3847|    3847|   none  |
        |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s  |      844|      844|  4.220 us |  4.220 us |    844|     844|   none  |
        |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0     |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s     |     2884|   143190| 14.420 us |  0.716 ms |   2884|  143190|   none  |
        |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s     |    12289|   462849| 61.445 us |  2.314 ms |  12289|  462849|   none  |
        |softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0           |softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s           |       10|       10| 50.000 ns | 50.000 ns |     10|      10|   none  |
        |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s      |     3847|     3847| 19.235 us | 19.235 us |   3847|    3847|   none  |
        |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s      |      844|      844|  4.220 us |  4.220 us |    844|     844|   none  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |       40|      -|    1392|    2860|    -|
|Instance         |        5|     19|   43498|   54303|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       9|    -|
|Register         |        -|      -|       1|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       45|     19|   44891|   57174|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       15|      1|      19|      48|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s     |        0|      1|   1610|   1617|    0|
    |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0     |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s     |        0|      1|   1894|   1535|    0|
    |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0         |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s         |        3|     16|  38305|  46882|    0|
    |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s  |        0|      0|    623|   1219|    0|
    |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s  |        0|      0|    621|   1089|    0|
    |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s      |        0|      0|     46|    510|    0|
    |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s      |        0|      0|     44|    508|    0|
    |softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0           |softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s           |        2|      1|    355|    943|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                    |                                                                        |        5|     19|  43498|  54303|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |layer11_out_V_data_0_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_1_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_2_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_3_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer2_out_V_data_0_V_U   |        4|  88|   0|    -|  3844|   16|    61504|
    |layer2_out_V_data_1_V_U   |        4|  88|   0|    -|  3844|   16|    61504|
    |layer2_out_V_data_2_V_U   |        4|  88|   0|    -|  3844|   16|    61504|
    |layer2_out_V_data_3_V_U   |        4|  88|   0|    -|  3844|   16|    61504|
    |layer4_out_V_data_0_V_U   |        2|  78|   0|    -|  3844|    6|    23064|
    |layer4_out_V_data_1_V_U   |        2|  78|   0|    -|  3844|    6|    23064|
    |layer4_out_V_data_2_V_U   |        2|  78|   0|    -|  3844|    6|    23064|
    |layer4_out_V_data_3_V_U   |        2|  78|   0|    -|  3844|    6|    23064|
    |layer5_out_V_data_0_V_U   |        1|  50|   0|    -|   961|   16|    15376|
    |layer5_out_V_data_1_V_U   |        1|  50|   0|    -|   961|   16|    15376|
    |layer5_out_V_data_2_V_U   |        1|  50|   0|    -|   961|   16|    15376|
    |layer5_out_V_data_3_V_U   |        1|  50|   0|    -|   961|   16|    15376|
    |layer6_out_V_data_0_V_U   |        1|  49|   0|    -|   841|   16|    13456|
    |layer6_out_V_data_1_V_U   |        1|  49|   0|    -|   841|   16|    13456|
    |layer6_out_V_data_2_V_U   |        1|  49|   0|    -|   841|   16|    13456|
    |layer6_out_V_data_3_V_U   |        1|  49|   0|    -|   841|   16|    13456|
    |layer8_out_V_data_0_V_U   |        1|  39|   0|    -|   841|    6|     5046|
    |layer8_out_V_data_1_V_U   |        1|  39|   0|    -|   841|    6|     5046|
    |layer8_out_V_data_2_V_U   |        1|  39|   0|    -|   841|    6|     5046|
    |layer8_out_V_data_3_V_U   |        1|  39|   0|    -|   841|    6|     5046|
    |layer9_out_V_data_0_V_U   |        1|  39|   0|    -|   196|   16|     3136|
    |layer9_out_V_data_1_V_U   |        1|  39|   0|    -|   196|   16|     3136|
    |layer9_out_V_data_2_V_U   |        1|  39|   0|    -|   196|   16|     3136|
    |layer9_out_V_data_3_V_U   |        1|  39|   0|    -|   196|   16|     3136|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |       40|1392|   0|    0| 42112|  368|   486392|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_start                        |  in |    1| ap_ctrl_hs |        myproject       | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs |        myproject       | return value |
|start_out                       | out |    1| ap_ctrl_hs |        myproject       | return value |
|start_write                     | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_clk                          |  in |    1| ap_ctrl_hs |        myproject       | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |        myproject       | return value |
|ap_done                         | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |        myproject       | return value |
|conv1_input_V_data_0_V_dout     |  in |   16|   ap_fifo  | conv1_input_V_data_0_V |    pointer   |
|conv1_input_V_data_0_V_empty_n  |  in |    1|   ap_fifo  | conv1_input_V_data_0_V |    pointer   |
|conv1_input_V_data_0_V_read     | out |    1|   ap_fifo  | conv1_input_V_data_0_V |    pointer   |
|conv1_input_V_data_1_V_dout     |  in |   16|   ap_fifo  | conv1_input_V_data_1_V |    pointer   |
|conv1_input_V_data_1_V_empty_n  |  in |    1|   ap_fifo  | conv1_input_V_data_1_V |    pointer   |
|conv1_input_V_data_1_V_read     | out |    1|   ap_fifo  | conv1_input_V_data_1_V |    pointer   |
|conv1_input_V_data_2_V_dout     |  in |   16|   ap_fifo  | conv1_input_V_data_2_V |    pointer   |
|conv1_input_V_data_2_V_empty_n  |  in |    1|   ap_fifo  | conv1_input_V_data_2_V |    pointer   |
|conv1_input_V_data_2_V_read     | out |    1|   ap_fifo  | conv1_input_V_data_2_V |    pointer   |
|layer12_out_V_data_0_V_din      | out |   16|   ap_fifo  | layer12_out_V_data_0_V |    pointer   |
|layer12_out_V_data_0_V_full_n   |  in |    1|   ap_fifo  | layer12_out_V_data_0_V |    pointer   |
|layer12_out_V_data_0_V_write    | out |    1|   ap_fifo  | layer12_out_V_data_0_V |    pointer   |
|layer12_out_V_data_1_V_din      | out |   16|   ap_fifo  | layer12_out_V_data_1_V |    pointer   |
|layer12_out_V_data_1_V_full_n   |  in |    1|   ap_fifo  | layer12_out_V_data_1_V |    pointer   |
|layer12_out_V_data_1_V_write    | out |    1|   ap_fifo  | layer12_out_V_data_1_V |    pointer   |
|layer12_out_V_data_2_V_din      | out |   16|   ap_fifo  | layer12_out_V_data_2_V |    pointer   |
|layer12_out_V_data_2_V_full_n   |  in |    1|   ap_fifo  | layer12_out_V_data_2_V |    pointer   |
|layer12_out_V_data_2_V_write    | out |    1|   ap_fifo  | layer12_out_V_data_2_V |    pointer   |
|layer12_out_V_data_3_V_din      | out |   16|   ap_fifo  | layer12_out_V_data_3_V |    pointer   |
|layer12_out_V_data_3_V_full_n   |  in |    1|   ap_fifo  | layer12_out_V_data_3_V |    pointer   |
|layer12_out_V_data_3_V_write    | out |    1|   ap_fifo  | layer12_out_V_data_3_V |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

