{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707436885383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707436885383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 00:01:25 2024 " "Processing started: Fri Feb 09 00:01:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707436885383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436885383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_controller -c audio_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_controller -c audio_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436885383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707436885662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707436885662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/seven_seg_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/seven_seg_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller_tb " "Found entity 1: seven_seg_controller_tb" {  } { { "ps2 files/sv files/seven_seg_controller_tb.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/seven_seg_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/seven_seg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/seven_seg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller " "Found entity 1: seven_seg_controller" {  } { { "ps2 files/sv files/seven_seg_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/seven_seg_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/ps2controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/ps2controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2controller_tb " "Found entity 1: PS2controller_tb" {  } { { "ps2 files/sv files/PS2controller_tb.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/PS2controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/ps2_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/ps2_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller_tb " "Found entity 1: ps2_controller_tb" {  } { { "ps2 files/sv files/ps2_controller_tb.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/ps2_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "ps2 files/sv files/ps2_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/ps2_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/bsy_reader_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/bsy_reader_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bsy_reader_tb " "Found entity 1: bsy_reader_tb" {  } { { "ps2 files/sv files/bsy_reader_tb.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/bsy_reader_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/bsy_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/bsy_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bsy_reader " "Found entity 1: bsy_reader" {  } { { "ps2 files/sv files/bsy_reader.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/bsy_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/sv files/break_code_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/sv files/break_code_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 break_code_detector " "Found entity 1: break_code_detector" {  } { { "ps2 files/sv files/break_code_detector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/break_code_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 files/ps2controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ps2 files/ps2controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PS2controller " "Found entity 1: PS2controller" {  } { { "ps2 files/PS2controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/PS2controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/key_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/key_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_detector " "Found entity 1: key_detector" {  } { { "sv files/key_detector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/key_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890116 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sv files/encoder.sv " "Can't analyze file -- file sv files/encoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1707436890117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/muxn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/muxn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxN " "Found entity 1: muxN" {  } { { "sv files/muxN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/muxN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/d_ffn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/d_ffn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ffN " "Found entity 1: d_ffN" {  } { { "sv files/d_ffN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/d_ffN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/fine_clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/fine_clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fine_clk_divN " "Found entity 1: fine_clk_divN" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AudioController " "Found entity 1: AudioController" {  } { { "AudioController.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_frequencies.bdf 1 1 " "Found 1 design units, including 1 entities, in source file music_frequencies.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 music_frequencies " "Found entity 1: music_frequencies" {  } { { "music_frequencies.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707436890122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890122 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fine_clk_divN fine_clk_divN.sv(18) " "Verilog HDL Parameter Declaration warning at fine_clk_divN.sv(18): Parameter Declaration in module \"fine_clk_divN\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1707436890124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AudioController " "Elaborating entity \"AudioController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707436890145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxN muxN:inst4 " "Elaborating entity \"muxN\" for hierarchy \"muxN:inst4\"" {  } { { "AudioController.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { { 336 704 856 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707436890146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_frequencies music_frequencies:inst " "Elaborating entity \"music_frequencies\" for hierarchy \"music_frequencies:inst\"" {  } { { "AudioController.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { { 336 296 432 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707436890147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN music_frequencies:inst\|fine_clk_divN:inst " "Elaborating entity \"fine_clk_divN\" for hierarchy \"music_frequencies:inst\|fine_clk_divN:inst\"" {  } { { "music_frequencies.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/music_frequencies.bdf" { { 352 352 504 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707436890147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707436890148 "|AudioController|fine_clk_divN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detector key_detector:inst1 " "Elaborating entity \"key_detector\" for hierarchy \"key_detector:inst1\"" {  } { { "AudioController.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { { 520 448 656 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707436890151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2controller PS2controller:inst2 " "Elaborating entity \"PS2controller\" for hierarchy \"PS2controller:inst2\"" {  } { { "AudioController.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { { 520 216 408 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707436890152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bsy_reader PS2controller:inst2\|bsy_reader:inst2 " "Elaborating entity \"bsy_reader\" for hierarchy \"PS2controller:inst2\|bsy_reader:inst2\"" {  } { { "ps2 files/PS2controller.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/PS2controller.bdf" { { 240 744 952 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707436890152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_controller PS2controller:inst2\|ps2_controller:inst1 " "Elaborating entity \"ps2_controller\" for hierarchy \"PS2controller:inst2\|ps2_controller:inst1\"" {  } { { "ps2 files/PS2controller.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/PS2controller.bdf" { { 240 424 608 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707436890153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_controller.sv(21) " "Verilog HDL assignment warning at ps2_controller.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "ps2 files/sv files/ps2_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/ps2_controller.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707436890154 "|AudioController|PS2controller:inst2|ps2_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "break_code_detector PS2controller:inst2\|break_code_detector:inst " "Elaborating entity \"break_code_detector\" for hierarchy \"PS2controller:inst2\|break_code_detector:inst\"" {  } { { "ps2 files/PS2controller.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/PS2controller.bdf" { { 448 832 976 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707436890154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 break_code_detector.sv(27) " "Verilog HDL assignment warning at break_code_detector.sv(27): truncated value with size 32 to match size of target (25)" {  } { { "ps2 files/sv files/break_code_detector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/ps2 files/sv files/break_code_detector.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707436890154 "|AudioController|PS2controller:inst2|break_code_detector:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_controller seven_seg_controller:inst3 " "Elaborating entity \"seven_seg_controller\" for hierarchy \"seven_seg_controller:inst3\"" {  } { { "AudioController.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { { 656 456 632 736 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707436890155 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer_out GND " "Pin \"buzzer_out\" is stuck at GND" {  } { { "AudioController.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/Audio Controller/AudioController.bdf" { { 360 936 1112 376 "buzzer_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707436890396 "|AudioController|buzzer_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707436890396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707436890438 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "312 " "312 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707436890531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707436890605 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707436890605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707436890627 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707436890627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707436890627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707436890627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707436890639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 09 00:01:30 2024 " "Processing ended: Fri Feb 09 00:01:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707436890639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707436890639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707436890639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707436890639 ""}
