WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   pctofpgainterface_pportinterface_N361 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
DRC detected 0 errors and 1 warnings.
