<use f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='102' c='_ZNK4llvm19TargetSubtargetInfo20getInlineAsmLoweringEv'/>
<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h' l='28' ll='63'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2224' c='_ZN4llvm12IRTranslator18translateInlineAsmERKNS_8CallBaseERNS_16MachineIRBuilderE'/>
<size>16</size>
<mbr r='llvm::InlineAsmLowering::TLI' o='64' t='const llvm::TargetLowering *'/>
<fun r='_ZN4llvm17InlineAsmLowering6anchorEv'/>
<fun r='_ZNK4llvm17InlineAsmLowering14lowerInlineAsmERNS_16MachineIRBuilderERKNS_8CallBaseESt8functionIFNS_8ArrayRefINS_8RegisterEEERKNS_5ValueEEE'/>
<fun r='_ZNK4llvm17InlineAsmLowering28lowerAsmOperandForConstraintEPNS_5ValueENS_9StringRefERSt6vectorINS_14MachineOperandESaIS5_EERNS_16MachineIRBuilderE'/>
<fun r='_ZNK4llvm17InlineAsmLowering6getTLIEv'/>
<fun r='_ZNK4llvm17InlineAsmLowering6getTLIEv'/>
<fun r='_ZN4llvm17InlineAsmLoweringC1EPKNS_14TargetLoweringE'/>
<fun r='_ZN4llvm17InlineAsmLoweringD1Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='269'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='305' c='_ZNK4llvm16AArch64Subtarget20getInlineAsmLoweringEv'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='223' c='_ZN4llvm16AArch64SubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_13TargetMachineEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='241' c='_ZNK4llvm16AArch64Subtarget20getInlineAsmLoweringEv'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='67'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='228' c='_ZNK4llvm12GCNSubtarget20getInlineAsmLoweringEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='308' c='_ZN4llvm12GCNSubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_16GCNTargetMachineE'/>
<size>16</size>
