v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5,
