

================================================================
== Vivado HLS Report for 'fact'
================================================================
* Date:           Wed Jun 14 15:32:25 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        hls_sin_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  193|    2|  193|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- fact_loop  |    0|  191|        12|          6|          1| 0 ~ 31 |    yes   |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     37|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     11|     729|   1223|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     86|
|Register         |        -|      -|     158|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     11|     887|   1346|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |sin_taylor_seriesbkb_x_U4  |sin_taylor_seriesbkb  |        0|     11|  317|  578|
    |sin_taylor_seriescud_U5    |sin_taylor_seriescud  |        0|      0|  412|  645|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|     11|  729| 1223|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_89_p2             |     +    |      0|  0|  15|           6|           1|
    |tmp_3_fu_73_p2           |     +    |      0|  0|  15|           6|           1|
    |exitcond_fu_79_p2        |   icmp   |      0|  0|   3|           6|           6|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  37|          20|          12|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_phi_fu_54_p4           |   9|          2|    6|         12|
    |i_reg_50                 |   9|          2|    6|         12|
    |result_int_reg_38        |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  86|         18|   78|        164|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_reg_100  |   1|   0|    1|          0|
    |exitcond_reg_100                   |   1|   0|    1|          0|
    |i_2_reg_109                        |   6|   0|    6|          0|
    |i_reg_50                           |   6|   0|    6|          0|
    |result_int_reg_38                  |  64|   0|   64|          0|
    |tmp_3_reg_95                       |   6|   0|    6|          0|
    |tmp_s_reg_114                      |  64|   0|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 158|   0|  158|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     fact     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     fact     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     fact     | return value |
|ap_done    | out |    1| ap_ctrl_hs |     fact     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     fact     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     fact     | return value |
|ap_return  | out |   64| ap_ctrl_hs |     fact     | return value |
|x          |  in |    5|   ap_none  |       x      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

