#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun  2 21:15:28 2024
# Process ID: 27768
# Current directory: C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25448 C:\Users\82108\Downloads\mig_example-master_origin\mig_example-master\mig_example.xpr
# Log file: C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/vivado.log
# Journal file: C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'mig' generated file not found 'c:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mig' generated file not found 'c:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mig' generated file not found 'c:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mig' generated file not found 'c:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mig' generated file not found 'c:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1005.672 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mig_example_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/pll/pll.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mig_example_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1020]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1024]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1025]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1026]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1080]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.ip_user_files/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.ip_user_files/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/ddr2_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr2_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/flag_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/mem_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_example
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/mig_example_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_example_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/mig_example_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_example_tb
INFO: [VRFC 10-2458] undeclared symbol read_data_MEM_L2, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/mig_example_tb.v:53]
INFO: [VRFC 10-2458] undeclared symbol ready_MEM_L2, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/mig_example_tb.v:54]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1005.672 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.sim/sim_1/behav/xsim'
"xelab -wto 328c256758334d8fa3acf135eec1b2f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mig_example_tb_behav xil_defaultlib.mig_example_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 328c256758334d8fa3acf135eec1b2f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mig_example_tb_behav xil_defaultlib.mig_example_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'read_data_MEM_L2' [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/mig_example_tb.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1080]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.ddr2_model_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.25,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=6,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO(ARRAY_MODE="ARRAY_MODE_4...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,FINE...
Compiling module unisims_ver.OSERDESE2(INIT_TQ=1'b1,SRVAL_TQ=...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(PR...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(t...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.mig_mig_default
Compiling module xil_defaultlib.mig
Compiling module xil_defaultlib.flag_sync
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.mem_example
Compiling module xil_defaultlib.mig_example_top
Compiling module xil_defaultlib.mig_example_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mig_example_tb_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:34 . Memory (MB): peak = 1005.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '95' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mig_example_tb_behav -key {Behavioral:sim_1:Functional:mig_example_tb} -tclbatch {mig_example_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 fs
source mig_example_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance mig_example_tb.dut.mem_ex.mig1.u_mig_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       2
CLK_PERIOD       =    4999
CLKIN1_PERIOD    =   4.999
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       6
VCO_PERIOD       =   833.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1666
CLKOUT1_PERIOD   =    3332
CLKOUT2_PERIOD   =   53312
CLKOUT3_PERIOD   =    6664
CLKOUT4_PERIOD   =    6664
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           7
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1666.00 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3333 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 13.02 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1783.43 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 944.72 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 604.85 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1549.57 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1549.57 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2330.51 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 919.47 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 919.47 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 819.98 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 212.00 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 212.00 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 212.00 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 16 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.672 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mig_example_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:02:05 . Memory (MB): peak = 1005.672 ; gain = 0.000
run 60 us
mig_example_tb.fake_ddr2.cmd_task: at time 2626691.0 ps WARNING: 200 us is required before CKE goes active.
mig_example_tb.fake_ddr2.cmd_task: at time 5152985.0 ps INFO: Precharge All
mig_example_tb.fake_ddr2.cmd_task: at time 6019652.0 ps INFO: Load Mode 2
mig_example_tb.fake_ddr2.cmd_task: at time 6019652.0 ps INFO: Load Mode 2 High Temperature Self Refresh rate = 1X (0C-85C)
mig_example_tb.fake_ddr2.cmd_task: at time 6886318.0 ps INFO: Load Mode 3
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 DLL Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 Output Drive Strength = Full
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 ODT Rtt = 50 Ohm
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 Additive Latency =           0
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 OCD Program = OCD Exit
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 DQS_N Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 RDQS Enable = Disabled
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 Output Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 Burst Length =  8
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 Burst Order = Sequential
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 CAS Latency =           5
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 Test Mode = Normal
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 Write Recovery =           5
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 Power Down Mode = Fast Exit
mig_example_tb.fake_ddr2.cmd_task: at time 9486317.0 ps INFO: Precharge All
mig_example_tb.fake_ddr2.cmd_task: at time 10352985.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 11219652.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 12086318.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 12952982.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 Burst Length =  8
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 Burst Order = Sequential
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 CAS Latency =           5
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 Test Mode = Normal
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 DLL Reset = Normal
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 Write Recovery =           5
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 Power Down Mode = Fast Exit
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 Burst Length =  8
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 Burst Order = Sequential
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 CAS Latency =           5
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 Test Mode = Normal
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 DLL Reset = Normal
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 Write Recovery =           5
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 Power Down Mode = Fast Exit
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 DLL Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 Output Drive Strength = Full
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 ODT Rtt = 50 Ohm
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 Additive Latency =           0
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 OCD Program = OCD Default
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 DQS_N Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 RDQS Enable = Disabled
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 Output Enable = Enabled
PHY_INIT: Memory Initialization completed at 16372600.0 ps
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 DLL Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 Output Drive Strength = Full
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 ODT Rtt = 50 Ohm
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 Additive Latency =           0
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 OCD Program = OCD Exit
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 DQS_N Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 RDQS Enable = Disabled
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 Output Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Initialization Sequence is complete
mig_example_tb.fake_ddr2.cmd_task: at time 17286318.0 ps INFO: Activate  bank 0 row 0000
mig_example_tb.fake_ddr2.cmd_task: at time 18152982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.cmd_task: at time 18166318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18167984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18169651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18171318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18172985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18174652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18176319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18177985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18179652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18179652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18181319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18182985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18184652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18186319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18187985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18189652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18191319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18192985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18192985.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18194652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18196319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18197985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18199652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18201319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18202985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18204651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18206317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18206317.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18207984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18209650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18211316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18212983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18214649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18216315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18217982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18219648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18219648.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18221314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18222982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18224648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18226314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18227982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18229648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18231314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18232982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18232982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18234649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18236316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18237983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18239650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18241317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18242984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18244651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18246318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18246318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18247984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18249651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18251318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18252985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18254652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18256319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18257985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18259652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18259652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18261319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18262985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18264652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18266319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18267985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18269652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18271319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18272985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18272985.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18274652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18276319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18277985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18279652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18281319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18282985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18284651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18286317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18286317.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18287984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18289650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18291316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18292983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18294649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18296315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18297982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18299648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18299648.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18301314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18302982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18304648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18306314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18307982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18309648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18311314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18312982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18312982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18314649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18316316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18317983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18319650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18321317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18322984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18324651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18326318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18326318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18327984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18329651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18331318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18332985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18334652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18336319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18337985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18339652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18339652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18341319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18342985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18344652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18346319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18347985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18349652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18351319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18352985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18352985.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18354652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18356319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18357985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18359652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18361319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18362985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18364651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18366317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18366317.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18367984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18369650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18371316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18372983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18374649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18376315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18377982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18379648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18379648.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18381314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18382982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18384648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18386314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18387982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18389648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18391314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18392982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18392982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18394649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18396316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18397983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18399650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18401317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18402984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18404651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18406318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18406318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18407984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18409651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18411318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18412985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18414652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18416319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18417985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18419652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18419652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18421319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18422985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18424652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18426319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18427985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18429652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18431319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18432985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18432985.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18434652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18436319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18437985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18439652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18441319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18442985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18444651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18446317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18446317.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18447984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18449650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18451316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18452983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18454649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18456315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18457982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18459648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18459648.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18461314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18462982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18464648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18466314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18467982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18469648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18471314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18472982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18472982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18474649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18476316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18477983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18479650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18481317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18482984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18484651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18486318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18486318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18487984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18489651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18491318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18492985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18494652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18496319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18497985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18499652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18499652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18501319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18502985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18504652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18506319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18507985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18509652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18511319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18512985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18512985.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18514652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18516319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18517985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18519652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18521319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18522985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18524651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18526317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18526317.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18527984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18529650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18531316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 18532600.0 ps
mig_example_tb.fake_ddr2.data_task: at time 18532983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18534649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18536315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18537982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18539648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18539648.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18541314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18542982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18544648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18546314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18547982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18549648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18551314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18552982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18552982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18554649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18556316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18557983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18559650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18561317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18562984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18564651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18566318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18566318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18567984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18569651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18571318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18572985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18574652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18576319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18577985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18579652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18581319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18582985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18584652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18586319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18587985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18589652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18591319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18592985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 19439650.0 ps INFO: Precharge All
mig_example_tb.fake_ddr2.cmd_task: at time 20306314.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 21172983.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 22039652.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 22906319.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 23772985.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 24639650.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 25506314.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 26372983.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 27239652.0 ps INFO: Activate  bank 0 row 0000
mig_example_tb.fake_ddr2.cmd_task: at time 28106319.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.cmd_task: at time 28119652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 28121319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28122985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28124651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28126317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28127984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28129650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28131316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28132983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 28132983.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 28134649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28136315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28137982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28139648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28141314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28142982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28144648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28146314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 28146314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 28147982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28149648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28151314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28152982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28154649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28156316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28157983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28159650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28161317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28162984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28164651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28166318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28167984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28169651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28171318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28172985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 29019648.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.cmd_task: at time 29032982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 29034649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29036316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29037983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29039650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29041317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29042984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29044651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29046318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 29046318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 29047984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29049651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29051318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29052985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29054652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29056319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29057985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29059652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 29059652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 29061319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29062985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29064652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29066319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29067985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29069652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29071319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29072985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29074652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29076319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29077985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29079652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29081319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29082985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29084651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29086317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 29932985.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.cmd_task: at time 29946319.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 29947985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29949652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29951319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29952985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29954652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29956319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29957985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29959652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 29959652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 29961319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29962985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29964651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29966317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29967984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29969650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29971316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29972983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 29972983.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 29974649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29976315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29977982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29979648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29981314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29982982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29984648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29986314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29987982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29989648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29991314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29992982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29994649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29996316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29997983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29999650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 30045934.0 ps
mig_example_tb.fake_ddr2.cmd_task: at time 30846317.0 ps INFO: Precharge All
mig_example_tb.fake_ddr2.cmd_task: at time 31712985.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 32579652.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 33446318.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 34312982.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 35179648.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 36046317.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 36912985.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 37779652.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 38646318.0 ps INFO: Activate  bank 0 row 0000
mig_example_tb.fake_ddr2.cmd_task: at time 39512982.0 ps INFO: Write     bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 39519650.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.cmd_task: at time 39526318.0 ps INFO: Write     bank 0 col 008, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 39527984.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
mig_example_tb.fake_ddr2.data_task: at time 39529651.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
mig_example_tb.fake_ddr2.data_task: at time 39531318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
mig_example_tb.fake_ddr2.data_task: at time 39532985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
mig_example_tb.fake_ddr2.data_task: at time 39534652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
mig_example_tb.fake_ddr2.data_task: at time 39536319.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
mig_example_tb.fake_ddr2.data_task: at time 39537985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
mig_example_tb.fake_ddr2.data_task: at time 39539652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
mig_example_tb.fake_ddr2.cmd_task: at time 39539652.0 ps INFO: Write     bank 0 col 010, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 39541319.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
mig_example_tb.fake_ddr2.data_task: at time 39542985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
mig_example_tb.fake_ddr2.data_task: at time 39544652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
mig_example_tb.fake_ddr2.data_task: at time 39546319.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
mig_example_tb.fake_ddr2.data_task: at time 39547985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
mig_example_tb.fake_ddr2.data_task: at time 39549652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
mig_example_tb.fake_ddr2.data_task: at time 39551319.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
mig_example_tb.fake_ddr2.data_task: at time 39552985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
mig_example_tb.fake_ddr2.data_task: at time 39554652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
mig_example_tb.fake_ddr2.data_task: at time 39556319.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
mig_example_tb.fake_ddr2.data_task: at time 39557985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
mig_example_tb.fake_ddr2.data_task: at time 39559652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
mig_example_tb.fake_ddr2.data_task: at time 39561319.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
mig_example_tb.fake_ddr2.data_task: at time 39562985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
mig_example_tb.fake_ddr2.data_task: at time 39564651.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
mig_example_tb.fake_ddr2.data_task: at time 39566317.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
mig_example_tb.fake_ddr2.main: at time 40421319.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 41419648.0 ps INFO: Precharge All
mig_example_tb.fake_ddr2.cmd_task: at time 42286317.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 43152985.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 44019652.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 44886318.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 45752982.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 46619648.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 47486317.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 48352985.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 49219652.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 50145928.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 50145928.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 50145928.0 ps
mig_example_tb.fake_ddr2.cmd_task: at time 51792985.0 ps INFO: Precharge All
mig_example_tb.fake_ddr2.cmd_task: at time 52729651.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 52862982.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 52926317.0 ps INFO: Read      bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.cmd_task: at time 52939648.0 ps INFO: Read      bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 52941314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001ff data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52942982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fc data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52944648.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fd data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52946314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fe data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52947982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fb data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52949648.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52951314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52952982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52954649.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001ff data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52956316.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fc data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52957983.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fd data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52959650.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fe data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52961317.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fb data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52962984.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52964651.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52966318.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 52972985.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 52979652.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.cmd_task: at time 52986319.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 52987985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 52989652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 52991319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 52992985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 52994652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 52996319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52997985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52999652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 52999652.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 53001319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53002985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53004651.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53006317.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53007984.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53009650.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53011316.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53012983.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53014649.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53016315.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53017982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53019648.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53021314.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53022982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53024648.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53026314.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.main: at time 53034649.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 53049651.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 53076319.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 53092983.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 53099648.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.data_task: at time 53107982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53109648.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53111314.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53112982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53114649.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53116316.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53117983.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53119650.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.main: at time 53127984.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 53142985.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 55196316.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 55212985.0 ps INFO: Read      bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 55227985.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 55229652.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 55231319.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 55232985.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 55234652.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 55236319.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 55237985.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 55239652.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 55242985.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 55469652.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 55486317.0 ps INFO: Read      bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 55501314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 55502982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 55504648.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 55506314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 55507982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 55509648.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 55511314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 55512982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 55516316.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 55756316.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 55772985.0 ps INFO: Read      bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 55787985.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 55789652.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 55791319.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 55792985.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 55794652.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 55796319.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 55797985.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 55799652.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 55802985.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 56029652.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 56046317.0 ps INFO: Read      bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 56061314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 56062982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 56064648.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 56066314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 56067982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 56069648.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 56071314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 56072982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 56076316.0 ps INFO: Precharge bank 0
$stop called at time : 56207297 ps : File "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/mig_example_tb.v" Line 106
run: Time (s): cpu = 00:01:00 ; elapsed = 00:02:37 . Memory (MB): peak = 1005.672 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mig_example_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/pll/pll.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mig_example_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1020]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1024]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1025]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1026]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1080]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.ip_user_files/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.ip_user_files/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/ddr2_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr2_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/flag_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/mem_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_example
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/mig_example_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_example_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/mig_example_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_example_tb
INFO: [VRFC 10-2458] undeclared symbol read_data_MEM_L2, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/mig_example_tb.v:53]
INFO: [VRFC 10-2458] undeclared symbol ready_MEM_L2, assumed default net type wire [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/mig_example_tb.v:54]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1005.672 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.sim/sim_1/behav/xsim'
"xelab -wto 328c256758334d8fa3acf135eec1b2f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mig_example_tb_behav xil_defaultlib.mig_example_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 328c256758334d8fa3acf135eec1b2f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mig_example_tb_behav xil_defaultlib.mig_example_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'read_data_MEM_L2' [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/mig_example_tb.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1080]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.ddr2_model_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.25,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=6,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO(ARRAY_MODE="ARRAY_MODE_4...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,FINE...
Compiling module unisims_ver.OSERDESE2(INIT_TQ=1'b1,SRVAL_TQ=...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(PR...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(t...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.mig_mig_default
Compiling module xil_defaultlib.mig
Compiling module xil_defaultlib.flag_sync
Compiling module xil_defaultlib.ff_sync
Compiling module xil_defaultlib.mem_example
Compiling module xil_defaultlib.mig_example_top
Compiling module xil_defaultlib.mig_example_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mig_example_tb_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:34 . Memory (MB): peak = 1005.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '94' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mig_example_tb_behav -key {Behavioral:sim_1:Functional:mig_example_tb} -tclbatch {mig_example_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 fs
source mig_example_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance mig_example_tb.dut.mem_ex.mig1.u_mig_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       2
CLK_PERIOD       =    4999
CLKIN1_PERIOD    =   4.999
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       6
VCO_PERIOD       =   833.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1666
CLKOUT1_PERIOD   =    3332
CLKOUT2_PERIOD   =   53312
CLKOUT3_PERIOD   =    6664
CLKOUT4_PERIOD   =    6664
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           7
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1666.00 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3333 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 13.02 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1783.43 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 944.72 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 604.85 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1549.57 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1549.57 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2330.51 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 919.47 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 919.47 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 819.98 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 212.00 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 212.00 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 212.00 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 16 
mig_example_tb.dut.mem_ex.mig1.u_mig_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.672 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mig_example_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:02:03 . Memory (MB): peak = 1005.672 ; gain = 0.000
run 60 us
mig_example_tb.fake_ddr2.cmd_task: at time 2626691.0 ps WARNING: 200 us is required before CKE goes active.
mig_example_tb.fake_ddr2.cmd_task: at time 5152985.0 ps INFO: Precharge All
mig_example_tb.fake_ddr2.cmd_task: at time 6019652.0 ps INFO: Load Mode 2
mig_example_tb.fake_ddr2.cmd_task: at time 6019652.0 ps INFO: Load Mode 2 High Temperature Self Refresh rate = 1X (0C-85C)
mig_example_tb.fake_ddr2.cmd_task: at time 6886318.0 ps INFO: Load Mode 3
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 DLL Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 Output Drive Strength = Full
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 ODT Rtt = 50 Ohm
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 Additive Latency =           0
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 OCD Program = OCD Exit
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 DQS_N Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 RDQS Enable = Disabled
mig_example_tb.fake_ddr2.cmd_task: at time 7752982.0 ps INFO: Load Mode 1 Output Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 Burst Length =  8
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 Burst Order = Sequential
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 CAS Latency =           5
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 Test Mode = Normal
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 Write Recovery =           5
mig_example_tb.fake_ddr2.cmd_task: at time 8619648.0 ps INFO: Load Mode 0 Power Down Mode = Fast Exit
mig_example_tb.fake_ddr2.cmd_task: at time 9486317.0 ps INFO: Precharge All
mig_example_tb.fake_ddr2.cmd_task: at time 10352985.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 11219652.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 12086318.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 12952982.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 Burst Length =  8
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 Burst Order = Sequential
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 CAS Latency =           5
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 Test Mode = Normal
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 DLL Reset = Normal
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 Write Recovery =           5
mig_example_tb.fake_ddr2.cmd_task: at time 13819648.0 ps INFO: Load Mode 0 Power Down Mode = Fast Exit
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 Burst Length =  8
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 Burst Order = Sequential
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 CAS Latency =           5
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 Test Mode = Normal
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 DLL Reset = Normal
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 Write Recovery =           5
mig_example_tb.fake_ddr2.cmd_task: at time 14686317.0 ps INFO: Load Mode 0 Power Down Mode = Fast Exit
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 DLL Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 Output Drive Strength = Full
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 ODT Rtt = 50 Ohm
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 Additive Latency =           0
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 OCD Program = OCD Default
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 DQS_N Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 RDQS Enable = Disabled
mig_example_tb.fake_ddr2.cmd_task: at time 15552985.0 ps INFO: Load Mode 1 Output Enable = Enabled
PHY_INIT: Memory Initialization completed at 16372600.0 ps
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 DLL Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 Output Drive Strength = Full
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 ODT Rtt = 50 Ohm
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 Additive Latency =           0
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 OCD Program = OCD Exit
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 DQS_N Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 RDQS Enable = Disabled
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Load Mode 1 Output Enable = Enabled
mig_example_tb.fake_ddr2.cmd_task: at time 16419652.0 ps INFO: Initialization Sequence is complete
mig_example_tb.fake_ddr2.cmd_task: at time 17286318.0 ps INFO: Activate  bank 0 row 0000
mig_example_tb.fake_ddr2.cmd_task: at time 18152982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.cmd_task: at time 18166318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18167984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18169651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18171318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18172985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18174652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18176319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18177985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18179652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18179652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18181319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18182985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18184652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18186319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18187985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18189652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18191319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18192985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18192985.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18194652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18196319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18197985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18199652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18201319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18202985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18204651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18206317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18206317.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18207984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18209650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18211316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18212983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18214649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18216315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18217982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18219648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18219648.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18221314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18222982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18224648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18226314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18227982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18229648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18231314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18232982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18232982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18234649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18236316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18237983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18239650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18241317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18242984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18244651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18246318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18246318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18247984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18249651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18251318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18252985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18254652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18256319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18257985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18259652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18259652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18261319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18262985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18264652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18266319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18267985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18269652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18271319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18272985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18272985.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18274652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18276319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18277985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18279652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18281319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18282985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18284651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18286317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18286317.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18287984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18289650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18291316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18292983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18294649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18296315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18297982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18299648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18299648.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18301314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18302982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18304648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18306314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18307982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18309648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18311314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18312982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18312982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18314649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18316316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18317983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18319650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18321317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18322984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18324651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18326318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18326318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18327984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18329651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18331318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18332985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18334652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18336319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18337985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18339652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18339652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18341319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18342985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18344652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18346319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18347985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18349652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18351319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18352985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18352985.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18354652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18356319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18357985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18359652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18361319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18362985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18364651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18366317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18366317.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18367984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18369650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18371316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18372983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18374649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18376315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18377982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18379648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18379648.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18381314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18382982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18384648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18386314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18387982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18389648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18391314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18392982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18392982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18394649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18396316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18397983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18399650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18401317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18402984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18404651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18406318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18406318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18407984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18409651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18411318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18412985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18414652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18416319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18417985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18419652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18419652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18421319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18422985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18424652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18426319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18427985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18429652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18431319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18432985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18432985.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18434652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18436319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18437985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18439652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18441319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18442985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18444651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18446317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18446317.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18447984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18449650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18451316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18452983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18454649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18456315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18457982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18459648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18459648.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18461314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18462982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18464648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18466314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18467982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18469648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18471314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18472982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18472982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18474649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18476316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18477983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18479650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18481317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18482984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18484651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18486318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18486318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18487984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18489651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18491318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18492985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18494652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18496319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18497985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18499652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18499652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18501319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18502985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18504652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18506319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18507985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18509652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18511319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18512985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18512985.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18514652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18516319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18517985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18519652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18521319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18522985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18524651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18526317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18526317.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18527984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18529650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18531316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 18532600.0 ps
mig_example_tb.fake_ddr2.data_task: at time 18532983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18534649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18536315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18537982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18539648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18539648.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18541314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18542982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18544648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18546314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18547982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18549648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18551314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18552982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18552982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18554649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18556316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18557983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18559650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18561317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18562984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18564651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18566318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 18566318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 18567984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18569651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18571318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18572985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18574652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18576319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18577985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18579652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18581319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18582985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18584652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18586319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18587985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18589652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18591319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 18592985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 19439650.0 ps INFO: Precharge All
mig_example_tb.fake_ddr2.cmd_task: at time 20306314.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 21172983.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 22039652.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 22906319.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 23772985.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 24639650.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 25506314.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 26372983.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 27239652.0 ps INFO: Activate  bank 0 row 0000
mig_example_tb.fake_ddr2.cmd_task: at time 28106319.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.cmd_task: at time 28119652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 28121319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28122985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28124651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28126317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28127984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28129650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28131316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28132983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 28132983.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 28134649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28136315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28137982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28139648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28141314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28142982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28144648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28146314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 28146314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 28147982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28149648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28151314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28152982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28154649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28156316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28157983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28159650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28161317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28162984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28164651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28166318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28167984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28169651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28171318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 28172985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 29019648.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.cmd_task: at time 29032982.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 29034649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29036316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29037983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29039650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29041317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29042984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29044651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29046318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 29046318.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 29047984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29049651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29051318.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29052985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29054652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29056319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29057985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29059652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 29059652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 29061319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29062985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29064652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29066319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29067985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29069652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29071319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29072985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29074652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29076319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29077985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29079652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29081319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29082985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29084651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29086317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 29932985.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.cmd_task: at time 29946319.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 29947985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29949652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29951319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29952985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29954652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29956319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29957985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29959652.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 29959652.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 29961319.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29962985.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29964651.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29966317.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29967984.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29969650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29971316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29972983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 29972983.0 ps INFO: Read      bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 29974649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29976315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29977982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29979648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29981314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29982982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29984648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29986314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29987982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29989648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29991314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29992982.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29994649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29996316.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29997983.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 29999650.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 30045934.0 ps
mig_example_tb.fake_ddr2.cmd_task: at time 30846317.0 ps INFO: Precharge All
mig_example_tb.fake_ddr2.cmd_task: at time 31712985.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 32579652.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 33446318.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 34312982.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 35179648.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 36046317.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 36912985.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 37779652.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 38646318.0 ps INFO: Activate  bank 0 row 0000
mig_example_tb.fake_ddr2.cmd_task: at time 39512982.0 ps INFO: Write     bank 0 col 000, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 39519650.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.cmd_task: at time 39526318.0 ps INFO: Write     bank 0 col 008, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 39527984.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
mig_example_tb.fake_ddr2.data_task: at time 39529651.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
mig_example_tb.fake_ddr2.data_task: at time 39531318.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
mig_example_tb.fake_ddr2.data_task: at time 39532985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
mig_example_tb.fake_ddr2.data_task: at time 39534652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
mig_example_tb.fake_ddr2.data_task: at time 39536319.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
mig_example_tb.fake_ddr2.data_task: at time 39537985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
mig_example_tb.fake_ddr2.data_task: at time 39539652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
mig_example_tb.fake_ddr2.cmd_task: at time 39539652.0 ps INFO: Write     bank 0 col 010, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 39541319.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
mig_example_tb.fake_ddr2.data_task: at time 39542985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
mig_example_tb.fake_ddr2.data_task: at time 39544652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
mig_example_tb.fake_ddr2.data_task: at time 39546319.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
mig_example_tb.fake_ddr2.data_task: at time 39547985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
mig_example_tb.fake_ddr2.data_task: at time 39549652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
mig_example_tb.fake_ddr2.data_task: at time 39551319.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
mig_example_tb.fake_ddr2.data_task: at time 39552985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
mig_example_tb.fake_ddr2.data_task: at time 39554652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
mig_example_tb.fake_ddr2.data_task: at time 39556319.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
mig_example_tb.fake_ddr2.data_task: at time 39557985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
mig_example_tb.fake_ddr2.data_task: at time 39559652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
mig_example_tb.fake_ddr2.data_task: at time 39561319.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
mig_example_tb.fake_ddr2.data_task: at time 39562985.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
mig_example_tb.fake_ddr2.data_task: at time 39564651.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
mig_example_tb.fake_ddr2.data_task: at time 39566317.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
mig_example_tb.fake_ddr2.main: at time 40421319.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 41419648.0 ps INFO: Precharge All
mig_example_tb.fake_ddr2.cmd_task: at time 42286317.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 43152985.0 ps INFO: Refresh  
run: Time (s): cpu = 00:00:49 ; elapsed = 00:02:01 . Memory (MB): peak = 1115.203 ; gain = 109.531
run all
mig_example_tb.fake_ddr2.cmd_task: at time 44019652.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 44886318.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 45752982.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 46619648.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 47486317.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 48352985.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 49219652.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 50145928.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 50145928.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 50145928.0 ps
mig_example_tb.fake_ddr2.cmd_task: at time 51792985.0 ps INFO: Precharge All
mig_example_tb.fake_ddr2.cmd_task: at time 52729651.0 ps INFO: Refresh  
mig_example_tb.fake_ddr2.cmd_task: at time 52862982.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 52926317.0 ps INFO: Read      bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.cmd_task: at time 52939648.0 ps INFO: Read      bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 52941314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001ff data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52942982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fc data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52944648.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fd data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52946314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fe data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52947982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fb data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52949648.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52951314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52952982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52954649.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001ff data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52956316.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fc data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52957983.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fd data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52959650.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fe data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52961317.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fb data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52962984.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52964651.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52966318.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 52972985.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 52979652.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.cmd_task: at time 52986319.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 52987985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 52989652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 52991319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 52992985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 52994652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 52996319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52997985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 52999652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 52999652.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 53001319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53002985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53004651.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53006317.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53007984.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53009650.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53011316.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53012983.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53014649.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53016315.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53017982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53019648.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53021314.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53022982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53024648.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53026314.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.main: at time 53034649.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 53049651.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 53076319.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 53092983.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 53099648.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.data_task: at time 53107982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53109648.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53111314.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53112982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53114649.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53116316.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53117983.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53119650.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.main: at time 53127984.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 53142985.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 53196316.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 53212985.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 53219652.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.data_task: at time 53227985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53229652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53231319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53232985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53234652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53236319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53237985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53239652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.main: at time 53247984.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 53262982.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 53302985.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 53319652.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 53326317.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.data_task: at time 53334649.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53336315.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53337982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53339648.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53341314.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53342982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53344648.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53346314.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.main: at time 53354649.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 53369651.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 53409650.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 53426314.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 53432982.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.data_task: at time 53441317.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53442984.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53444651.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53446318.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53447984.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53449651.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53451318.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53452985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.main: at time 53461319.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 53476319.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 53516316.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 53532985.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 53539652.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.data_task: at time 53547985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53549652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53551319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53552985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53554652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53556319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53557985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53559652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.main: at time 53567984.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 53582982.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 53622985.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 53639652.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 53646317.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.data_task: at time 53654649.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53656315.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53657982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53659648.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53661314.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53662982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53664648.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53666314.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.main: at time 53674649.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 53689651.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 53742982.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 53759650.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 53766318.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.data_task: at time 53774652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53776319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53777985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53779652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53781319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53782985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53784652.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53786319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.main: at time 53794652.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 53809650.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 53849651.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 53866319.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 53872985.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.data_task: at time 53881319.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53882985.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53884651.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53886317.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53887984.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53889650.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53891316.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53892983.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.main: at time 53901314.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 53916316.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 53956319.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 53972983.0 ps INFO: Write     bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.main: at time 53979648.0 ps INFO: Sync On Die Termination = 1
mig_example_tb.fake_ddr2.data_task: at time 53987982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 53989648.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 53991314.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 53992982.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 53994649.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 53996316.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53997983.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 53999650.0 ps INFO: WRITE @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.main: at time 54007984.0 ps INFO: Sync On Die Termination = 0
mig_example_tb.fake_ddr2.cmd_task: at time 54022985.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 55636319.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 55652983.0 ps INFO: Read      bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 55667982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 55669648.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 55671314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 55672982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 55674649.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 55676316.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 55677983.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 55679650.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 55682984.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 55922984.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 55939652.0 ps INFO: Read      bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 55954652.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 55956319.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 55957985.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 55959652.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 55961319.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 55962985.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 55964651.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 55966317.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 55969650.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 56196319.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 56212983.0 ps INFO: Read      bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 56227982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 56229648.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 56231314.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 56232982.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 56234649.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 56236316.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 56237983.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 56239650.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 56242984.0 ps INFO: Precharge bank 0
mig_example_tb.fake_ddr2.cmd_task: at time 56482984.0 ps INFO: Activate  bank 0 row 011a
mig_example_tb.fake_ddr2.cmd_task: at time 56499652.0 ps INFO: Read      bank 0 col 1ff, auto precharge 0
mig_example_tb.fake_ddr2.data_task: at time 56514652.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001ff data = dexx
mig_example_tb.fake_ddr2.data_task: at time 56516319.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fc data = bead
mig_example_tb.fake_ddr2.data_task: at time 56517985.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fd data = deef
mig_example_tb.fake_ddr2.data_task: at time 56519652.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fe data = bead
mig_example_tb.fake_ddr2.data_task: at time 56521319.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fb data = xxef
mig_example_tb.fake_ddr2.data_task: at time 56522985.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f8 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 56524651.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001f9 data = xxxx
mig_example_tb.fake_ddr2.data_task: at time 56526317.0 ps INFO: READ @ DQS= bank = 0 row = 011a col = 000001fa data = xxxx
mig_example_tb.fake_ddr2.cmd_task: at time 56529650.0 ps INFO: Precharge bank 0
$stop called at time : 56646216 ps : File "C:/Users/82108/Downloads/mig_example-master_origin/mig_example-master/mig_example.srcs/sources_1/new/mig_example_tb.v" Line 106
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1115.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 21:36:47 2024...
