// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_filter_Resize_Test (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_rows_V_read,
        p_dst_cols_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 53'b1;
parameter    ap_ST_st2_fsm_1 = 53'b10;
parameter    ap_ST_st3_fsm_2 = 53'b100;
parameter    ap_ST_st4_fsm_3 = 53'b1000;
parameter    ap_ST_st5_fsm_4 = 53'b10000;
parameter    ap_ST_st6_fsm_5 = 53'b100000;
parameter    ap_ST_st7_fsm_6 = 53'b1000000;
parameter    ap_ST_st8_fsm_7 = 53'b10000000;
parameter    ap_ST_st9_fsm_8 = 53'b100000000;
parameter    ap_ST_st10_fsm_9 = 53'b1000000000;
parameter    ap_ST_st11_fsm_10 = 53'b10000000000;
parameter    ap_ST_st12_fsm_11 = 53'b100000000000;
parameter    ap_ST_st13_fsm_12 = 53'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 53'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 53'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 53'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 53'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 53'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 53'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 53'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 53'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 53'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 53'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 53'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 53'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 53'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 53'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 53'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 53'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 53'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 53'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 53'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 53'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 53'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 53'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 53'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 53'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 53'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 53'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 53'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 53'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 53'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 53'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 53'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 53'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 53'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 53'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 53'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 53'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 53'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 53'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 53'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg0_fsm_52 = 53'b10000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv16_FFF6 = 16'b1111111111110110;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv33_1FFFF8000 = 33'b111111111111111111000000000000000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv32_10000 = 32'b10000000000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv33_0 = 33'b000000000000000000000000000000000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv54_0 = 54'b000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv63_0 = 63'b000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv12_433 = 12'b10000110011;
parameter    ap_const_lv12_20 = 12'b100000;
parameter    ap_const_lv12_FE0 = 12'b111111100000;
parameter    ap_const_lv12_FDF = 12'b111111011111;
parameter    ap_const_lv12_36 = 12'b110110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv54_3FFFFFFFFFFFFF = 54'b111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv53_1FFFFFFFFFFFFF = 53'b11111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv53_0 = 53'b00000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv20_40000 = 20'b1000000000000000000;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_63 = 32'b1100011;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_E0 = 8'b11100000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [31:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
input  [11:0] p_dst_rows_V_read;
input  [11:0] p_dst_cols_V_read;
output  [31:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [52:0] ap_CS_fsm = 53'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_72;
reg   [12:0] p_Val2_12_reg_318;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_52;
reg    ap_sig_bdd_99;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg   [0:0] exitcond_reg_2872;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it41;
reg   [0:0] col_rd_2_reg_3068;
reg   [0:0] row_rd_5_reg_3064;
reg   [0:0] or_cond_41_reg_3101;
reg    ap_sig_bdd_203;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg    ap_reg_ppiten_pp0_it54 = 1'b0;
reg    ap_reg_ppiten_pp0_it55 = 1'b0;
reg    ap_reg_ppiten_pp0_it56 = 1'b0;
reg    ap_reg_ppiten_pp0_it57 = 1'b0;
reg    ap_reg_ppiten_pp0_it58 = 1'b0;
reg    ap_reg_ppiten_pp0_it59 = 1'b0;
reg    ap_reg_ppiten_pp0_it60 = 1'b0;
reg    ap_reg_ppiten_pp0_it61 = 1'b0;
reg    ap_reg_ppiten_pp0_it62 = 1'b0;
reg    ap_reg_ppiten_pp0_it63 = 1'b0;
reg    ap_reg_ppiten_pp0_it64 = 1'b0;
reg    ap_reg_ppiten_pp0_it65 = 1'b0;
reg    ap_reg_ppiten_pp0_it66 = 1'b0;
reg    ap_reg_ppiten_pp0_it67 = 1'b0;
reg    ap_reg_ppiten_pp0_it68 = 1'b0;
reg    ap_reg_ppiten_pp0_it69 = 1'b0;
reg    ap_reg_ppiten_pp0_it70 = 1'b0;
reg    ap_reg_ppiten_pp0_it71 = 1'b0;
reg    ap_reg_ppiten_pp0_it72 = 1'b0;
reg    ap_reg_ppiten_pp0_it73 = 1'b0;
reg    ap_reg_ppiten_pp0_it74 = 1'b0;
reg   [0:0] brmerge_demorgan_reg_3105;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it74;
reg    ap_sig_bdd_277;
reg    ap_reg_ppiten_pp0_it75 = 1'b0;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it2;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it3;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it4;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it5;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it6;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it7;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it8;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it9;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it10;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it11;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it12;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it13;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it14;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it15;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it16;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it17;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it18;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it19;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it20;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it21;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it22;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it23;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it24;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it25;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it26;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it27;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it28;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it29;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it30;
reg   [12:0] ap_reg_ppstg_p_Val2_12_reg_318_pp0_it31;
reg    ap_sig_bdd_327;
wire  signed [31:0] row_rate_V_fu_475_p1;
reg  signed [31:0] row_rate_V_reg_2725;
reg    ap_sig_cseq_ST_st48_fsm_47;
reg    ap_sig_bdd_351;
wire  signed [31:0] col_rate_V_fu_479_p1;
reg  signed [31:0] col_rate_V_reg_2733;
reg   [0:0] tmp_reg_2741;
reg   [30:0] p_lshr_f1_reg_2746;
reg   [0:0] tmp_58_reg_2751;
reg   [30:0] p_lshr_f_reg_2756;
wire   [31:0] p_neg_t1_fu_538_p2;
reg   [31:0] p_neg_t1_reg_2761;
reg    ap_sig_cseq_ST_st49_fsm_48;
reg    ap_sig_bdd_370;
wire   [31:0] p_neg_t_fu_563_p2;
reg   [31:0] p_neg_t_reg_2766;
reg   [19:0] p_Val2_2_reg_2771;
reg    ap_sig_cseq_ST_st50_fsm_49;
reg    ap_sig_bdd_387;
reg   [0:0] tmp_50_reg_2776;
reg   [19:0] p_Val2_6_reg_2781;
reg   [0:0] tmp_74_reg_2786;
wire  signed [15:0] tmp_41_cast_fu_671_p1;
reg  signed [15:0] tmp_41_cast_reg_2791;
reg    ap_sig_cseq_ST_st51_fsm_50;
reg    ap_sig_bdd_402;
wire  signed [15:0] tmp_42_cast_fu_681_p1;
reg  signed [15:0] tmp_42_cast_reg_2798;
wire   [12:0] tmp_12_fu_688_p2;
reg   [12:0] tmp_12_reg_2805;
wire   [12:0] tmp_15_fu_697_p2;
reg   [12:0] tmp_15_reg_2810;
wire   [0:0] tmp_16_fu_703_p2;
reg   [0:0] tmp_16_reg_2815;
wire   [0:0] tmp_17_fu_708_p2;
reg   [0:0] tmp_17_reg_2820;
wire  signed [31:0] tmp_60_cast_fu_721_p1;
reg  signed [31:0] tmp_60_cast_reg_2827;
wire  signed [31:0] tmp_62_cast_fu_733_p1;
reg  signed [31:0] tmp_62_cast_reg_2832;
wire   [0:0] exitcond1_fu_737_p2;
reg    ap_sig_cseq_ST_st52_fsm_51;
reg    ap_sig_bdd_425;
wire   [12:0] i_fu_742_p2;
reg   [12:0] i_reg_2841;
wire   [12:0] tmp_18_fu_748_p2;
reg   [12:0] tmp_18_reg_2846;
wire  signed [15:0] tmp_45_cast_fu_754_p1;
reg  signed [15:0] tmp_45_cast_reg_2851;
wire   [0:0] tmp_19_fu_758_p2;
reg   [0:0] tmp_19_reg_2856;
wire   [0:0] row_wr_2_fu_764_p2;
reg   [0:0] row_wr_2_reg_2862;
wire   [31:0] tmp_51_cast_fu_778_p1;
reg   [31:0] tmp_51_cast_reg_2867;
wire   [0:0] exitcond_fu_782_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it21;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it22;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it23;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it24;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it25;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it26;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it27;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it28;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it29;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it30;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it31;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it32;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it33;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it34;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it35;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it36;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it37;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it38;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it39;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it40;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it42;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it43;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it44;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it45;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it46;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2872_pp0_it47;
wire   [12:0] j_fu_787_p2;
reg   [12:0] j_reg_2876;
wire   [12:0] tmp_90_fu_814_p1;
reg   [12:0] tmp_90_reg_2886;
wire   [12:0] tmp_27_fu_818_p2;
wire   [12:0] tmp_100_fu_824_p1;
reg   [12:0] tmp_100_reg_2896;
wire   [0:0] tmp_43_fu_828_p2;
reg   [0:0] tmp_43_reg_2901;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_2901_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_2901_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_2901_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_2901_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_2901_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_2901_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_2901_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_2901_pp0_it40;
wire   [12:0] tmp_44_fu_834_p2;
reg   [12:0] tmp_44_reg_2913;
reg   [12:0] ap_reg_ppstg_tmp_44_reg_2913_pp0_it33;
reg   [12:0] ap_reg_ppstg_tmp_44_reg_2913_pp0_it34;
reg   [12:0] ap_reg_ppstg_tmp_44_reg_2913_pp0_it35;
reg   [12:0] ap_reg_ppstg_tmp_44_reg_2913_pp0_it36;
reg   [12:0] ap_reg_ppstg_tmp_44_reg_2913_pp0_it37;
reg   [12:0] ap_reg_ppstg_tmp_44_reg_2913_pp0_it38;
reg   [12:0] ap_reg_ppstg_tmp_44_reg_2913_pp0_it39;
wire   [0:0] col_wr_1_fu_840_p2;
reg   [0:0] col_wr_1_reg_2918;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_2918_pp0_it33;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_2918_pp0_it34;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_2918_pp0_it35;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_2918_pp0_it36;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_2918_pp0_it37;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_2918_pp0_it38;
reg   [0:0] ap_reg_ppstg_col_wr_1_reg_2918_pp0_it39;
wire  signed [31:0] p_Val2_7_fu_864_p2;
reg  signed [31:0] p_Val2_7_reg_2933;
reg  signed [31:0] ap_reg_ppstg_p_Val2_7_reg_2933_pp0_it38;
wire  signed [31:0] p_Val2_11_fu_869_p2;
reg  signed [31:0] p_Val2_11_reg_2938;
reg  signed [31:0] ap_reg_ppstg_p_Val2_11_reg_2938_pp0_it38;
reg   [15:0] ret_V_reg_2943;
reg   [0:0] tmp_108_reg_2950;
wire   [15:0] tmp_116_fu_892_p1;
reg   [15:0] tmp_116_reg_2955;
reg   [15:0] ret_V_2_reg_2960;
reg   [0:0] tmp_117_reg_2967;
wire   [15:0] tmp_118_fu_914_p1;
reg   [15:0] tmp_118_reg_2972;
wire   [15:0] sx_2_fu_935_p3;
reg   [15:0] sx_2_reg_2977;
wire   [15:0] sy_3_fu_958_p3;
reg   [15:0] sy_3_reg_2984;
wire   [0:0] tmp_32_fu_984_p2;
reg   [0:0] tmp_32_reg_2991;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2991_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2991_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2991_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2991_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2991_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2991_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2991_pp0_it46;
wire   [17:0] tmp_119_fu_990_p1;
reg   [17:0] tmp_119_reg_2996;
reg   [17:0] ap_reg_ppstg_tmp_119_reg_2996_pp0_it40;
reg   [17:0] ap_reg_ppstg_tmp_119_reg_2996_pp0_it41;
reg   [17:0] ap_reg_ppstg_tmp_119_reg_2996_pp0_it42;
reg   [17:0] ap_reg_ppstg_tmp_119_reg_2996_pp0_it43;
reg   [17:0] ap_reg_ppstg_tmp_119_reg_2996_pp0_it44;
reg   [17:0] ap_reg_ppstg_tmp_119_reg_2996_pp0_it45;
reg   [17:0] ap_reg_ppstg_tmp_119_reg_2996_pp0_it46;
wire   [0:0] tmp_38_fu_1014_p2;
reg   [0:0] tmp_38_reg_3001;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3001_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3001_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3001_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3001_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3001_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3001_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3001_pp0_it46;
wire   [17:0] tmp_120_fu_1020_p1;
reg   [17:0] tmp_120_reg_3006;
reg   [17:0] ap_reg_ppstg_tmp_120_reg_3006_pp0_it40;
reg   [17:0] ap_reg_ppstg_tmp_120_reg_3006_pp0_it41;
reg   [17:0] ap_reg_ppstg_tmp_120_reg_3006_pp0_it42;
reg   [17:0] ap_reg_ppstg_tmp_120_reg_3006_pp0_it43;
reg   [17:0] ap_reg_ppstg_tmp_120_reg_3006_pp0_it44;
reg   [17:0] ap_reg_ppstg_tmp_120_reg_3006_pp0_it45;
reg   [17:0] ap_reg_ppstg_tmp_120_reg_3006_pp0_it46;
wire   [0:0] tmp_40_fu_1024_p2;
reg   [0:0] tmp_40_reg_3011;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_3011_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_3011_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_3011_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_3011_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_3011_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_3011_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_3011_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_3011_pp0_it47;
wire   [15:0] pre_fx_1_fu_1028_p3;
reg   [15:0] pre_fx_1_reg_3016;
reg   [15:0] ap_reg_ppstg_pre_fx_1_reg_3016_pp0_it40;
wire   [0:0] tmp_42_fu_1034_p2;
reg   [0:0] tmp_42_reg_3024;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_3024_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_3024_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_3024_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_3024_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_3024_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_3024_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_3024_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_3024_pp0_it47;
wire   [15:0] sy_4_fu_1038_p3;
reg   [15:0] sy_4_reg_3029;
reg   [15:0] ap_reg_ppstg_sy_4_reg_3029_pp0_it40;
wire   [0:0] sel_tmp5_fu_1044_p2;
reg   [0:0] sel_tmp5_reg_3037;
wire   [0:0] sel_tmp_fu_1095_p2;
reg   [0:0] sel_tmp_reg_3044;
wire   [0:0] row_wr_4_fu_1100_p3;
reg   [0:0] row_wr_4_reg_3049;
wire   [0:0] tmp5_fu_1132_p2;
reg   [0:0] tmp5_reg_3054;
wire   [0:0] col_wr_2_fu_1137_p3;
reg   [0:0] col_wr_2_reg_3059;
wire   [0:0] row_rd_5_fu_1170_p3;
reg   [0:0] ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42;
wire   [0:0] col_rd_2_fu_1182_p2;
reg   [0:0] ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42;
wire  signed [63:0] tmp_45_fu_1186_p1;
reg  signed [63:0] tmp_45_reg_3072;
reg  signed [63:0] ap_reg_ppstg_tmp_45_reg_3072_pp0_it42;
wire   [9:0] k_buf_val_val_0_0_addr_gep_fu_287_p3;
reg   [9:0] k_buf_val_val_0_0_addr_reg_3087;
reg   [9:0] ap_reg_ppstg_k_buf_val_val_0_0_addr_reg_3087_pp0_it42;
wire   [0:0] tmp_46_fu_1193_p2;
reg   [0:0] tmp_46_reg_3093;
reg   [0:0] ap_reg_ppstg_tmp_46_reg_3093_pp0_it42;
wire   [0:0] tmp_47_fu_1197_p2;
reg   [0:0] tmp_47_reg_3097;
reg   [0:0] ap_reg_ppstg_tmp_47_reg_3097_pp0_it42;
wire   [0:0] or_cond_41_fu_1201_p2;
reg   [0:0] ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42;
wire   [0:0] brmerge_demorgan_fu_1219_p2;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it42;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it43;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it44;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it45;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it46;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it47;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it48;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it49;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it50;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it51;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it52;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it53;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it54;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it55;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it56;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it57;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it58;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it59;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it60;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it61;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it62;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it63;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it64;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it65;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it66;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it67;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it68;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it69;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it70;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it71;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it72;
reg   [0:0] ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it73;
wire   [31:0] k_buf_val_val_0_0_q0;
reg   [31:0] win_val_1_val_0_0_reg_3109;
reg   [31:0] tmp_146_reg_3114;
wire   [62:0] tmp_123_fu_1289_p1;
reg   [62:0] tmp_123_reg_3139;
reg   [0:0] tmp_124_reg_3144;
reg   [0:0] ap_reg_ppstg_tmp_124_reg_3144_pp0_it45;
reg   [10:0] p_Result_5_reg_3151;
wire   [51:0] tmp_125_fu_1311_p1;
reg   [51:0] tmp_125_reg_3156;
wire   [62:0] tmp_128_fu_1319_p1;
reg   [62:0] tmp_128_reg_3161;
reg   [0:0] tmp_129_reg_3166;
reg   [0:0] ap_reg_ppstg_tmp_129_reg_3166_pp0_it45;
reg   [10:0] p_Result_s_reg_3173;
wire   [51:0] tmp_130_fu_1341_p1;
reg   [51:0] tmp_130_reg_3178;
wire   [62:0] tmp_133_fu_1349_p1;
reg   [62:0] tmp_133_reg_3183;
reg   [0:0] tmp_134_reg_3188;
reg   [0:0] ap_reg_ppstg_tmp_134_reg_3188_pp0_it45;
reg   [10:0] p_Result_2_reg_3195;
wire   [51:0] tmp_135_fu_1371_p1;
reg   [51:0] tmp_135_reg_3200;
wire   [62:0] tmp_138_fu_1379_p1;
reg   [62:0] tmp_138_reg_3205;
reg   [0:0] tmp_139_reg_3210;
reg   [0:0] ap_reg_ppstg_tmp_139_reg_3210_pp0_it45;
reg   [10:0] p_Result_4_reg_3217;
wire   [51:0] tmp_140_fu_1401_p1;
reg   [51:0] tmp_140_reg_3222;
wire   [53:0] p_Val2_17_fu_1425_p3;
reg   [53:0] p_Val2_17_reg_3227;
reg   [53:0] ap_reg_ppstg_p_Val2_17_reg_3227_pp0_it46;
wire   [0:0] tmp_51_fu_1432_p2;
reg   [0:0] tmp_51_reg_3234;
wire   [0:0] tmp_52_fu_1443_p2;
reg   [0:0] tmp_52_reg_3240;
reg   [0:0] ap_reg_ppstg_tmp_52_reg_3240_pp0_it46;
wire   [11:0] tmp_53_fu_1449_p2;
reg   [11:0] tmp_53_reg_3247;
wire   [11:0] tmp_54_fu_1455_p2;
reg   [11:0] tmp_54_reg_3253;
wire   [0:0] tmp_55_fu_1461_p2;
reg   [0:0] tmp_55_reg_3258;
wire   [0:0] tmp_127_fu_1477_p3;
reg   [0:0] tmp_127_reg_3264;
wire   [53:0] p_Val2_25_fu_1505_p3;
reg   [53:0] p_Val2_25_reg_3269;
reg   [53:0] ap_reg_ppstg_p_Val2_25_reg_3269_pp0_it46;
wire   [0:0] tmp_67_fu_1512_p2;
reg   [0:0] tmp_67_reg_3276;
wire   [0:0] tmp_68_fu_1523_p2;
reg   [0:0] tmp_68_reg_3282;
reg   [0:0] ap_reg_ppstg_tmp_68_reg_3282_pp0_it46;
wire   [11:0] tmp_69_fu_1529_p2;
reg   [11:0] tmp_69_reg_3289;
wire   [11:0] tmp_70_fu_1535_p2;
reg   [11:0] tmp_70_reg_3295;
wire   [0:0] tmp_71_fu_1541_p2;
reg   [0:0] tmp_71_reg_3300;
wire   [0:0] tmp_132_fu_1557_p3;
reg   [0:0] tmp_132_reg_3306;
wire   [53:0] p_Val2_31_fu_1585_p3;
reg   [53:0] p_Val2_31_reg_3311;
reg   [53:0] ap_reg_ppstg_p_Val2_31_reg_3311_pp0_it46;
wire   [0:0] tmp_83_fu_1592_p2;
reg   [0:0] tmp_83_reg_3318;
wire   [0:0] tmp_84_fu_1603_p2;
reg   [0:0] tmp_84_reg_3324;
reg   [0:0] ap_reg_ppstg_tmp_84_reg_3324_pp0_it46;
wire   [11:0] tmp_85_fu_1609_p2;
reg   [11:0] tmp_85_reg_3331;
wire   [11:0] tmp_86_fu_1615_p2;
reg   [11:0] tmp_86_reg_3337;
wire   [0:0] tmp_87_fu_1621_p2;
reg   [0:0] tmp_87_reg_3342;
wire   [0:0] tmp_137_fu_1637_p3;
reg   [0:0] tmp_137_reg_3348;
wire   [53:0] p_Val2_35_fu_1665_p3;
reg   [53:0] p_Val2_35_reg_3353;
reg   [53:0] ap_reg_ppstg_p_Val2_35_reg_3353_pp0_it46;
wire   [0:0] tmp_101_fu_1672_p2;
reg   [0:0] tmp_101_reg_3360;
wire   [0:0] tmp_102_fu_1683_p2;
reg   [0:0] tmp_102_reg_3366;
reg   [0:0] ap_reg_ppstg_tmp_102_reg_3366_pp0_it46;
wire   [11:0] tmp_103_fu_1689_p2;
reg   [11:0] tmp_103_reg_3373;
wire   [11:0] tmp_104_fu_1695_p2;
reg   [11:0] tmp_104_reg_3379;
wire   [0:0] tmp_105_fu_1701_p2;
reg   [0:0] tmp_105_reg_3384;
wire   [0:0] tmp_143_fu_1717_p3;
reg   [0:0] tmp_143_reg_3390;
wire  signed [31:0] sh_amt_cast_fu_1730_p1;
reg  signed [31:0] sh_amt_cast_reg_3395;
wire   [0:0] tmp_57_fu_1734_p2;
reg   [0:0] tmp_57_reg_3400;
wire   [0:0] icmp_fu_1750_p2;
reg   [0:0] icmp_reg_3405;
wire   [53:0] tmp_60_fu_1760_p2;
reg   [53:0] tmp_60_reg_3410;
wire   [53:0] p_8_cast_fu_1765_p3;
reg   [53:0] p_8_cast_reg_3415;
wire   [0:0] qb_fu_1777_p3;
reg   [0:0] qb_reg_3420;
wire   [0:0] sel_tmp3_fu_1788_p2;
reg   [0:0] sel_tmp3_reg_3425;
wire   [0:0] sel_tmp32_demorgan_fu_1793_p2;
reg   [0:0] sel_tmp32_demorgan_reg_3430;
wire  signed [31:0] sh_amt_1_cast_fu_1802_p1;
reg  signed [31:0] sh_amt_1_cast_reg_3436;
wire   [0:0] tmp_73_fu_1806_p2;
reg   [0:0] tmp_73_reg_3441;
wire   [0:0] icmp1_fu_1822_p2;
reg   [0:0] icmp1_reg_3446;
wire   [53:0] tmp_76_fu_1832_p2;
reg   [53:0] tmp_76_reg_3451;
wire   [53:0] p_9_cast_fu_1837_p3;
reg   [53:0] p_9_cast_reg_3456;
wire   [0:0] qb_1_fu_1849_p3;
reg   [0:0] qb_1_reg_3461;
wire   [0:0] sel_tmp10_fu_1860_p2;
reg   [0:0] sel_tmp10_reg_3466;
wire   [0:0] sel_tmp50_demorgan_fu_1865_p2;
reg   [0:0] sel_tmp50_demorgan_reg_3471;
wire  signed [31:0] sh_amt_2_cast_fu_1874_p1;
reg  signed [31:0] sh_amt_2_cast_reg_3477;
wire   [0:0] tmp_89_fu_1878_p2;
reg   [0:0] tmp_89_reg_3482;
wire   [0:0] icmp2_fu_1894_p2;
reg   [0:0] icmp2_reg_3487;
wire   [53:0] tmp_92_fu_1904_p2;
reg   [53:0] tmp_92_reg_3492;
wire   [53:0] p_10_cast_fu_1909_p3;
reg   [53:0] p_10_cast_reg_3497;
wire   [0:0] qb_2_fu_1921_p3;
reg   [0:0] qb_2_reg_3502;
wire   [0:0] sel_tmp16_fu_1932_p2;
reg   [0:0] sel_tmp16_reg_3507;
wire   [0:0] sel_tmp68_demorgan_fu_1937_p2;
reg   [0:0] sel_tmp68_demorgan_reg_3512;
wire  signed [31:0] sh_amt_3_cast_fu_1946_p1;
reg  signed [31:0] sh_amt_3_cast_reg_3518;
wire   [0:0] tmp_107_fu_1950_p2;
reg   [0:0] tmp_107_reg_3523;
wire   [0:0] icmp3_fu_1966_p2;
reg   [0:0] icmp3_reg_3528;
wire   [52:0] tmp_142_fu_1981_p1;
reg   [52:0] tmp_142_reg_3533;
wire   [52:0] p_11_cast_cast_fu_1985_p3;
reg   [52:0] p_11_cast_cast_reg_3538;
wire   [0:0] qb_3_fu_1997_p3;
reg   [0:0] qb_3_reg_3543;
wire   [0:0] sel_tmp22_fu_2008_p2;
reg   [0:0] sel_tmp22_reg_3548;
wire   [0:0] sel_tmp86_demorgan_fu_2013_p2;
reg   [0:0] sel_tmp86_demorgan_reg_3553;
wire   [19:0] u_V_fu_2024_p3;
reg   [19:0] u_V_reg_3559;
wire   [19:0] v_V_2_fu_2038_p3;
reg   [19:0] v_V_2_reg_3565;
wire   [63:0] tmp_62_fu_2051_p2;
reg   [63:0] tmp_62_reg_3571;
wire  signed [54:0] p_Val2_23_fu_2069_p2;
reg  signed [54:0] p_Val2_23_reg_3576;
wire   [0:0] sel_tmp7_fu_2080_p2;
reg   [0:0] sel_tmp7_reg_3581;
wire   [0:0] sel_tmp9_fu_2095_p2;
reg   [0:0] sel_tmp9_reg_3586;
wire   [53:0] newSel7_fu_2100_p3;
reg   [53:0] newSel7_reg_3592;
wire   [63:0] tmp_78_fu_2112_p2;
reg   [63:0] tmp_78_reg_3597;
wire  signed [54:0] p_Val2_28_fu_2130_p2;
reg  signed [54:0] p_Val2_28_reg_3602;
wire   [0:0] sel_tmp12_fu_2141_p2;
reg   [0:0] sel_tmp12_reg_3607;
wire   [0:0] sel_tmp14_fu_2156_p2;
reg   [0:0] sel_tmp14_reg_3612;
wire   [53:0] newSel2_fu_2161_p3;
reg   [53:0] newSel2_reg_3618;
wire   [63:0] tmp_94_fu_2173_p2;
reg   [63:0] tmp_94_reg_3623;
wire  signed [54:0] p_Val2_33_fu_2191_p2;
reg  signed [54:0] p_Val2_33_reg_3628;
wire   [0:0] sel_tmp18_fu_2202_p2;
reg   [0:0] sel_tmp18_reg_3633;
wire   [0:0] sel_tmp20_fu_2217_p2;
reg   [0:0] sel_tmp20_reg_3638;
wire   [53:0] newSel5_fu_2222_p3;
reg   [53:0] newSel5_reg_3644;
wire   [63:0] tmp_112_fu_2234_p2;
reg   [63:0] tmp_112_reg_3649;
wire  signed [53:0] p_Val2_26_fu_2252_p2;
reg  signed [53:0] p_Val2_26_reg_3654;
wire   [0:0] sel_tmp24_fu_2263_p2;
reg   [0:0] sel_tmp24_reg_3659;
wire   [0:0] sel_tmp26_fu_2278_p2;
reg   [0:0] sel_tmp26_reg_3664;
wire   [53:0] newSel10_fu_2283_p3;
reg   [53:0] newSel10_reg_3670;
wire   [19:0] v1_V_fu_2294_p2;
reg   [19:0] v1_V_reg_3675;
reg   [19:0] ap_reg_ppstg_v1_V_reg_3675_pp0_it49;
reg   [19:0] ap_reg_ppstg_v1_V_reg_3675_pp0_it50;
reg   [19:0] ap_reg_ppstg_v1_V_reg_3675_pp0_it51;
reg   [19:0] ap_reg_ppstg_v1_V_reg_3675_pp0_it52;
reg   [19:0] ap_reg_ppstg_v1_V_reg_3675_pp0_it53;
wire   [19:0] p_u_V_fu_2299_p3;
reg   [19:0] p_u_V_reg_3680;
reg   [19:0] ap_reg_ppstg_p_u_V_reg_3680_pp0_it49;
reg   [19:0] ap_reg_ppstg_p_u_V_reg_3680_pp0_it50;
reg   [19:0] ap_reg_ppstg_p_u_V_reg_3680_pp0_it51;
reg   [19:0] ap_reg_ppstg_p_u_V_reg_3680_pp0_it52;
reg   [19:0] ap_reg_ppstg_p_u_V_reg_3680_pp0_it53;
wire   [19:0] v_V_fu_2305_p3;
reg   [19:0] v_V_reg_3685;
reg   [19:0] ap_reg_ppstg_v_V_reg_3685_pp0_it49;
reg   [19:0] ap_reg_ppstg_v_V_reg_3685_pp0_it50;
reg   [19:0] ap_reg_ppstg_v_V_reg_3685_pp0_it51;
reg   [19:0] ap_reg_ppstg_v_V_reg_3685_pp0_it52;
reg   [19:0] ap_reg_ppstg_v_V_reg_3685_pp0_it53;
wire  signed [83:0] OP2_V_fu_2311_p1;
wire  signed [101:0] OP2_V_6_cast_fu_2489_p1;
wire  signed [101:0] grp_fu_2466_p2;
reg  signed [101:0] p_Val2_24_reg_3762;
wire  signed [101:0] grp_fu_2479_p2;
reg  signed [101:0] p_Val2_29_reg_3767;
wire  signed [101:0] grp_fu_2492_p2;
reg  signed [101:0] p_Val2_34_reg_3772;
wire  signed [101:0] grp_fu_2502_p2;
reg  signed [101:0] p_Val2_37_reg_3777;
wire  signed [102:0] p_Val2_30_fu_2514_p2;
reg  signed [102:0] p_Val2_30_reg_3782;
wire  signed [102:0] tmp6_fu_2526_p2;
reg  signed [102:0] tmp6_reg_3787;
reg   [63:0] p_Val2_39_reg_3792;
reg   [0:0] tmp_144_reg_3797;
wire   [63:0] p_0_fu_2565_p2;
reg   [63:0] p_0_reg_3802;
wire   [0:0] tmp_i_i_fu_2570_p2;
reg   [0:0] tmp_i_i_reg_3808;
reg   [0:0] ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it66;
reg   [0:0] ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it67;
reg   [0:0] ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it68;
reg   [0:0] ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it69;
reg   [0:0] ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it70;
reg   [0:0] ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it71;
reg   [0:0] ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it72;
reg   [0:0] ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it73;
wire   [31:0] grp_fu_378_p1;
reg   [31:0] dp_1_reg_3813;
wire   [31:0] tmp_145_fu_2610_p3;
reg   [31:0] tmp_145_reg_3818;
reg   [9:0] k_buf_val_val_0_0_address0;
reg    k_buf_val_val_0_0_ce0;
wire   [9:0] k_buf_val_val_0_0_address1;
reg    k_buf_val_val_0_0_ce1;
reg    k_buf_val_val_0_0_we1;
reg   [31:0] k_buf_val_val_0_0_d1;
wire   [9:0] k_buf_val_val_1_0_address0;
reg    k_buf_val_val_1_0_ce0;
wire   [31:0] k_buf_val_val_1_0_q0;
wire   [9:0] k_buf_val_val_1_0_address1;
reg    k_buf_val_val_1_0_ce1;
reg    k_buf_val_val_1_0_we1;
wire   [31:0] k_buf_val_val_1_0_d1;
reg   [12:0] p_Val2_9_reg_307;
reg   [12:0] p_Val2_12_phi_fu_322_p4;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it33;
reg   [12:0] dy_phi_fu_333_p4;
wire   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it0;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it1;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it2;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it3;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it4;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it5;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it6;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it7;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it8;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it9;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it10;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it11;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it12;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it13;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it14;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it15;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it16;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it17;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it18;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it19;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it20;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it21;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it22;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it23;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it24;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it25;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it26;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it27;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it28;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it29;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it30;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it31;
reg   [12:0] ap_reg_phiprechg_dy_reg_330pp0_it32;
reg   [12:0] ap_reg_phiprechg_dx_reg_339pp0_it33;
reg   [12:0] dx_phi_fu_342_p4;
wire   [12:0] ap_reg_phiprechg_dx_reg_339pp0_it32;
wire   [15:0] x_2_fu_1207_p2;
wire   [15:0] ap_reg_phiprechg_storemerge_reg_348pp0_it41;
reg   [15:0] storemerge_phi_fu_351_p4;
wire   [15:0] x_1_fu_1162_p3;
wire   [31:0] ap_reg_phiprechg_win_val_1_val_1_0_2_reg_357pp0_it42;
reg   [31:0] win_val_1_val_1_0_2_phi_fu_360_p10;
reg   [0:0] row_wr_fu_180;
wire   [0:0] row_wr_3_fu_1176_p3;
reg   [0:0] row_rd_fu_184;
reg   [15:0] pre_fx_fu_188;
wire   [15:0] pre_fx_5_fu_1125_p3;
reg   [15:0] pre_fy_fu_192;
wire   [15:0] pre_fy_5_fu_1076_p3;
reg   [15:0] x_fu_196;
reg   [31:0] win_val_0_val_1_0_fu_200;
reg   [31:0] win_val_0_val_1_0_5_fu_204;
reg   [31:0] win_val_1_val_1_0_fu_208;
reg   [31:0] win_val_1_val_1_0_3_fu_212;
reg   [31:0] tmp_122_fu_216;
wire   [63:0] grp_fu_378_p0;
wire   [31:0] grp_fu_381_p0;
wire   [31:0] grp_fu_384_p0;
wire   [31:0] grp_fu_387_p0;
wire   [31:0] grp_fu_390_p0;
wire   [27:0] tmp_s_fu_398_p3;
wire   [43:0] grp_fu_418_p0;
wire   [27:0] grp_fu_418_p1;
wire   [27:0] tmp_4_fu_424_p3;
wire   [43:0] grp_fu_444_p0;
wire   [27:0] grp_fu_444_p1;
wire   [43:0] grp_fu_418_p2;
wire   [43:0] grp_fu_444_p2;
wire  signed [31:0] p_neg1_fu_519_p2;
wire   [30:0] p_lshr1_fu_524_p4;
wire   [31:0] tmp_11_fu_534_p1;
wire  signed [31:0] p_neg_fu_544_p2;
wire   [30:0] p_lshr_fu_549_p4;
wire   [31:0] tmp_36_fu_559_p1;
wire   [31:0] tmp_14_fu_569_p1;
wire   [31:0] tmp_7_fu_572_p3;
wire  signed [32:0] tmp_31_cast_fu_578_p1;
wire  signed [32:0] p_Val2_1_fu_582_p2;
wire   [31:0] tmp_41_fu_606_p1;
wire   [31:0] tmp_1_fu_609_p3;
wire  signed [32:0] tmp_37_cast_fu_615_p1;
wire  signed [32:0] p_Val2_5_fu_619_p2;
wire   [19:0] tmp_9_fu_649_p1;
wire   [19:0] tmp_8_fu_657_p1;
wire   [12:0] scols_cast_fu_646_p1;
wire   [12:0] sx_fu_665_p2;
wire   [12:0] srows_cast_fu_643_p1;
wire   [12:0] sy_fu_675_p2;
wire   [12:0] tmp_10_fu_685_p1;
wire   [12:0] tmp_13_fu_694_p1;
wire   [19:0] p_Val2_13_fu_652_p2;
wire   [25:0] tmp_21_fu_713_p3;
wire   [19:0] p_Val2_14_fu_660_p2;
wire   [25:0] tmp_24_fu_725_p3;
wire   [28:0] tmp_22_fu_770_p3;
wire   [28:0] grp_fu_793_p0;
wire  signed [31:0] grp_fu_793_p1;
wire   [28:0] tmp_25_fu_797_p3;
wire   [28:0] grp_fu_809_p0;
wire  signed [31:0] grp_fu_809_p1;
wire  signed [31:0] grp_fu_793_p2;
wire  signed [31:0] grp_fu_809_p2;
wire  signed [31:0] grp_fu_850_p0;
wire  signed [12:0] grp_fu_850_p1;
wire  signed [31:0] grp_fu_859_p0;
wire  signed [12:0] grp_fu_859_p1;
wire  signed [31:0] grp_fu_850_p2;
wire  signed [31:0] grp_fu_859_p2;
wire   [0:0] tmp_28_fu_918_p2;
wire   [15:0] ret_V_1_fu_923_p2;
wire   [15:0] p_6_fu_928_p3;
wire   [0:0] tmp_29_fu_941_p2;
wire   [15:0] ret_V_3_fu_946_p2;
wire   [15:0] p_7_fu_951_p3;
wire   [31:0] tmp_31_fu_967_p3;
wire  signed [32:0] tmp_30_fu_964_p1;
wire  signed [32:0] tmp_67_cast_fu_974_p1;
wire  signed [32:0] r_V_6_fu_978_p2;
wire   [31:0] tmp_37_fu_997_p3;
wire  signed [32:0] tmp_35_fu_994_p1;
wire  signed [32:0] tmp_73_cast_fu_1004_p1;
wire  signed [32:0] r_V_7_fu_1008_p2;
wire   [15:0] pre_fy_1_sy_fu_1063_p3;
wire   [15:0] sel_tmp6_fu_1069_p3;
wire   [0:0] not_1_fu_1058_p2;
wire   [0:0] tmp4_fu_1090_p2;
wire   [0:0] row_wr_1_fu_1054_p2;
wire  signed [15:0] tmp_84_cast_fu_1106_p1;
wire   [15:0] pre_fx_2_fu_1083_p3;
wire   [15:0] pre_fx_2_sx_fu_1119_p3;
wire   [0:0] not_s_fu_1114_p2;
wire   [0:0] col_wr_fu_1109_p2;
wire   [63:0] grp_fu_381_p1;
wire   [63:0] ireg_V_fu_1285_p1;
wire   [63:0] grp_fu_384_p1;
wire   [63:0] ireg_V_1_fu_1315_p1;
wire   [63:0] grp_fu_387_p1;
wire   [63:0] ireg_V_2_fu_1345_p1;
wire   [63:0] grp_fu_390_p1;
wire   [63:0] ireg_V_3_fu_1375_p1;
wire   [52:0] tmp_49_fu_1408_p3;
wire   [53:0] p_Result_9_fu_1415_p1;
wire   [53:0] man_V_1_fu_1419_p2;
wire   [11:0] tmp_48_fu_1405_p1;
wire   [11:0] F2_fu_1437_p2;
wire   [11:0] tmp_64_fu_1467_p2;
wire   [31:0] tmp_135_cast_fu_1473_p1;
wire   [52:0] tmp_66_fu_1488_p3;
wire   [53:0] p_Result_1_fu_1495_p1;
wire   [53:0] man_V_5_fu_1499_p2;
wire   [11:0] tmp_65_fu_1485_p1;
wire   [11:0] F2_1_fu_1517_p2;
wire   [11:0] tmp_80_fu_1547_p2;
wire   [31:0] tmp_159_cast_fu_1553_p1;
wire   [52:0] tmp_82_fu_1568_p3;
wire   [53:0] p_Result_3_fu_1575_p1;
wire   [53:0] man_V_9_fu_1579_p2;
wire   [11:0] tmp_81_fu_1565_p1;
wire   [11:0] F2_2_fu_1597_p2;
wire   [11:0] tmp_96_fu_1627_p2;
wire   [31:0] tmp_185_cast_fu_1633_p1;
wire   [52:0] tmp_97_fu_1648_p3;
wire   [53:0] p_Result_6_fu_1655_p1;
wire   [53:0] man_V_s_fu_1659_p2;
wire   [11:0] tmp_99_fu_1645_p1;
wire   [11:0] F2_3_fu_1677_p2;
wire   [11:0] tmp_114_fu_1707_p2;
wire   [31:0] tmp_211_cast_fu_1713_p1;
wire   [11:0] sh_amt_fu_1725_p3;
wire   [5:0] tmp_126_fu_1740_p4;
wire   [53:0] tmp_59_fu_1756_p1;
wire   [0:0] tmp_63_fu_1772_p2;
wire   [0:0] sel_tmp2_fu_1783_p2;
wire   [11:0] sh_amt_1_fu_1797_p3;
wire   [5:0] tmp_131_fu_1812_p4;
wire   [53:0] tmp_75_fu_1828_p1;
wire   [0:0] tmp_79_fu_1844_p2;
wire   [0:0] sel_tmp1_fu_1855_p2;
wire   [11:0] sh_amt_2_fu_1869_p3;
wire   [5:0] tmp_136_fu_1884_p4;
wire   [53:0] tmp_91_fu_1900_p1;
wire   [0:0] tmp_95_fu_1916_p2;
wire   [0:0] sel_tmp15_fu_1927_p2;
wire   [11:0] sh_amt_3_fu_1941_p3;
wire   [5:0] tmp_141_fu_1956_p4;
wire   [53:0] tmp_109_fu_1972_p1;
wire   [53:0] tmp_110_fu_1976_p2;
wire   [0:0] tmp_113_fu_1992_p2;
wire   [0:0] sel_tmp21_fu_2003_p2;
wire   [19:0] tmp_33_fu_2017_p3;
wire   [19:0] tmp_39_fu_2031_p3;
wire  signed [63:0] tmp_56_fu_2045_p1;
wire   [63:0] tmp_61_fu_2048_p1;
wire   [53:0] p_Val2_20_fu_2057_p3;
wire   [54:0] tmp_139_cast_fu_2066_p1;
wire  signed [54:0] p_Val2_77_cast_fu_2062_p1;
wire   [0:0] sel_tmp4_fu_2075_p2;
wire   [0:0] sel_tmp39_demorgan_fu_2085_p2;
wire   [0:0] sel_tmp8_fu_2089_p2;
wire  signed [63:0] tmp_72_fu_2106_p1;
wire   [63:0] tmp_77_fu_2109_p1;
wire   [53:0] p_Val2_27_fu_2118_p3;
wire   [54:0] tmp_163_cast_fu_2127_p1;
wire  signed [54:0] p_Val2_82_cast_fu_2123_p1;
wire   [0:0] sel_tmp11_fu_2136_p2;
wire   [0:0] sel_tmp57_demorgan_fu_2146_p2;
wire   [0:0] sel_tmp13_fu_2150_p2;
wire  signed [63:0] tmp_88_fu_2167_p1;
wire   [63:0] tmp_93_fu_2170_p1;
wire   [53:0] p_Val2_32_fu_2179_p3;
wire   [54:0] tmp_189_cast_fu_2188_p1;
wire  signed [54:0] p_Val2_87_cast_fu_2184_p1;
wire   [0:0] sel_tmp17_fu_2197_p2;
wire   [0:0] sel_tmp75_demorgan_fu_2207_p2;
wire   [0:0] sel_tmp19_fu_2211_p2;
wire  signed [63:0] tmp_106_fu_2228_p1;
wire   [63:0] tmp_111_fu_2231_p1;
wire   [52:0] p_Val2_36_fu_2240_p3;
wire   [53:0] tmp_215_cast_cast_fu_2249_p1;
wire  signed [53:0] p_Val2_92_cast_fu_2245_p1;
wire   [0:0] sel_tmp23_fu_2258_p2;
wire   [0:0] sel_tmp93_demorgan_fu_2268_p2;
wire   [0:0] sel_tmp25_fu_2272_p2;
wire   [19:0] u1_V_fu_2289_p2;
wire  signed [63:0] p_Val2_78_cast_fu_2319_p1;
wire   [0:0] or_cond_fu_2328_p2;
wire   [63:0] newSel_fu_2322_p3;
wire  signed [63:0] newSel7_cast_fu_2332_p1;
wire   [63:0] newSel9_fu_2335_p3;
wire  signed [19:0] grp_fu_2347_p0;
wire  signed [63:0] grp_fu_2347_p1;
wire  signed [63:0] p_Val2_161_cast_fu_2353_p1;
wire   [0:0] or_cond1_fu_2362_p2;
wire   [63:0] newSel1_fu_2356_p3;
wire  signed [63:0] newSel13_cast_fu_2366_p1;
wire   [63:0] newSel3_fu_2369_p3;
wire  signed [19:0] grp_fu_2381_p0;
wire  signed [63:0] grp_fu_2381_p1;
wire  signed [63:0] p_Val2_221_cast_fu_2387_p1;
wire   [0:0] or_cond2_fu_2396_p2;
wire   [63:0] newSel4_fu_2390_p3;
wire  signed [63:0] newSel19_cast_fu_2400_p1;
wire   [63:0] newSel6_fu_2403_p3;
wire  signed [19:0] grp_fu_2415_p0;
wire  signed [63:0] grp_fu_2415_p1;
wire  signed [63:0] p_Val2_26_cast_fu_2421_p1;
wire   [0:0] or_cond3_fu_2430_p2;
wire   [63:0] newSel8_fu_2424_p3;
wire  signed [63:0] newSel25_cast_fu_2434_p1;
wire   [63:0] newSel11_fu_2437_p3;
wire  signed [19:0] grp_fu_2453_p0;
wire  signed [63:0] grp_fu_2453_p1;
wire  signed [83:0] grp_fu_2347_p2;
wire  signed [19:0] grp_fu_2466_p0;
wire  signed [83:0] grp_fu_2466_p1;
wire  signed [83:0] grp_fu_2381_p2;
wire  signed [19:0] grp_fu_2479_p0;
wire  signed [83:0] grp_fu_2479_p1;
wire  signed [83:0] grp_fu_2415_p2;
wire  signed [19:0] grp_fu_2492_p0;
wire  signed [83:0] grp_fu_2492_p1;
wire  signed [83:0] grp_fu_2453_p2;
wire  signed [19:0] grp_fu_2502_p0;
wire  signed [83:0] grp_fu_2502_p1;
wire  signed [102:0] tmp_165_cast_fu_2511_p1;
wire  signed [102:0] tmp_164_cast_fu_2508_p1;
wire  signed [102:0] p_Val2_271_cast_cast_fu_2523_p1;
wire  signed [102:0] p_Val2_231_cast_cast_fu_2520_p1;
wire  signed [103:0] tmp_190_cast_fu_2532_p1;
wire  signed [103:0] tmp6_cast_fu_2535_p1;
wire  signed [103:0] p_Val2_38_fu_2538_p2;
wire   [63:0] tmp_115_fu_2562_p1;
wire   [31:0] res_V_1_fu_2575_p1;
wire   [7:0] exp_V_fu_2578_p4;
wire   [7:0] exp_V_2_fu_2588_p2;
wire   [31:0] p_Result_s_42_fu_2594_p5;
wire   [31:0] dp_fu_2606_p1;
reg    grp_fu_378_ce;
reg    grp_fu_381_ce;
reg    grp_fu_384_ce;
reg    grp_fu_387_ce;
reg    grp_fu_390_ce;
reg    grp_fu_418_ce;
reg    grp_fu_444_ce;
reg    grp_fu_793_ce;
reg    grp_fu_809_ce;
reg    grp_fu_850_ce;
reg    grp_fu_859_ce;
reg    grp_fu_2347_ce;
reg    grp_fu_2381_ce;
reg    grp_fu_2415_ce;
reg    grp_fu_2453_ce;
reg    grp_fu_2466_ce;
reg    grp_fu_2479_ce;
reg    grp_fu_2492_ce;
reg    grp_fu_2502_ce;
reg   [52:0] ap_NS_fsm;
wire   [43:0] grp_fu_418_p10;
wire   [43:0] grp_fu_444_p10;
wire   [31:0] grp_fu_809_p00;
reg    ap_sig_bdd_569;
reg    ap_sig_bdd_1467;
reg    ap_sig_bdd_1545;
reg    ap_sig_bdd_520;
reg    ap_sig_bdd_1558;
reg    ap_sig_bdd_3732;
reg    ap_sig_bdd_1606;
reg    ap_sig_bdd_3727;


image_filter_Resize_Test_k_buf_val_val_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_0_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_val_0_0_address0 ),
    .ce0( k_buf_val_val_0_0_ce0 ),
    .q0( k_buf_val_val_0_0_q0 ),
    .address1( k_buf_val_val_0_0_address1 ),
    .ce1( k_buf_val_val_0_0_ce1 ),
    .we1( k_buf_val_val_0_0_we1 ),
    .d1( k_buf_val_val_0_0_d1 )
);

image_filter_Resize_Test_k_buf_val_val_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_1_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_val_1_0_address0 ),
    .ce0( k_buf_val_val_1_0_ce0 ),
    .q0( k_buf_val_val_1_0_q0 ),
    .address1( k_buf_val_val_1_0_address1 ),
    .ce1( k_buf_val_val_1_0_ce1 ),
    .we1( k_buf_val_val_1_0_we1 ),
    .d1( k_buf_val_val_1_0_d1 )
);

image_filter_sitofp_64ns_32_9 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
image_filter_sitofp_64ns_32_9_U25(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_378_p0 ),
    .ce( grp_fu_378_ce ),
    .dout( grp_fu_378_p1 )
);

image_filter_fpext_32ns_64_2 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
image_filter_fpext_32ns_64_2_U26(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_381_p0 ),
    .ce( grp_fu_381_ce ),
    .dout( grp_fu_381_p1 )
);

image_filter_fpext_32ns_64_2 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
image_filter_fpext_32ns_64_2_U27(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_384_p0 ),
    .ce( grp_fu_384_ce ),
    .dout( grp_fu_384_p1 )
);

image_filter_fpext_32ns_64_2 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
image_filter_fpext_32ns_64_2_U28(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_387_p0 ),
    .ce( grp_fu_387_ce ),
    .dout( grp_fu_387_p1 )
);

image_filter_fpext_32ns_64_2 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
image_filter_fpext_32ns_64_2_U29(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_390_p0 ),
    .ce( grp_fu_390_ce ),
    .dout( grp_fu_390_p1 )
);

image_filter_udiv_44ns_28ns_44_48 #(
    .ID( 1 ),
    .NUM_STAGE( 48 ),
    .din0_WIDTH( 44 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 44 ))
image_filter_udiv_44ns_28ns_44_48_U30(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_418_p0 ),
    .din1( grp_fu_418_p1 ),
    .ce( grp_fu_418_ce ),
    .dout( grp_fu_418_p2 )
);

image_filter_udiv_44ns_28ns_44_48 #(
    .ID( 1 ),
    .NUM_STAGE( 48 ),
    .din0_WIDTH( 44 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 44 ))
image_filter_udiv_44ns_28ns_44_48_U31(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_444_p0 ),
    .din1( grp_fu_444_p1 ),
    .ce( grp_fu_444_ce ),
    .dout( grp_fu_444_p2 )
);

image_filter_udiv_29ns_32s_32_33 #(
    .ID( 1 ),
    .NUM_STAGE( 33 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
image_filter_udiv_29ns_32s_32_33_U32(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_793_p0 ),
    .din1( grp_fu_793_p1 ),
    .ce( grp_fu_793_ce ),
    .dout( grp_fu_793_p2 )
);

image_filter_udiv_29ns_32s_32_33 #(
    .ID( 1 ),
    .NUM_STAGE( 33 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
image_filter_udiv_29ns_32s_32_33_U33(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_809_p0 ),
    .din1( grp_fu_809_p1 ),
    .ce( grp_fu_809_ce ),
    .dout( grp_fu_809_p2 )
);

image_filter_mul_32s_13s_32_5 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
image_filter_mul_32s_13s_32_5_U34(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_850_p0 ),
    .din1( grp_fu_850_p1 ),
    .ce( grp_fu_850_ce ),
    .dout( grp_fu_850_p2 )
);

image_filter_mul_32s_13s_32_5 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
image_filter_mul_32s_13s_32_5_U35(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_859_p0 ),
    .din1( grp_fu_859_p1 ),
    .ce( grp_fu_859_ce ),
    .dout( grp_fu_859_p2 )
);

image_filter_mul_20s_64s_84_7 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 84 ))
image_filter_mul_20s_64s_84_7_U36(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2347_p0 ),
    .din1( grp_fu_2347_p1 ),
    .ce( grp_fu_2347_ce ),
    .dout( grp_fu_2347_p2 )
);

image_filter_mul_20s_64s_84_7 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 84 ))
image_filter_mul_20s_64s_84_7_U37(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2381_p0 ),
    .din1( grp_fu_2381_p1 ),
    .ce( grp_fu_2381_ce ),
    .dout( grp_fu_2381_p2 )
);

image_filter_mul_20s_64s_84_7 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 84 ))
image_filter_mul_20s_64s_84_7_U38(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2415_p0 ),
    .din1( grp_fu_2415_p1 ),
    .ce( grp_fu_2415_ce ),
    .dout( grp_fu_2415_p2 )
);

image_filter_mul_20s_64s_84_7 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 84 ))
image_filter_mul_20s_64s_84_7_U39(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2453_p0 ),
    .din1( grp_fu_2453_p1 ),
    .ce( grp_fu_2453_ce ),
    .dout( grp_fu_2453_p2 )
);

image_filter_mul_20s_84s_102_8 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 84 ),
    .dout_WIDTH( 102 ))
image_filter_mul_20s_84s_102_8_U40(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2466_p0 ),
    .din1( grp_fu_2466_p1 ),
    .ce( grp_fu_2466_ce ),
    .dout( grp_fu_2466_p2 )
);

image_filter_mul_20s_84s_102_8 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 84 ),
    .dout_WIDTH( 102 ))
image_filter_mul_20s_84s_102_8_U41(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2479_p0 ),
    .din1( grp_fu_2479_p1 ),
    .ce( grp_fu_2479_ce ),
    .dout( grp_fu_2479_p2 )
);

image_filter_mul_20s_84s_102_8 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 84 ),
    .dout_WIDTH( 102 ))
image_filter_mul_20s_84s_102_8_U42(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2492_p0 ),
    .din1( grp_fu_2492_p1 ),
    .ce( grp_fu_2492_ce ),
    .dout( grp_fu_2492_p2 )
);

image_filter_mul_20s_84s_102_8 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 84 ),
    .dout_WIDTH( 102 ))
image_filter_mul_20s_84s_102_8_U43(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2502_p0 ),
    .din1( grp_fu_2502_p1 ),
    .ce( grp_fu_2502_ce ),
    .dout( grp_fu_2502_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51) & ~(ap_const_lv1_0 == exitcond1_fu_737_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == exitcond_fu_782_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51) & (ap_const_lv1_0 == exitcond1_fu_737_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51) & (ap_const_lv1_0 == exitcond1_fu_737_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

/// ap_reg_ppiten_pp0_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

/// ap_reg_ppiten_pp0_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

/// ap_reg_ppiten_pp0_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

/// ap_reg_ppiten_pp0_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

/// ap_reg_ppiten_pp0_it36 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

/// ap_reg_ppiten_pp0_it37 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

/// ap_reg_ppiten_pp0_it38 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

/// ap_reg_ppiten_pp0_it39 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it40 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

/// ap_reg_ppiten_pp0_it41 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

/// ap_reg_ppiten_pp0_it42 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end
    end
end

/// ap_reg_ppiten_pp0_it43 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it41)) begin
                ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it41)) begin
                ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it44 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end
    end
end

/// ap_reg_ppiten_pp0_it45 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end
    end
end

/// ap_reg_ppiten_pp0_it46 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end
    end
end

/// ap_reg_ppiten_pp0_it47 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end
    end
end

/// ap_reg_ppiten_pp0_it48 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end
    end
end

/// ap_reg_ppiten_pp0_it49 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it50 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end
    end
end

/// ap_reg_ppiten_pp0_it51 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end
    end
end

/// ap_reg_ppiten_pp0_it52 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end
    end
end

/// ap_reg_ppiten_pp0_it53 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end
    end
end

/// ap_reg_ppiten_pp0_it54 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it54
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
        end
    end
end

/// ap_reg_ppiten_pp0_it55 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it55
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
        end
    end
end

/// ap_reg_ppiten_pp0_it56 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it56
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
        end
    end
end

/// ap_reg_ppiten_pp0_it57 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it57
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
        end
    end
end

/// ap_reg_ppiten_pp0_it58 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it58
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
        end
    end
end

/// ap_reg_ppiten_pp0_it59 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it59
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it60 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it60
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
        end
    end
end

/// ap_reg_ppiten_pp0_it61 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it61
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it61 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it61 <= ap_reg_ppiten_pp0_it60;
        end
    end
end

/// ap_reg_ppiten_pp0_it62 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it62
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it62 <= ap_reg_ppiten_pp0_it61;
        end
    end
end

/// ap_reg_ppiten_pp0_it63 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it63
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it63 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it63 <= ap_reg_ppiten_pp0_it62;
        end
    end
end

/// ap_reg_ppiten_pp0_it64 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it64
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it64 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it64 <= ap_reg_ppiten_pp0_it63;
        end
    end
end

/// ap_reg_ppiten_pp0_it65 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it65
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it65 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it65 <= ap_reg_ppiten_pp0_it64;
        end
    end
end

/// ap_reg_ppiten_pp0_it66 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it66
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it66 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it66 <= ap_reg_ppiten_pp0_it65;
        end
    end
end

/// ap_reg_ppiten_pp0_it67 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it67
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it67 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it67 <= ap_reg_ppiten_pp0_it66;
        end
    end
end

/// ap_reg_ppiten_pp0_it68 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it68
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it68 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it68 <= ap_reg_ppiten_pp0_it67;
        end
    end
end

/// ap_reg_ppiten_pp0_it69 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it69
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it69 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it69 <= ap_reg_ppiten_pp0_it68;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it70 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it70
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it70 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it70 <= ap_reg_ppiten_pp0_it69;
        end
    end
end

/// ap_reg_ppiten_pp0_it71 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it71
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it71 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it71 <= ap_reg_ppiten_pp0_it70;
        end
    end
end

/// ap_reg_ppiten_pp0_it72 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it72
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it72 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it72 <= ap_reg_ppiten_pp0_it71;
        end
    end
end

/// ap_reg_ppiten_pp0_it73 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it73
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it73 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it73 <= ap_reg_ppiten_pp0_it72;
        end
    end
end

/// ap_reg_ppiten_pp0_it74 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it74
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it74 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it74 <= ap_reg_ppiten_pp0_it73;
        end
    end
end

/// ap_reg_ppiten_pp0_it75 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it75
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it75 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it75 <= ap_reg_ppiten_pp0_it74;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51) & (ap_const_lv1_0 == exitcond1_fu_737_p2))) begin
            ap_reg_ppiten_pp0_it75 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1467) begin
        if (ap_sig_bdd_569) begin
            ap_reg_phiprechg_dx_reg_339pp0_it33 <= tmp_27_fu_818_p2;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_dx_reg_339pp0_it33 <= ap_reg_phiprechg_dx_reg_339pp0_it32;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_520) begin
        if (ap_sig_bdd_1545) begin
            ap_reg_phiprechg_dy_reg_330pp0_it1 <= tmp_18_reg_2846;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_dy_reg_330pp0_it1 <= ap_reg_phiprechg_dy_reg_330pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (exitcond_reg_2872 == ap_const_lv1_0))) begin
        p_Val2_12_reg_318 <= j_reg_2876;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51) & (ap_const_lv1_0 == exitcond1_fu_737_p2))) begin
        p_Val2_12_reg_318 <= ap_const_lv13_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it31))) begin
        p_Val2_9_reg_307 <= i_reg_2841;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_50)) begin
        p_Val2_9_reg_307 <= ap_const_lv13_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it39))) begin
        pre_fx_fu_188 <= pre_fx_5_fu_1125_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_327)) begin
        pre_fx_fu_188 <= ap_const_lv16_FFF6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it39))) begin
        pre_fy_fu_192 <= pre_fy_5_fu_1076_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_327)) begin
        pre_fy_fu_192 <= ap_const_lv16_FFF6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it40))) begin
        row_rd_fu_184 <= row_rd_5_fu_1170_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_327)) begin
        row_rd_fu_184 <= ap_const_lv1_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it40))) begin
        row_wr_fu_180 <= row_wr_3_fu_1176_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_327)) begin
        row_wr_fu_180 <= ap_const_lv1_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & ~(ap_const_lv1_0 == row_rd_5_reg_3064) & ~(ap_const_lv1_0 == or_cond_41_reg_3101) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        win_val_0_val_1_0_fu_200 <= p_src_data_stream_V_dout;
    end else if ((((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & (ap_const_lv1_0 == row_rd_5_reg_3064) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) | ((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & ~(ap_const_lv1_0 == row_rd_5_reg_3064) & (ap_const_lv1_0 == or_cond_41_reg_3101) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == tmp_46_reg_3093)))) begin
        win_val_0_val_1_0_fu_200 <= k_buf_val_val_0_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it40))) begin
        x_fu_196 <= storemerge_phi_fu_351_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_327)) begin
        x_fu_196 <= ap_const_lv16_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it10 <= ap_reg_phiprechg_dy_reg_330pp0_it9;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it11 <= ap_reg_phiprechg_dy_reg_330pp0_it10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it12 <= ap_reg_phiprechg_dy_reg_330pp0_it11;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it13 <= ap_reg_phiprechg_dy_reg_330pp0_it12;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it14 <= ap_reg_phiprechg_dy_reg_330pp0_it13;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it15 <= ap_reg_phiprechg_dy_reg_330pp0_it14;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it16 <= ap_reg_phiprechg_dy_reg_330pp0_it15;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it17 <= ap_reg_phiprechg_dy_reg_330pp0_it16;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it18 <= ap_reg_phiprechg_dy_reg_330pp0_it17;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it19 <= ap_reg_phiprechg_dy_reg_330pp0_it18;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it2 <= ap_reg_phiprechg_dy_reg_330pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it20 <= ap_reg_phiprechg_dy_reg_330pp0_it19;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it21 <= ap_reg_phiprechg_dy_reg_330pp0_it20;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it22 <= ap_reg_phiprechg_dy_reg_330pp0_it21;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it23 <= ap_reg_phiprechg_dy_reg_330pp0_it22;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it24 <= ap_reg_phiprechg_dy_reg_330pp0_it23;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it25 <= ap_reg_phiprechg_dy_reg_330pp0_it24;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it26 <= ap_reg_phiprechg_dy_reg_330pp0_it25;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it27 <= ap_reg_phiprechg_dy_reg_330pp0_it26;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it27) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it28 <= ap_reg_phiprechg_dy_reg_330pp0_it27;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it28) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it29 <= ap_reg_phiprechg_dy_reg_330pp0_it28;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it3 <= ap_reg_phiprechg_dy_reg_330pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it30 <= ap_reg_phiprechg_dy_reg_330pp0_it29;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it31 <= ap_reg_phiprechg_dy_reg_330pp0_it30;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it32 <= ap_reg_phiprechg_dy_reg_330pp0_it31;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it33 <= ap_reg_phiprechg_dy_reg_330pp0_it32;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it4 <= ap_reg_phiprechg_dy_reg_330pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it5 <= ap_reg_phiprechg_dy_reg_330pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it6 <= ap_reg_phiprechg_dy_reg_330pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it7 <= ap_reg_phiprechg_dy_reg_330pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it8 <= ap_reg_phiprechg_dy_reg_330pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_phiprechg_dy_reg_330pp0_it9 <= ap_reg_phiprechg_dy_reg_330pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75)))) begin
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it42 <= brmerge_demorgan_reg_3105;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it43 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it42;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it44 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it43;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it45 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it44;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it46 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it45;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it47 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it46;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it48 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it47;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it49 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it48;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it50 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it49;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it51 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it50;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it52 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it51;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it53 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it52;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it54 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it53;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it55 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it54;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it56 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it55;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it57 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it56;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it58 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it57;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it59 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it58;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it60 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it59;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it61 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it60;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it62 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it61;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it63 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it62;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it64 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it63;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it65 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it64;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it66 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it65;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it67 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it66;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it68 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it67;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it69 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it68;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it70 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it69;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it71 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it70;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it72 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it71;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it73 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it72;
        ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it74 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it73;
        ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42 <= col_rd_2_reg_3068;
        ap_reg_ppstg_col_wr_1_reg_2918_pp0_it33 <= col_wr_1_reg_2918;
        ap_reg_ppstg_col_wr_1_reg_2918_pp0_it34 <= ap_reg_ppstg_col_wr_1_reg_2918_pp0_it33;
        ap_reg_ppstg_col_wr_1_reg_2918_pp0_it35 <= ap_reg_ppstg_col_wr_1_reg_2918_pp0_it34;
        ap_reg_ppstg_col_wr_1_reg_2918_pp0_it36 <= ap_reg_ppstg_col_wr_1_reg_2918_pp0_it35;
        ap_reg_ppstg_col_wr_1_reg_2918_pp0_it37 <= ap_reg_ppstg_col_wr_1_reg_2918_pp0_it36;
        ap_reg_ppstg_col_wr_1_reg_2918_pp0_it38 <= ap_reg_ppstg_col_wr_1_reg_2918_pp0_it37;
        ap_reg_ppstg_col_wr_1_reg_2918_pp0_it39 <= ap_reg_ppstg_col_wr_1_reg_2918_pp0_it38;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it10 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it9;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it11 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it10;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it12 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it11;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it13 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it12;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it14 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it13;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it15 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it14;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it16 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it15;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it17 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it16;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it18 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it17;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it19 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it18;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it2 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it1;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it20 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it19;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it21 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it20;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it22 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it21;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it23 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it22;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it24 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it23;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it25 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it24;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it26 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it25;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it27 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it26;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it28 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it27;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it29 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it28;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it3 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it2;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it30 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it29;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it31 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it30;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it32 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it31;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it33 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it32;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it34 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it33;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it35 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it34;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it36 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it35;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it37 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it36;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it38 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it37;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it39 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it38;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it4 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it3;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it40 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it39;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it41 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it40;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it42 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it41;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it43 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it42;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it44 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it43;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it45 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it44;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it46 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it45;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it47 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it46;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it5 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it4;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it6 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it5;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it7 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it6;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it8 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it7;
        ap_reg_ppstg_exitcond_reg_2872_pp0_it9 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it8;
        ap_reg_ppstg_k_buf_val_val_0_0_addr_reg_3087_pp0_it42 <= k_buf_val_val_0_0_addr_reg_3087;
        ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42 <= or_cond_41_reg_3101;
        ap_reg_ppstg_p_Val2_11_reg_2938_pp0_it38 <= p_Val2_11_reg_2938;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it10 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it9;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it11 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it10;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it12 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it11;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it13 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it12;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it14 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it13;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it15 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it14;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it16 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it15;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it17 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it16;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it18 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it17;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it19 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it18;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it2 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it1;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it20 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it19;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it21 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it20;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it22 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it21;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it23 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it22;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it24 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it23;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it25 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it24;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it26 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it25;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it27 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it26;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it28 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it27;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it29 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it28;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it3 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it2;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it30 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it29;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it31 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it30;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it4 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it3;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it5 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it4;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it6 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it5;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it7 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it6;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it8 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it7;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it9 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it8;
        ap_reg_ppstg_p_Val2_17_reg_3227_pp0_it46 <= p_Val2_17_reg_3227;
        ap_reg_ppstg_p_Val2_25_reg_3269_pp0_it46 <= p_Val2_25_reg_3269;
        ap_reg_ppstg_p_Val2_31_reg_3311_pp0_it46 <= p_Val2_31_reg_3311;
        ap_reg_ppstg_p_Val2_35_reg_3353_pp0_it46 <= p_Val2_35_reg_3353;
        ap_reg_ppstg_p_Val2_7_reg_2933_pp0_it38 <= p_Val2_7_reg_2933;
        ap_reg_ppstg_p_u_V_reg_3680_pp0_it49[19 : 2] <= p_u_V_reg_3680[19 : 2];
        ap_reg_ppstg_p_u_V_reg_3680_pp0_it50[19 : 2] <= ap_reg_ppstg_p_u_V_reg_3680_pp0_it49[19 : 2];
        ap_reg_ppstg_p_u_V_reg_3680_pp0_it51[19 : 2] <= ap_reg_ppstg_p_u_V_reg_3680_pp0_it50[19 : 2];
        ap_reg_ppstg_p_u_V_reg_3680_pp0_it52[19 : 2] <= ap_reg_ppstg_p_u_V_reg_3680_pp0_it51[19 : 2];
        ap_reg_ppstg_p_u_V_reg_3680_pp0_it53[19 : 2] <= ap_reg_ppstg_p_u_V_reg_3680_pp0_it52[19 : 2];
        ap_reg_ppstg_pre_fx_1_reg_3016_pp0_it40 <= pre_fx_1_reg_3016;
        ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42 <= row_rd_5_reg_3064;
        ap_reg_ppstg_sy_4_reg_3029_pp0_it40 <= sy_4_reg_3029;
        ap_reg_ppstg_tmp_102_reg_3366_pp0_it46 <= tmp_102_reg_3366;
        ap_reg_ppstg_tmp_119_reg_2996_pp0_it40 <= tmp_119_reg_2996;
        ap_reg_ppstg_tmp_119_reg_2996_pp0_it41 <= ap_reg_ppstg_tmp_119_reg_2996_pp0_it40;
        ap_reg_ppstg_tmp_119_reg_2996_pp0_it42 <= ap_reg_ppstg_tmp_119_reg_2996_pp0_it41;
        ap_reg_ppstg_tmp_119_reg_2996_pp0_it43 <= ap_reg_ppstg_tmp_119_reg_2996_pp0_it42;
        ap_reg_ppstg_tmp_119_reg_2996_pp0_it44 <= ap_reg_ppstg_tmp_119_reg_2996_pp0_it43;
        ap_reg_ppstg_tmp_119_reg_2996_pp0_it45 <= ap_reg_ppstg_tmp_119_reg_2996_pp0_it44;
        ap_reg_ppstg_tmp_119_reg_2996_pp0_it46 <= ap_reg_ppstg_tmp_119_reg_2996_pp0_it45;
        ap_reg_ppstg_tmp_120_reg_3006_pp0_it40 <= tmp_120_reg_3006;
        ap_reg_ppstg_tmp_120_reg_3006_pp0_it41 <= ap_reg_ppstg_tmp_120_reg_3006_pp0_it40;
        ap_reg_ppstg_tmp_120_reg_3006_pp0_it42 <= ap_reg_ppstg_tmp_120_reg_3006_pp0_it41;
        ap_reg_ppstg_tmp_120_reg_3006_pp0_it43 <= ap_reg_ppstg_tmp_120_reg_3006_pp0_it42;
        ap_reg_ppstg_tmp_120_reg_3006_pp0_it44 <= ap_reg_ppstg_tmp_120_reg_3006_pp0_it43;
        ap_reg_ppstg_tmp_120_reg_3006_pp0_it45 <= ap_reg_ppstg_tmp_120_reg_3006_pp0_it44;
        ap_reg_ppstg_tmp_120_reg_3006_pp0_it46 <= ap_reg_ppstg_tmp_120_reg_3006_pp0_it45;
        ap_reg_ppstg_tmp_124_reg_3144_pp0_it45 <= tmp_124_reg_3144;
        ap_reg_ppstg_tmp_129_reg_3166_pp0_it45 <= tmp_129_reg_3166;
        ap_reg_ppstg_tmp_134_reg_3188_pp0_it45 <= tmp_134_reg_3188;
        ap_reg_ppstg_tmp_139_reg_3210_pp0_it45 <= tmp_139_reg_3210;
        ap_reg_ppstg_tmp_32_reg_2991_pp0_it40 <= tmp_32_reg_2991;
        ap_reg_ppstg_tmp_32_reg_2991_pp0_it41 <= ap_reg_ppstg_tmp_32_reg_2991_pp0_it40;
        ap_reg_ppstg_tmp_32_reg_2991_pp0_it42 <= ap_reg_ppstg_tmp_32_reg_2991_pp0_it41;
        ap_reg_ppstg_tmp_32_reg_2991_pp0_it43 <= ap_reg_ppstg_tmp_32_reg_2991_pp0_it42;
        ap_reg_ppstg_tmp_32_reg_2991_pp0_it44 <= ap_reg_ppstg_tmp_32_reg_2991_pp0_it43;
        ap_reg_ppstg_tmp_32_reg_2991_pp0_it45 <= ap_reg_ppstg_tmp_32_reg_2991_pp0_it44;
        ap_reg_ppstg_tmp_32_reg_2991_pp0_it46 <= ap_reg_ppstg_tmp_32_reg_2991_pp0_it45;
        ap_reg_ppstg_tmp_38_reg_3001_pp0_it40 <= tmp_38_reg_3001;
        ap_reg_ppstg_tmp_38_reg_3001_pp0_it41 <= ap_reg_ppstg_tmp_38_reg_3001_pp0_it40;
        ap_reg_ppstg_tmp_38_reg_3001_pp0_it42 <= ap_reg_ppstg_tmp_38_reg_3001_pp0_it41;
        ap_reg_ppstg_tmp_38_reg_3001_pp0_it43 <= ap_reg_ppstg_tmp_38_reg_3001_pp0_it42;
        ap_reg_ppstg_tmp_38_reg_3001_pp0_it44 <= ap_reg_ppstg_tmp_38_reg_3001_pp0_it43;
        ap_reg_ppstg_tmp_38_reg_3001_pp0_it45 <= ap_reg_ppstg_tmp_38_reg_3001_pp0_it44;
        ap_reg_ppstg_tmp_38_reg_3001_pp0_it46 <= ap_reg_ppstg_tmp_38_reg_3001_pp0_it45;
        ap_reg_ppstg_tmp_40_reg_3011_pp0_it40 <= tmp_40_reg_3011;
        ap_reg_ppstg_tmp_40_reg_3011_pp0_it41 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it40;
        ap_reg_ppstg_tmp_40_reg_3011_pp0_it42 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it41;
        ap_reg_ppstg_tmp_40_reg_3011_pp0_it43 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it42;
        ap_reg_ppstg_tmp_40_reg_3011_pp0_it44 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it43;
        ap_reg_ppstg_tmp_40_reg_3011_pp0_it45 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it44;
        ap_reg_ppstg_tmp_40_reg_3011_pp0_it46 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it45;
        ap_reg_ppstg_tmp_40_reg_3011_pp0_it47 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it46;
        ap_reg_ppstg_tmp_42_reg_3024_pp0_it40 <= tmp_42_reg_3024;
        ap_reg_ppstg_tmp_42_reg_3024_pp0_it41 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it40;
        ap_reg_ppstg_tmp_42_reg_3024_pp0_it42 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it41;
        ap_reg_ppstg_tmp_42_reg_3024_pp0_it43 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it42;
        ap_reg_ppstg_tmp_42_reg_3024_pp0_it44 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it43;
        ap_reg_ppstg_tmp_42_reg_3024_pp0_it45 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it44;
        ap_reg_ppstg_tmp_42_reg_3024_pp0_it46 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it45;
        ap_reg_ppstg_tmp_42_reg_3024_pp0_it47 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it46;
        ap_reg_ppstg_tmp_43_reg_2901_pp0_it33 <= tmp_43_reg_2901;
        ap_reg_ppstg_tmp_43_reg_2901_pp0_it34 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it33;
        ap_reg_ppstg_tmp_43_reg_2901_pp0_it35 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it34;
        ap_reg_ppstg_tmp_43_reg_2901_pp0_it36 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it35;
        ap_reg_ppstg_tmp_43_reg_2901_pp0_it37 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it36;
        ap_reg_ppstg_tmp_43_reg_2901_pp0_it38 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it37;
        ap_reg_ppstg_tmp_43_reg_2901_pp0_it39 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it38;
        ap_reg_ppstg_tmp_43_reg_2901_pp0_it40 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it39;
        ap_reg_ppstg_tmp_44_reg_2913_pp0_it33 <= tmp_44_reg_2913;
        ap_reg_ppstg_tmp_44_reg_2913_pp0_it34 <= ap_reg_ppstg_tmp_44_reg_2913_pp0_it33;
        ap_reg_ppstg_tmp_44_reg_2913_pp0_it35 <= ap_reg_ppstg_tmp_44_reg_2913_pp0_it34;
        ap_reg_ppstg_tmp_44_reg_2913_pp0_it36 <= ap_reg_ppstg_tmp_44_reg_2913_pp0_it35;
        ap_reg_ppstg_tmp_44_reg_2913_pp0_it37 <= ap_reg_ppstg_tmp_44_reg_2913_pp0_it36;
        ap_reg_ppstg_tmp_44_reg_2913_pp0_it38 <= ap_reg_ppstg_tmp_44_reg_2913_pp0_it37;
        ap_reg_ppstg_tmp_44_reg_2913_pp0_it39 <= ap_reg_ppstg_tmp_44_reg_2913_pp0_it38;
        ap_reg_ppstg_tmp_45_reg_3072_pp0_it42 <= tmp_45_reg_3072;
        ap_reg_ppstg_tmp_46_reg_3093_pp0_it42 <= tmp_46_reg_3093;
        ap_reg_ppstg_tmp_47_reg_3097_pp0_it42 <= tmp_47_reg_3097;
        ap_reg_ppstg_tmp_52_reg_3240_pp0_it46 <= tmp_52_reg_3240;
        ap_reg_ppstg_tmp_68_reg_3282_pp0_it46 <= tmp_68_reg_3282;
        ap_reg_ppstg_tmp_84_reg_3324_pp0_it46 <= tmp_84_reg_3324;
        ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it66 <= tmp_i_i_reg_3808;
        ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it67 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it66;
        ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it68 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it67;
        ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it69 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it68;
        ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it70 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it69;
        ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it71 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it70;
        ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it72 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it71;
        ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it73 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it72;
        ap_reg_ppstg_v1_V_reg_3675_pp0_it49[19 : 2] <= v1_V_reg_3675[19 : 2];
        ap_reg_ppstg_v1_V_reg_3675_pp0_it50[19 : 2] <= ap_reg_ppstg_v1_V_reg_3675_pp0_it49[19 : 2];
        ap_reg_ppstg_v1_V_reg_3675_pp0_it51[19 : 2] <= ap_reg_ppstg_v1_V_reg_3675_pp0_it50[19 : 2];
        ap_reg_ppstg_v1_V_reg_3675_pp0_it52[19 : 2] <= ap_reg_ppstg_v1_V_reg_3675_pp0_it51[19 : 2];
        ap_reg_ppstg_v1_V_reg_3675_pp0_it53[19 : 2] <= ap_reg_ppstg_v1_V_reg_3675_pp0_it52[19 : 2];
        ap_reg_ppstg_v_V_reg_3685_pp0_it49[19 : 2] <= v_V_reg_3685[19 : 2];
        ap_reg_ppstg_v_V_reg_3685_pp0_it50[19 : 2] <= ap_reg_ppstg_v_V_reg_3685_pp0_it49[19 : 2];
        ap_reg_ppstg_v_V_reg_3685_pp0_it51[19 : 2] <= ap_reg_ppstg_v_V_reg_3685_pp0_it50[19 : 2];
        ap_reg_ppstg_v_V_reg_3685_pp0_it52[19 : 2] <= ap_reg_ppstg_v_V_reg_3685_pp0_it51[19 : 2];
        ap_reg_ppstg_v_V_reg_3685_pp0_it53[19 : 2] <= ap_reg_ppstg_v_V_reg_3685_pp0_it52[19 : 2];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        ap_reg_ppstg_exitcond_reg_2872_pp0_it1 <= exitcond_reg_2872;
        ap_reg_ppstg_p_Val2_12_reg_318_pp0_it1 <= p_Val2_12_reg_318;
        exitcond_reg_2872 <= exitcond_fu_782_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it40))) begin
        brmerge_demorgan_reg_3105 <= brmerge_demorgan_fu_1219_p2;
        col_rd_2_reg_3068 <= col_rd_2_fu_1182_p2;
        row_rd_5_reg_3064 <= row_rd_5_fu_1170_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        col_rate_V_reg_2733 <= col_rate_V_fu_479_p1;
        p_lshr_f1_reg_2746 <= {{grp_fu_418_p2[ap_const_lv32_1F : ap_const_lv32_1]}};
        p_lshr_f_reg_2756 <= {{grp_fu_444_p2[ap_const_lv32_1F : ap_const_lv32_1]}};
        row_rate_V_reg_2725 <= row_rate_V_fu_475_p1;
        tmp_58_reg_2751 <= grp_fu_444_p2[ap_const_lv32_1F];
        tmp_reg_2741 <= grp_fu_418_p2[ap_const_lv32_1F];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == tmp_17_reg_2820) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it31))) begin
        col_wr_1_reg_2918 <= col_wr_1_fu_840_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it39))) begin
        col_wr_2_reg_3059 <= col_wr_2_fu_1137_p3;
        tmp5_reg_3054 <= tmp5_fu_1132_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it72))) begin
        dp_1_reg_3813 <= grp_fu_378_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51)) begin
        i_reg_2841 <= i_fu_742_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it45))) begin
        icmp1_reg_3446 <= icmp1_fu_1822_p2;
        icmp2_reg_3487 <= icmp2_fu_1894_p2;
        icmp3_reg_3528 <= icmp3_fu_1966_p2;
        icmp_reg_3405 <= icmp_fu_1750_p2;
        p_10_cast_reg_3497 <= p_10_cast_fu_1909_p3;
        p_11_cast_cast_reg_3538 <= p_11_cast_cast_fu_1985_p3;
        p_8_cast_reg_3415 <= p_8_cast_fu_1765_p3;
        p_9_cast_reg_3456 <= p_9_cast_fu_1837_p3;
        qb_1_reg_3461 <= qb_1_fu_1849_p3;
        qb_2_reg_3502 <= qb_2_fu_1921_p3;
        qb_3_reg_3543 <= qb_3_fu_1997_p3;
        qb_reg_3420 <= qb_fu_1777_p3;
        sel_tmp10_reg_3466 <= sel_tmp10_fu_1860_p2;
        sel_tmp16_reg_3507 <= sel_tmp16_fu_1932_p2;
        sel_tmp22_reg_3548 <= sel_tmp22_fu_2008_p2;
        sel_tmp32_demorgan_reg_3430 <= sel_tmp32_demorgan_fu_1793_p2;
        sel_tmp3_reg_3425 <= sel_tmp3_fu_1788_p2;
        sel_tmp50_demorgan_reg_3471 <= sel_tmp50_demorgan_fu_1865_p2;
        sel_tmp68_demorgan_reg_3512 <= sel_tmp68_demorgan_fu_1937_p2;
        sel_tmp86_demorgan_reg_3553 <= sel_tmp86_demorgan_fu_2013_p2;
        sh_amt_1_cast_reg_3436 <= sh_amt_1_cast_fu_1802_p1;
        sh_amt_2_cast_reg_3477 <= sh_amt_2_cast_fu_1874_p1;
        sh_amt_3_cast_reg_3518 <= sh_amt_3_cast_fu_1946_p1;
        sh_amt_cast_reg_3395 <= sh_amt_cast_fu_1730_p1;
        tmp_107_reg_3523 <= tmp_107_fu_1950_p2;
        tmp_142_reg_3533 <= tmp_142_fu_1981_p1;
        tmp_57_reg_3400 <= tmp_57_fu_1734_p2;
        tmp_60_reg_3410 <= tmp_60_fu_1760_p2;
        tmp_73_reg_3441 <= tmp_73_fu_1806_p2;
        tmp_76_reg_3451 <= tmp_76_fu_1832_p2;
        tmp_89_reg_3482 <= tmp_89_fu_1878_p2;
        tmp_92_reg_3492 <= tmp_92_fu_1904_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        j_reg_2876 <= j_fu_787_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it40) & ~(ap_const_lv1_0 == col_rd_2_fu_1182_p2) & ~(ap_const_lv1_0 == row_rd_5_fu_1170_p3))) begin
        k_buf_val_val_0_0_addr_reg_3087 <= tmp_45_fu_1186_p1;
        or_cond_41_reg_3101 <= or_cond_41_fu_1201_p2;
        tmp_46_reg_3093 <= tmp_46_fu_1193_p2;
        tmp_47_reg_3097 <= tmp_47_fu_1197_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it46))) begin
        newSel10_reg_3670 <= newSel10_fu_2283_p3;
        newSel2_reg_3618 <= newSel2_fu_2161_p3;
        newSel5_reg_3644 <= newSel5_fu_2222_p3;
        newSel7_reg_3592 <= newSel7_fu_2100_p3;
        p_Val2_23_reg_3576 <= p_Val2_23_fu_2069_p2;
        p_Val2_26_reg_3654 <= p_Val2_26_fu_2252_p2;
        p_Val2_28_reg_3602 <= p_Val2_28_fu_2130_p2;
        p_Val2_33_reg_3628 <= p_Val2_33_fu_2191_p2;
        sel_tmp12_reg_3607 <= sel_tmp12_fu_2141_p2;
        sel_tmp14_reg_3612 <= sel_tmp14_fu_2156_p2;
        sel_tmp18_reg_3633 <= sel_tmp18_fu_2202_p2;
        sel_tmp20_reg_3638 <= sel_tmp20_fu_2217_p2;
        sel_tmp24_reg_3659 <= sel_tmp24_fu_2263_p2;
        sel_tmp26_reg_3664 <= sel_tmp26_fu_2278_p2;
        sel_tmp7_reg_3581 <= sel_tmp7_fu_2080_p2;
        sel_tmp9_reg_3586 <= sel_tmp9_fu_2095_p2;
        tmp_112_reg_3649 <= tmp_112_fu_2234_p2;
        tmp_62_reg_3571 <= tmp_62_fu_2051_p2;
        tmp_78_reg_3597 <= tmp_78_fu_2112_p2;
        tmp_94_reg_3623 <= tmp_94_fu_2173_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it63))) begin
        p_0_reg_3802 <= p_0_fu_2565_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it43))) begin
        p_Result_2_reg_3195 <= {{ireg_V_2_fu_1345_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
        p_Result_4_reg_3217 <= {{ireg_V_3_fu_1375_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
        p_Result_5_reg_3151 <= {{ireg_V_fu_1285_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
        p_Result_s_reg_3173 <= {{ireg_V_1_fu_1315_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
        tmp_123_reg_3139 <= tmp_123_fu_1289_p1;
        tmp_124_reg_3144 <= ireg_V_fu_1285_p1[ap_const_lv32_3F];
        tmp_125_reg_3156 <= tmp_125_fu_1311_p1;
        tmp_128_reg_3161 <= tmp_128_fu_1319_p1;
        tmp_129_reg_3166 <= ireg_V_1_fu_1315_p1[ap_const_lv32_3F];
        tmp_130_reg_3178 <= tmp_130_fu_1341_p1;
        tmp_133_reg_3183 <= tmp_133_fu_1349_p1;
        tmp_134_reg_3188 <= ireg_V_2_fu_1345_p1[ap_const_lv32_3F];
        tmp_135_reg_3200 <= tmp_135_fu_1371_p1;
        tmp_138_reg_3205 <= tmp_138_fu_1379_p1;
        tmp_139_reg_3210 <= ireg_V_3_fu_1375_p1[ap_const_lv32_3F];
        tmp_140_reg_3222 <= tmp_140_fu_1401_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it36))) begin
        p_Val2_11_reg_2938 <= p_Val2_11_fu_869_p2;
        p_Val2_7_reg_2933 <= p_Val2_7_fu_864_p2;
        ret_V_2_reg_2960 <= {{p_Val2_7_fu_864_p2[ap_const_lv32_1F : ap_const_lv32_10]}};
        ret_V_reg_2943 <= {{p_Val2_11_fu_869_p2[ap_const_lv32_1F : ap_const_lv32_10]}};
        tmp_108_reg_2950 <= p_Val2_11_fu_869_p2[ap_const_lv32_1F];
        tmp_116_reg_2955 <= tmp_116_fu_892_p1;
        tmp_117_reg_2967 <= p_Val2_7_fu_864_p2[ap_const_lv32_1F];
        tmp_118_reg_2972 <= tmp_118_fu_914_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it44))) begin
        p_Val2_17_reg_3227 <= p_Val2_17_fu_1425_p3;
        p_Val2_25_reg_3269 <= p_Val2_25_fu_1505_p3;
        p_Val2_31_reg_3311 <= p_Val2_31_fu_1585_p3;
        p_Val2_35_reg_3353 <= p_Val2_35_fu_1665_p3;
        tmp_101_reg_3360 <= tmp_101_fu_1672_p2;
        tmp_102_reg_3366 <= tmp_102_fu_1683_p2;
        tmp_103_reg_3373 <= tmp_103_fu_1689_p2;
        tmp_104_reg_3379 <= tmp_104_fu_1695_p2;
        tmp_105_reg_3384 <= tmp_105_fu_1701_p2;
        tmp_127_reg_3264 <= tmp_127_fu_1477_p3;
        tmp_132_reg_3306 <= tmp_132_fu_1557_p3;
        tmp_137_reg_3348 <= tmp_137_fu_1637_p3;
        tmp_143_reg_3390 <= tmp_143_fu_1717_p3;
        tmp_51_reg_3234 <= tmp_51_fu_1432_p2;
        tmp_52_reg_3240 <= tmp_52_fu_1443_p2;
        tmp_53_reg_3247 <= tmp_53_fu_1449_p2;
        tmp_54_reg_3253 <= tmp_54_fu_1455_p2;
        tmp_55_reg_3258 <= tmp_55_fu_1461_p2;
        tmp_67_reg_3276 <= tmp_67_fu_1512_p2;
        tmp_68_reg_3282 <= tmp_68_fu_1523_p2;
        tmp_69_reg_3289 <= tmp_69_fu_1529_p2;
        tmp_70_reg_3295 <= tmp_70_fu_1535_p2;
        tmp_71_reg_3300 <= tmp_71_fu_1541_p2;
        tmp_83_reg_3318 <= tmp_83_fu_1592_p2;
        tmp_84_reg_3324 <= tmp_84_fu_1603_p2;
        tmp_85_reg_3331 <= tmp_85_fu_1609_p2;
        tmp_86_reg_3337 <= tmp_86_fu_1615_p2;
        tmp_87_reg_3342 <= tmp_87_fu_1621_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it60))) begin
        p_Val2_24_reg_3762 <= grp_fu_2466_p2;
        p_Val2_29_reg_3767 <= grp_fu_2479_p2;
        p_Val2_34_reg_3772 <= grp_fu_2492_p2;
        p_Val2_37_reg_3777 <= grp_fu_2502_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        p_Val2_2_reg_2771 <= {{p_Val2_1_fu_582_p2[ap_const_lv32_19 : ap_const_lv32_6]}};
        p_Val2_6_reg_2781 <= {{p_Val2_5_fu_619_p2[ap_const_lv32_19 : ap_const_lv32_6]}};
        tmp_50_reg_2776 <= p_Val2_1_fu_582_p2[ap_const_lv32_5];
        tmp_74_reg_2786 <= p_Val2_5_fu_619_p2[ap_const_lv32_5];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it61))) begin
        p_Val2_30_reg_3782 <= p_Val2_30_fu_2514_p2;
        tmp6_reg_3787 <= tmp6_fu_2526_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it62))) begin
        p_Val2_39_reg_3792 <= {{p_Val2_38_fu_2538_p2[ap_const_lv32_63 : ap_const_lv32_24]}};
        tmp_144_reg_3797 <= p_Val2_38_fu_2538_p2[ap_const_lv32_23];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) & ~(ap_const_lv1_0 == tmp_reg_2741))) begin
        p_neg_t1_reg_2761 <= p_neg_t1_fu_538_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) & ~(ap_const_lv1_0 == tmp_58_reg_2751))) begin
        p_neg_t_reg_2766 <= p_neg_t_fu_563_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it47))) begin
        p_u_V_reg_3680[19 : 2] <= p_u_V_fu_2299_p3[19 : 2];
        v1_V_reg_3675[19 : 2] <= v1_V_fu_2294_p2[19 : 2];
        v_V_reg_3685[19 : 2] <= v_V_fu_2305_p3[19 : 2];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it38))) begin
        pre_fx_1_reg_3016 <= pre_fx_1_fu_1028_p3;
        sel_tmp5_reg_3037 <= sel_tmp5_fu_1044_p2;
        sy_4_reg_3029 <= sy_4_fu_1038_p3;
        tmp_119_reg_2996 <= tmp_119_fu_990_p1;
        tmp_120_reg_3006 <= tmp_120_fu_1020_p1;
        tmp_32_reg_2991 <= tmp_32_fu_984_p2;
        tmp_38_reg_3001 <= tmp_38_fu_1014_p2;
        tmp_40_reg_3011 <= tmp_40_fu_1024_p2;
        tmp_42_reg_3024 <= tmp_42_fu_1034_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51) & (ap_const_lv1_0 == exitcond1_fu_737_p2))) begin
        row_wr_2_reg_2862 <= row_wr_2_fu_764_p2;
        tmp_18_reg_2846 <= tmp_18_fu_748_p2;
        tmp_19_reg_2856 <= tmp_19_fu_758_p2;
        tmp_45_cast_reg_2851 <= tmp_45_cast_fu_754_p1;
        tmp_51_cast_reg_2867[28 : 16] <= tmp_51_cast_fu_778_p1[28 : 16];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it39) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_2901_pp0_it39))) begin
        row_wr_4_reg_3049 <= row_wr_4_fu_1100_p3;
        sel_tmp_reg_3044 <= sel_tmp_fu_1095_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it37))) begin
        sx_2_reg_2977 <= sx_2_fu_935_p3;
        sy_3_reg_2984 <= sy_3_fu_958_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == tmp_17_reg_2820) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it31))) begin
        tmp_100_reg_2896 <= tmp_100_fu_824_p1;
        tmp_44_reg_2913 <= tmp_44_fu_834_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & ~(ap_const_lv1_0 == row_rd_5_reg_3064) & ~(ap_const_lv1_0 == or_cond_41_reg_3101) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        tmp_122_fu_216 <= p_src_data_stream_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_50)) begin
        tmp_12_reg_2805 <= tmp_12_fu_688_p2;
        tmp_15_reg_2810 <= tmp_15_fu_697_p2;
        tmp_16_reg_2815 <= tmp_16_fu_703_p2;
        tmp_17_reg_2820 <= tmp_17_fu_708_p2;
        tmp_41_cast_reg_2791 <= tmp_41_cast_fu_671_p1;
        tmp_42_cast_reg_2798 <= tmp_42_cast_fu_681_p1;
        tmp_60_cast_reg_2827[31 : 6] <= tmp_60_cast_fu_721_p1[31 : 6];
        tmp_62_cast_reg_2832[31 : 6] <= tmp_62_cast_fu_733_p1[31 : 6];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it73))) begin
        tmp_145_reg_3818 <= tmp_145_fu_2610_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & ~(ap_const_lv1_0 == row_rd_5_reg_3064) & ~(ap_const_lv1_0 == or_cond_41_reg_3101) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        tmp_146_reg_3114 <= p_src_data_stream_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it31))) begin
        tmp_43_reg_2901 <= tmp_43_fu_828_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it40) & ~(ap_const_lv1_0 == col_rd_2_fu_1182_p2))) begin
        tmp_45_reg_3072 <= tmp_45_fu_1186_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it31) & ~(ap_const_lv1_0 == tmp_16_reg_2815))) begin
        tmp_90_reg_2886 <= tmp_90_fu_814_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it64))) begin
        tmp_i_i_reg_3808 <= tmp_i_i_fu_2570_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it46))) begin
        u_V_reg_3559[19 : 2] <= u_V_fu_2024_p3[19 : 2];
        v_V_2_reg_3565[19 : 2] <= v_V_2_fu_2038_p3[19 : 2];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        win_val_0_val_1_0_5_fu_204 <= win_val_0_val_1_0_fu_200;
        win_val_1_val_1_0_3_fu_212 <= win_val_1_val_1_0_fu_208;
        win_val_1_val_1_0_fu_208 <= win_val_1_val_1_0_2_phi_fu_360_p10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & ~(ap_const_lv1_0 == row_rd_5_reg_3064) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        win_val_1_val_0_0_reg_3109 <= k_buf_val_val_0_0_q0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or exitcond1_fu_737_p2 or ap_sig_cseq_ST_st52_fsm_51)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51) & ~(ap_const_lv1_0 == exitcond1_fu_737_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (exitcond1_fu_737_p2 or ap_sig_cseq_ST_st52_fsm_51)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51) & ~(ap_const_lv1_0 == exitcond1_fu_737_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_52 assign process. ///
always @ (ap_sig_bdd_99)
begin
    if (ap_sig_bdd_99) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_52 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_52 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_72)
begin
    if (ap_sig_bdd_72) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st48_fsm_47 assign process. ///
always @ (ap_sig_bdd_351)
begin
    if (ap_sig_bdd_351) begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st49_fsm_48 assign process. ///
always @ (ap_sig_bdd_370)
begin
    if (ap_sig_bdd_370) begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st50_fsm_49 assign process. ///
always @ (ap_sig_bdd_387)
begin
    if (ap_sig_bdd_387) begin
        ap_sig_cseq_ST_st50_fsm_49 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st50_fsm_49 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st51_fsm_50 assign process. ///
always @ (ap_sig_bdd_402)
begin
    if (ap_sig_bdd_402) begin
        ap_sig_cseq_ST_st51_fsm_50 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st51_fsm_50 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st52_fsm_51 assign process. ///
always @ (ap_sig_bdd_425)
begin
    if (ap_sig_bdd_425) begin
        ap_sig_cseq_ST_st52_fsm_51 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st52_fsm_51 = ap_const_logic_0;
    end
end

/// dx_phi_fu_342_p4 assign process. ///
always @ (ap_reg_ppiten_pp0_it33 or tmp_17_reg_2820 or ap_reg_ppstg_exitcond_reg_2872_pp0_it32 or tmp_100_reg_2896 or ap_reg_phiprechg_dx_reg_339pp0_it33)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~(ap_const_lv1_0 == tmp_17_reg_2820) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it32))) begin
        dx_phi_fu_342_p4 = tmp_100_reg_2896;
    end else begin
        dx_phi_fu_342_p4 = ap_reg_phiprechg_dx_reg_339pp0_it33;
    end
end

/// dy_phi_fu_333_p4 assign process. ///
always @ (ap_reg_ppiten_pp0_it33 or tmp_16_reg_2815 or ap_reg_ppstg_exitcond_reg_2872_pp0_it32 or tmp_90_reg_2886 or ap_reg_phiprechg_dy_reg_330pp0_it33)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~(ap_const_lv1_0 == tmp_16_reg_2815) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it32))) begin
        dy_phi_fu_333_p4 = tmp_90_reg_2886;
    end else begin
        dy_phi_fu_333_p4 = ap_reg_phiprechg_dy_reg_330pp0_it33;
    end
end

/// grp_fu_2347_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_2347_ce = ap_const_logic_1;
    end else begin
        grp_fu_2347_ce = ap_const_logic_0;
    end
end

/// grp_fu_2381_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_2381_ce = ap_const_logic_1;
    end else begin
        grp_fu_2381_ce = ap_const_logic_0;
    end
end

/// grp_fu_2415_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_2415_ce = ap_const_logic_1;
    end else begin
        grp_fu_2415_ce = ap_const_logic_0;
    end
end

/// grp_fu_2453_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_2453_ce = ap_const_logic_1;
    end else begin
        grp_fu_2453_ce = ap_const_logic_0;
    end
end

/// grp_fu_2466_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_2466_ce = ap_const_logic_1;
    end else begin
        grp_fu_2466_ce = ap_const_logic_0;
    end
end

/// grp_fu_2479_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_2479_ce = ap_const_logic_1;
    end else begin
        grp_fu_2479_ce = ap_const_logic_0;
    end
end

/// grp_fu_2492_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_2492_ce = ap_const_logic_1;
    end else begin
        grp_fu_2492_ce = ap_const_logic_0;
    end
end

/// grp_fu_2502_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_2502_ce = ap_const_logic_1;
    end else begin
        grp_fu_2502_ce = ap_const_logic_0;
    end
end

/// grp_fu_378_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_378_ce = ap_const_logic_1;
    end else begin
        grp_fu_378_ce = ap_const_logic_0;
    end
end

/// grp_fu_381_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_381_ce = ap_const_logic_1;
    end else begin
        grp_fu_381_ce = ap_const_logic_0;
    end
end

/// grp_fu_384_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_384_ce = ap_const_logic_1;
    end else begin
        grp_fu_384_ce = ap_const_logic_0;
    end
end

/// grp_fu_387_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_387_ce = ap_const_logic_1;
    end else begin
        grp_fu_387_ce = ap_const_logic_0;
    end
end

/// grp_fu_390_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_390_ce = ap_const_logic_1;
    end else begin
        grp_fu_390_ce = ap_const_logic_0;
    end
end

/// grp_fu_418_ce assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_327 or ap_sig_cseq_ST_st49_fsm_48 or ap_sig_cseq_ST_st50_fsm_49 or ap_sig_cseq_ST_st51_fsm_50 or ap_sig_cseq_ST_st52_fsm_51)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) | (ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) | (ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49) | (ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_50) | (ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ap_sig_bdd_327))) begin
        grp_fu_418_ce = ap_const_logic_0;
    end else begin
        grp_fu_418_ce = ap_const_logic_1;
    end
end

/// grp_fu_444_ce assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_327 or ap_sig_cseq_ST_st49_fsm_48 or ap_sig_cseq_ST_st50_fsm_49 or ap_sig_cseq_ST_st51_fsm_50 or ap_sig_cseq_ST_st52_fsm_51)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) | (ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) | (ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49) | (ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_50) | (ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ap_sig_bdd_327))) begin
        grp_fu_444_ce = ap_const_logic_0;
    end else begin
        grp_fu_444_ce = ap_const_logic_1;
    end
end

/// grp_fu_793_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_793_ce = ap_const_logic_1;
    end else begin
        grp_fu_793_ce = ap_const_logic_0;
    end
end

/// grp_fu_809_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_809_ce = ap_const_logic_1;
    end else begin
        grp_fu_809_ce = ap_const_logic_0;
    end
end

/// grp_fu_850_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_850_ce = ap_const_logic_1;
    end else begin
        grp_fu_850_ce = ap_const_logic_0;
    end
end

/// grp_fu_859_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        grp_fu_859_ce = ap_const_logic_1;
    end else begin
        grp_fu_859_ce = ap_const_logic_0;
    end
end

/// k_buf_val_val_0_0_address0 assign process. ///
always @ (row_rd_5_fu_1170_p3 or tmp_45_fu_1186_p1 or k_buf_val_val_0_0_addr_gep_fu_287_p3 or ap_sig_bdd_1558)
begin
    if (ap_sig_bdd_1558) begin
        if (~(ap_const_lv1_0 == row_rd_5_fu_1170_p3)) begin
            k_buf_val_val_0_0_address0 = k_buf_val_val_0_0_addr_gep_fu_287_p3;
        end else if ((ap_const_lv1_0 == row_rd_5_fu_1170_p3)) begin
            k_buf_val_val_0_0_address0 = tmp_45_fu_1186_p1;
        end else begin
            k_buf_val_val_0_0_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_address0 = 'bx;
    end
end

/// k_buf_val_val_0_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it41 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75 or ap_reg_ppstg_exitcond_reg_2872_pp0_it40 or row_rd_5_fu_1170_p3 or col_rd_2_fu_1182_p2)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it40) & ~(ap_const_lv1_0 == col_rd_2_fu_1182_p2) & (ap_const_lv1_0 == row_rd_5_fu_1170_p3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it40) & ~(ap_const_lv1_0 == col_rd_2_fu_1182_p2) & ~(ap_const_lv1_0 == row_rd_5_fu_1170_p3)))) begin
        k_buf_val_val_0_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_val_0_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_val_0_0_ce1 assign process. ///
always @ (ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_reg_ppiten_pp0_it43 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75 or ap_reg_ppstg_exitcond_reg_2872_pp0_it42 or ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42 or ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42 or ap_reg_ppstg_tmp_46_reg_3093_pp0_it42 or ap_reg_ppstg_tmp_47_reg_3097_pp0_it42 or ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_47_reg_3097_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_3093_pp0_it42)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42)))) begin
        k_buf_val_val_0_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_val_0_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_val_0_0_d1 assign process. ///
always @ (ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42 or tmp_146_reg_3114 or tmp_122_fu_216 or ap_sig_bdd_3732 or ap_sig_bdd_1606)
begin
    if (ap_sig_bdd_1606) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42)) begin
            k_buf_val_val_0_0_d1 = tmp_146_reg_3114;
        end else if (ap_sig_bdd_3732) begin
            k_buf_val_val_0_0_d1 = tmp_122_fu_216;
        end else begin
            k_buf_val_val_0_0_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_d1 = 'bx;
    end
end

/// k_buf_val_val_0_0_we1 assign process. ///
always @ (ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_reg_ppiten_pp0_it43 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75 or ap_reg_ppstg_exitcond_reg_2872_pp0_it42 or ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42 or ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42 or ap_reg_ppstg_tmp_46_reg_3093_pp0_it42 or ap_reg_ppstg_tmp_47_reg_3097_pp0_it42 or ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_47_reg_3097_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_3093_pp0_it42)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42)))) begin
        k_buf_val_val_0_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_val_0_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_val_val_1_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it41 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        k_buf_val_val_1_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_val_1_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_val_1_0_ce1 assign process. ///
always @ (ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_reg_ppiten_pp0_it43 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        k_buf_val_val_1_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_val_1_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_val_1_0_we1 assign process. ///
always @ (ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_reg_ppiten_pp0_it43 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75 or ap_reg_ppstg_exitcond_reg_2872_pp0_it42 or ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42 or ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42))) begin
        k_buf_val_val_1_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_val_1_0_we1 = ap_const_logic_0;
    end
end

/// p_Val2_12_phi_fu_322_p4 assign process. ///
always @ (p_Val2_12_reg_318 or ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_reg_ppiten_pp0_it1 or exitcond_reg_2872 or j_reg_2876)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_2872 == ap_const_lv1_0))) begin
        p_Val2_12_phi_fu_322_p4 = j_reg_2876;
    end else begin
        p_Val2_12_phi_fu_322_p4 = p_Val2_12_reg_318;
    end
end

/// p_dst_data_stream_V_write assign process. ///
always @ (ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it74 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it74) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        p_dst_data_stream_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_V_read assign process. ///
always @ (ap_reg_ppstg_exitcond_reg_2872_pp0_it41 or col_rd_2_reg_3068 or row_rd_5_reg_3064 or or_cond_41_reg_3101 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & ~(ap_const_lv1_0 == row_rd_5_reg_3064) & ~(ap_const_lv1_0 == or_cond_41_reg_3101) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))))) begin
        p_src_data_stream_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_V_read = ap_const_logic_0;
    end
end

/// storemerge_phi_fu_351_p4 assign process. ///
always @ (col_rd_2_fu_1182_p2 or x_2_fu_1207_p2 or ap_reg_phiprechg_storemerge_reg_348pp0_it41 or x_1_fu_1162_p3 or ap_sig_bdd_3727)
begin
    if (ap_sig_bdd_3727) begin
        if ((ap_const_lv1_0 == col_rd_2_fu_1182_p2)) begin
            storemerge_phi_fu_351_p4 = x_1_fu_1162_p3;
        end else if (~(ap_const_lv1_0 == col_rd_2_fu_1182_p2)) begin
            storemerge_phi_fu_351_p4 = x_2_fu_1207_p2;
        end else begin
            storemerge_phi_fu_351_p4 = ap_reg_phiprechg_storemerge_reg_348pp0_it41;
        end
    end else begin
        storemerge_phi_fu_351_p4 = ap_reg_phiprechg_storemerge_reg_348pp0_it41;
    end
end

/// win_val_1_val_1_0_2_phi_fu_360_p10 assign process. ///
always @ (ap_reg_ppstg_exitcond_reg_2872_pp0_it41 or col_rd_2_reg_3068 or row_rd_5_reg_3064 or or_cond_41_reg_3101 or ap_reg_ppiten_pp0_it42 or tmp_46_reg_3093 or tmp_47_reg_3097 or k_buf_val_val_0_0_q0 or k_buf_val_val_1_0_q0 or ap_reg_phiprechg_win_val_1_val_1_0_2_reg_357pp0_it42)
begin
    if ((((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & ~(ap_const_lv1_0 == row_rd_5_reg_3064) & ~(ap_const_lv1_0 == or_cond_41_reg_3101) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | ((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & ~(ap_const_lv1_0 == row_rd_5_reg_3064) & (ap_const_lv1_0 == or_cond_41_reg_3101) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~(ap_const_lv1_0 == tmp_46_reg_3093) & ~(ap_const_lv1_0 == tmp_47_reg_3097)) | ((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & ~(ap_const_lv1_0 == row_rd_5_reg_3064) & (ap_const_lv1_0 == or_cond_41_reg_3101) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & (ap_const_lv1_0 == tmp_46_reg_3093)) | ((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & ~(ap_const_lv1_0 == row_rd_5_reg_3064) & (ap_const_lv1_0 == or_cond_41_reg_3101) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~(ap_const_lv1_0 == tmp_46_reg_3093) & (ap_const_lv1_0 == tmp_47_reg_3097)))) begin
        win_val_1_val_1_0_2_phi_fu_360_p10 = k_buf_val_val_0_0_q0;
    end else if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & (ap_const_lv1_0 == row_rd_5_reg_3064) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42))) begin
        win_val_1_val_1_0_2_phi_fu_360_p10 = k_buf_val_val_1_0_q0;
    end else begin
        win_val_1_val_1_0_2_phi_fu_360_p10 = ap_reg_phiprechg_win_val_1_val_1_0_2_reg_357pp0_it42;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it41 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_reg_ppiten_pp0_it43 or ap_reg_ppiten_pp0_it74 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75 or ap_sig_bdd_327 or exitcond1_fu_737_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_327) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_st50_fsm_49;
        end
        ap_ST_st50_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        ap_ST_st51_fsm_50 : 
        begin
            ap_NS_fsm = ap_ST_st52_fsm_51;
        end
        ap_ST_st52_fsm_51 : 
        begin
            if (~(ap_const_lv1_0 == exitcond1_fu_737_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_52;
            end
        end
        ap_ST_pp0_stg0_fsm_52 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it75) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it74)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_52;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it75) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it74)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
                ap_NS_fsm = ap_ST_st52_fsm_51;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_52;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_1517_p2 = (ap_const_lv12_433 - tmp_65_fu_1485_p1);
assign F2_2_fu_1597_p2 = (ap_const_lv12_433 - tmp_81_fu_1565_p1);
assign F2_3_fu_1677_p2 = (ap_const_lv12_433 - tmp_99_fu_1645_p1);
assign F2_fu_1437_p2 = (ap_const_lv12_433 - tmp_48_fu_1405_p1);
assign OP2_V_6_cast_fu_2489_p1 = $signed(ap_reg_ppstg_v_V_reg_3685_pp0_it53);
assign OP2_V_fu_2311_p1 = $signed(u1_V_fu_2289_p2);
assign ap_reg_phiprechg_dx_reg_339pp0_it32 = 'bx;
assign ap_reg_phiprechg_dy_reg_330pp0_it0 = 'bx;
assign ap_reg_phiprechg_storemerge_reg_348pp0_it41 = 'bx;
assign ap_reg_phiprechg_win_val_1_val_1_0_2_reg_357pp0_it42 = 'bx;

/// ap_sig_bdd_1467 assign process. ///
always @ (ap_reg_ppiten_pp0_it32 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    ap_sig_bdd_1467 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))));
end

/// ap_sig_bdd_1545 assign process. ///
always @ (tmp_16_reg_2815 or exitcond_fu_782_p2)
begin
    ap_sig_bdd_1545 = ((ap_const_lv1_0 == exitcond_fu_782_p2) & (ap_const_lv1_0 == tmp_16_reg_2815));
end

/// ap_sig_bdd_1558 assign process. ///
always @ (ap_reg_ppiten_pp0_it41 or ap_reg_ppstg_exitcond_reg_2872_pp0_it40 or col_rd_2_fu_1182_p2)
begin
    ap_sig_bdd_1558 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it40) & ~(ap_const_lv1_0 == col_rd_2_fu_1182_p2));
end

/// ap_sig_bdd_1606 assign process. ///
always @ (ap_reg_ppiten_pp0_it43 or ap_reg_ppstg_exitcond_reg_2872_pp0_it42 or ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42 or ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42)
begin
    ap_sig_bdd_1606 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42));
end

/// ap_sig_bdd_203 assign process. ///
always @ (p_src_data_stream_V_empty_n or ap_reg_ppstg_exitcond_reg_2872_pp0_it41 or col_rd_2_reg_3068 or row_rd_5_reg_3064 or or_cond_41_reg_3101)
begin
    ap_sig_bdd_203 = ((p_src_data_stream_V_empty_n == ap_const_logic_0) & (ap_reg_ppstg_exitcond_reg_2872_pp0_it41 == ap_const_lv1_0) & ~(ap_const_lv1_0 == col_rd_2_reg_3068) & ~(ap_const_lv1_0 == row_rd_5_reg_3064) & ~(ap_const_lv1_0 == or_cond_41_reg_3101));
end

/// ap_sig_bdd_277 assign process. ///
always @ (p_dst_data_stream_V_full_n or ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it74)
begin
    ap_sig_bdd_277 = ((p_dst_data_stream_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it74));
end

/// ap_sig_bdd_327 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_327 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_351 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_351 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2F]);
end

/// ap_sig_bdd_370 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_370 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_30]);
end

/// ap_sig_bdd_3727 assign process. ///
always @ (ap_reg_ppiten_pp0_it41 or ap_reg_ppstg_exitcond_reg_2872_pp0_it40)
begin
    ap_sig_bdd_3727 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it40));
end

/// ap_sig_bdd_3732 assign process. ///
always @ (ap_reg_ppstg_tmp_46_reg_3093_pp0_it42 or ap_reg_ppstg_tmp_47_reg_3097_pp0_it42 or ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42)
begin
    ap_sig_bdd_3732 = ((ap_const_lv1_0 == ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_47_reg_3097_pp0_it42) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_46_reg_3093_pp0_it42));
end

/// ap_sig_bdd_387 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_387 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_31]);
end

/// ap_sig_bdd_402 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_402 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_32]);
end

/// ap_sig_bdd_425 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_425 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_33]);
end

/// ap_sig_bdd_520 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_52 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_277 or ap_reg_ppiten_pp0_it75)
begin
    ap_sig_bdd_520 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_52) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) | (ap_sig_bdd_277 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it75))));
end

/// ap_sig_bdd_569 assign process. ///
always @ (tmp_17_reg_2820 or ap_reg_ppstg_exitcond_reg_2872_pp0_it31)
begin
    ap_sig_bdd_569 = ((ap_const_lv1_0 == tmp_17_reg_2820) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2872_pp0_it31));
end

/// ap_sig_bdd_72 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_72 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_99 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_99 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_34]);
end
assign brmerge_demorgan_fu_1219_p2 = (row_wr_3_fu_1176_p3 & col_wr_2_reg_3059);
assign col_rate_V_fu_479_p1 = grp_fu_444_p2[31:0];
assign col_rd_2_fu_1182_p2 = (tmp5_reg_3054 | ap_reg_ppstg_tmp_43_reg_2901_pp0_it40);
assign col_wr_1_fu_840_p2 = (ap_reg_ppstg_p_Val2_12_reg_318_pp0_it31 != ap_const_lv13_0? 1'b1: 1'b0);
assign col_wr_2_fu_1137_p3 = ((tmp_17_reg_2820[0:0]===1'b1)? col_wr_fu_1109_p2: ap_reg_ppstg_col_wr_1_reg_2918_pp0_it39);
assign col_wr_fu_1109_p2 = (pre_fx_1_reg_3016 == tmp_84_cast_fu_1106_p1? 1'b1: 1'b0);
assign dp_fu_2606_p1 = p_Result_s_42_fu_2594_p5;
assign exitcond1_fu_737_p2 = (p_Val2_9_reg_307 == tmp_15_reg_2810? 1'b1: 1'b0);
assign exitcond_fu_782_p2 = (p_Val2_12_phi_fu_322_p4 == tmp_12_reg_2805? 1'b1: 1'b0);
assign exp_V_2_fu_2588_p2 = ($signed(ap_const_lv8_E0) + $signed(exp_V_fu_2578_p4));
assign exp_V_fu_2578_p4 = {{res_V_1_fu_2575_p1[ap_const_lv32_1E : ap_const_lv32_17]}};
assign grp_fu_2347_p0 = OP2_V_fu_2311_p1;
assign grp_fu_2347_p1 = newSel9_fu_2335_p3;
assign grp_fu_2381_p0 = v1_V_fu_2294_p2;
assign grp_fu_2381_p1 = newSel3_fu_2369_p3;
assign grp_fu_2415_p0 = OP2_V_fu_2311_p1;
assign grp_fu_2415_p1 = newSel6_fu_2403_p3;
assign grp_fu_2453_p0 = p_u_V_fu_2299_p3;
assign grp_fu_2453_p1 = newSel11_fu_2437_p3;
assign grp_fu_2466_p0 = ap_reg_ppstg_v1_V_reg_3675_pp0_it53;
assign grp_fu_2466_p1 = grp_fu_2347_p2;
assign grp_fu_2479_p0 = ap_reg_ppstg_p_u_V_reg_3680_pp0_it53;
assign grp_fu_2479_p1 = grp_fu_2381_p2;
assign grp_fu_2492_p0 = OP2_V_6_cast_fu_2489_p1;
assign grp_fu_2492_p1 = grp_fu_2415_p2;
assign grp_fu_2502_p0 = OP2_V_6_cast_fu_2489_p1;
assign grp_fu_2502_p1 = grp_fu_2453_p2;
assign grp_fu_378_p0 = p_0_reg_3802;
assign grp_fu_381_p0 = win_val_1_val_1_0_3_fu_212;
assign grp_fu_384_p0 = win_val_1_val_1_0_fu_208;
assign grp_fu_387_p0 = win_val_0_val_1_0_5_fu_204;
assign grp_fu_390_p0 = win_val_0_val_1_0_fu_200;
assign grp_fu_418_p0 = {{p_src_rows_V_read}, {ap_const_lv32_0}};
assign grp_fu_418_p1 = grp_fu_418_p10;
assign grp_fu_418_p10 = tmp_s_fu_398_p3;
assign grp_fu_444_p0 = {{p_src_cols_V_read}, {ap_const_lv32_0}};
assign grp_fu_444_p1 = grp_fu_444_p10;
assign grp_fu_444_p10 = tmp_4_fu_424_p3;
assign grp_fu_793_p0 = tmp_51_cast_reg_2867;
assign grp_fu_793_p1 = row_rate_V_reg_2725;
assign grp_fu_809_p0 = grp_fu_809_p00;
assign grp_fu_809_p00 = tmp_25_fu_797_p3;
assign grp_fu_809_p1 = col_rate_V_reg_2733;
assign grp_fu_850_p0 = row_rate_V_reg_2725;
assign grp_fu_850_p1 = dy_phi_fu_333_p4;
assign grp_fu_859_p0 = col_rate_V_reg_2733;
assign grp_fu_859_p1 = dx_phi_fu_342_p4;
assign i_fu_742_p2 = (p_Val2_9_reg_307 + ap_const_lv13_1);
assign icmp1_fu_1822_p2 = (tmp_131_fu_1812_p4 == ap_const_lv6_0? 1'b1: 1'b0);
assign icmp2_fu_1894_p2 = (tmp_136_fu_1884_p4 == ap_const_lv6_0? 1'b1: 1'b0);
assign icmp3_fu_1966_p2 = (tmp_141_fu_1956_p4 == ap_const_lv6_0? 1'b1: 1'b0);
assign icmp_fu_1750_p2 = (tmp_126_fu_1740_p4 == ap_const_lv6_0? 1'b1: 1'b0);
assign ireg_V_1_fu_1315_p1 = grp_fu_384_p1;
assign ireg_V_2_fu_1345_p1 = grp_fu_387_p1;
assign ireg_V_3_fu_1375_p1 = grp_fu_390_p1;
assign ireg_V_fu_1285_p1 = grp_fu_381_p1;
assign j_fu_787_p2 = (p_Val2_12_phi_fu_322_p4 + ap_const_lv13_1);
assign k_buf_val_val_0_0_addr_gep_fu_287_p3 = tmp_45_fu_1186_p1;
assign k_buf_val_val_0_0_address1 = ap_reg_ppstg_k_buf_val_val_0_0_addr_reg_3087_pp0_it42;
assign k_buf_val_val_1_0_address0 = tmp_45_fu_1186_p1;
assign k_buf_val_val_1_0_address1 = ap_reg_ppstg_tmp_45_reg_3072_pp0_it42;
assign k_buf_val_val_1_0_d1 = win_val_1_val_0_0_reg_3109;
assign man_V_1_fu_1419_p2 = (ap_const_lv54_0 - p_Result_9_fu_1415_p1);
assign man_V_5_fu_1499_p2 = (ap_const_lv54_0 - p_Result_1_fu_1495_p1);
assign man_V_9_fu_1579_p2 = (ap_const_lv54_0 - p_Result_3_fu_1575_p1);
assign man_V_s_fu_1659_p2 = (ap_const_lv54_0 - p_Result_6_fu_1655_p1);
assign newSel10_fu_2283_p3 = ((sel_tmp22_reg_3548[0:0]===1'b1)? ap_reg_ppstg_p_Val2_35_reg_3353_pp0_it46: ap_const_lv54_0);
assign newSel11_fu_2437_p3 = ((or_cond3_fu_2430_p2[0:0]===1'b1)? newSel8_fu_2424_p3: newSel25_cast_fu_2434_p1);
assign newSel13_cast_fu_2366_p1 = $signed(newSel2_reg_3618);
assign newSel19_cast_fu_2400_p1 = $signed(newSel5_reg_3644);
assign newSel1_fu_2356_p3 = ((sel_tmp14_reg_3612[0:0]===1'b1)? tmp_78_reg_3597: p_Val2_161_cast_fu_2353_p1);
assign newSel25_cast_fu_2434_p1 = $signed(newSel10_reg_3670);
assign newSel2_fu_2161_p3 = ((sel_tmp10_reg_3466[0:0]===1'b1)? ap_reg_ppstg_p_Val2_25_reg_3269_pp0_it46: ap_const_lv54_0);
assign newSel3_fu_2369_p3 = ((or_cond1_fu_2362_p2[0:0]===1'b1)? newSel1_fu_2356_p3: newSel13_cast_fu_2366_p1);
assign newSel4_fu_2390_p3 = ((sel_tmp20_reg_3638[0:0]===1'b1)? tmp_94_reg_3623: p_Val2_221_cast_fu_2387_p1);
assign newSel5_fu_2222_p3 = ((sel_tmp16_reg_3507[0:0]===1'b1)? ap_reg_ppstg_p_Val2_31_reg_3311_pp0_it46: ap_const_lv54_0);
assign newSel6_fu_2403_p3 = ((or_cond2_fu_2396_p2[0:0]===1'b1)? newSel4_fu_2390_p3: newSel19_cast_fu_2400_p1);
assign newSel7_cast_fu_2332_p1 = $signed(newSel7_reg_3592);
assign newSel7_fu_2100_p3 = ((sel_tmp3_reg_3425[0:0]===1'b1)? ap_reg_ppstg_p_Val2_17_reg_3227_pp0_it46: ap_const_lv54_0);
assign newSel8_fu_2424_p3 = ((sel_tmp26_reg_3664[0:0]===1'b1)? tmp_112_reg_3649: p_Val2_26_cast_fu_2421_p1);
assign newSel9_fu_2335_p3 = ((or_cond_fu_2328_p2[0:0]===1'b1)? newSel_fu_2322_p3: newSel7_cast_fu_2332_p1);
assign newSel_fu_2322_p3 = ((sel_tmp9_reg_3586[0:0]===1'b1)? tmp_62_reg_3571: p_Val2_78_cast_fu_2319_p1);
assign not_1_fu_1058_p2 = (sy_4_reg_3029 != pre_fy_fu_192? 1'b1: 1'b0);
assign not_s_fu_1114_p2 = (pre_fx_1_reg_3016 != pre_fx_2_fu_1083_p3? 1'b1: 1'b0);
assign or_cond1_fu_2362_p2 = (sel_tmp14_reg_3612 | sel_tmp12_reg_3607);
assign or_cond2_fu_2396_p2 = (sel_tmp20_reg_3638 | sel_tmp18_reg_3633);
assign or_cond3_fu_2430_p2 = (sel_tmp26_reg_3664 | sel_tmp24_reg_3659);
assign or_cond_41_fu_1201_p2 = (tmp_46_fu_1193_p2 & tmp_47_fu_1197_p2);
assign or_cond_fu_2328_p2 = (sel_tmp9_reg_3586 | sel_tmp7_reg_3581);
assign p_0_fu_2565_p2 = (tmp_115_fu_2562_p1 + p_Val2_39_reg_3792);
assign p_10_cast_fu_1909_p3 = ((ap_reg_ppstg_tmp_134_reg_3188_pp0_it45[0:0]===1'b1)? ap_const_lv54_3FFFFFFFFFFFFF: ap_const_lv54_0);
assign p_11_cast_cast_fu_1985_p3 = ((ap_reg_ppstg_tmp_139_reg_3210_pp0_it45[0:0]===1'b1)? ap_const_lv53_1FFFFFFFFFFFFF: ap_const_lv53_0);
assign p_6_fu_928_p3 = ((tmp_28_fu_918_p2[0:0]===1'b1)? ret_V_reg_2943: ret_V_1_fu_923_p2);
assign p_7_fu_951_p3 = ((tmp_29_fu_941_p2[0:0]===1'b1)? ret_V_2_reg_2960: ret_V_3_fu_946_p2);
assign p_8_cast_fu_1765_p3 = ((ap_reg_ppstg_tmp_124_reg_3144_pp0_it45[0:0]===1'b1)? ap_const_lv54_3FFFFFFFFFFFFF: ap_const_lv54_0);
assign p_9_cast_fu_1837_p3 = ((ap_reg_ppstg_tmp_129_reg_3166_pp0_it45[0:0]===1'b1)? ap_const_lv54_3FFFFFFFFFFFFF: ap_const_lv54_0);
assign p_Result_1_fu_1495_p1 = tmp_66_fu_1488_p3;
assign p_Result_3_fu_1575_p1 = tmp_82_fu_1568_p3;
assign p_Result_6_fu_1655_p1 = tmp_97_fu_1648_p3;
assign p_Result_9_fu_1415_p1 = tmp_49_fu_1408_p3;
assign p_Result_s_42_fu_2594_p5 = {{res_V_1_fu_2575_p1[32'd31 : 32'd31]}, {exp_V_2_fu_2588_p2}, {res_V_1_fu_2575_p1[32'd22 : 32'd0]}};
assign p_Val2_11_fu_869_p2 = ($signed(grp_fu_859_p2) + $signed(tmp_62_cast_reg_2832));
assign p_Val2_13_fu_652_p2 = (p_Val2_2_reg_2771 + tmp_9_fu_649_p1);
assign p_Val2_14_fu_660_p2 = (p_Val2_6_reg_2781 + tmp_8_fu_657_p1);
assign p_Val2_161_cast_fu_2353_p1 = p_Val2_28_reg_3602;
assign p_Val2_17_fu_1425_p3 = ((tmp_124_reg_3144[0:0]===1'b1)? man_V_1_fu_1419_p2: p_Result_9_fu_1415_p1);
assign p_Val2_1_fu_582_p2 = ($signed(ap_const_lv33_1FFFF8000) + $signed(tmp_31_cast_fu_578_p1));
assign p_Val2_20_fu_2057_p3 = ((tmp_57_reg_3400[0:0]===1'b1)? tmp_60_reg_3410: p_8_cast_reg_3415);
assign p_Val2_221_cast_fu_2387_p1 = p_Val2_33_reg_3628;
assign p_Val2_231_cast_cast_fu_2520_p1 = p_Val2_34_reg_3772;
assign p_Val2_23_fu_2069_p2 = ($signed(tmp_139_cast_fu_2066_p1) + $signed(p_Val2_77_cast_fu_2062_p1));
assign p_Val2_25_fu_1505_p3 = ((tmp_129_reg_3166[0:0]===1'b1)? man_V_5_fu_1499_p2: p_Result_1_fu_1495_p1);
assign p_Val2_26_cast_fu_2421_p1 = p_Val2_26_reg_3654;
assign p_Val2_26_fu_2252_p2 = ($signed(tmp_215_cast_cast_fu_2249_p1) + $signed(p_Val2_92_cast_fu_2245_p1));
assign p_Val2_271_cast_cast_fu_2523_p1 = p_Val2_37_reg_3777;
assign p_Val2_27_fu_2118_p3 = ((tmp_73_reg_3441[0:0]===1'b1)? tmp_76_reg_3451: p_9_cast_reg_3456);
assign p_Val2_28_fu_2130_p2 = ($signed(tmp_163_cast_fu_2127_p1) + $signed(p_Val2_82_cast_fu_2123_p1));
assign p_Val2_30_fu_2514_p2 = ($signed(tmp_165_cast_fu_2511_p1) + $signed(tmp_164_cast_fu_2508_p1));
assign p_Val2_31_fu_1585_p3 = ((tmp_134_reg_3188[0:0]===1'b1)? man_V_9_fu_1579_p2: p_Result_3_fu_1575_p1);
assign p_Val2_32_fu_2179_p3 = ((tmp_89_reg_3482[0:0]===1'b1)? tmp_92_reg_3492: p_10_cast_reg_3497);
assign p_Val2_33_fu_2191_p2 = ($signed(tmp_189_cast_fu_2188_p1) + $signed(p_Val2_87_cast_fu_2184_p1));
assign p_Val2_35_fu_1665_p3 = ((tmp_139_reg_3210[0:0]===1'b1)? man_V_s_fu_1659_p2: p_Result_6_fu_1655_p1);
assign p_Val2_36_fu_2240_p3 = ((tmp_107_reg_3523[0:0]===1'b1)? tmp_142_reg_3533: p_11_cast_cast_reg_3538);
assign p_Val2_38_fu_2538_p2 = ($signed(tmp_190_cast_fu_2532_p1) + $signed(tmp6_cast_fu_2535_p1));
assign p_Val2_5_fu_619_p2 = ($signed(ap_const_lv33_1FFFF8000) + $signed(tmp_37_cast_fu_615_p1));
assign p_Val2_77_cast_fu_2062_p1 = $signed(p_Val2_20_fu_2057_p3);
assign p_Val2_78_cast_fu_2319_p1 = p_Val2_23_reg_3576;
assign p_Val2_7_fu_864_p2 = ($signed(grp_fu_850_p2) + $signed(tmp_60_cast_reg_2827));
assign p_Val2_82_cast_fu_2123_p1 = $signed(p_Val2_27_fu_2118_p3);
assign p_Val2_87_cast_fu_2184_p1 = $signed(p_Val2_32_fu_2179_p3);
assign p_Val2_92_cast_fu_2245_p1 = $signed(p_Val2_36_fu_2240_p3);
assign p_dst_data_stream_V_din = tmp_145_reg_3818;
assign p_lshr1_fu_524_p4 = {{p_neg1_fu_519_p2[ap_const_lv32_1F : ap_const_lv32_1]}};
assign p_lshr_fu_549_p4 = {{p_neg_fu_544_p2[ap_const_lv32_1F : ap_const_lv32_1]}};
assign p_neg1_fu_519_p2 = ($signed(ap_const_lv32_0) - $signed(row_rate_V_reg_2725));
assign p_neg_fu_544_p2 = ($signed(ap_const_lv32_0) - $signed(col_rate_V_reg_2733));
assign p_neg_t1_fu_538_p2 = (ap_const_lv32_0 - tmp_11_fu_534_p1);
assign p_neg_t_fu_563_p2 = (ap_const_lv32_0 - tmp_36_fu_559_p1);
assign p_u_V_fu_2299_p3 = ((ap_reg_ppstg_tmp_40_reg_3011_pp0_it47[0:0]===1'b1)? ap_const_lv20_0: u_V_reg_3559);
assign pre_fx_1_fu_1028_p3 = ((tmp_40_fu_1024_p2[0:0]===1'b1)? tmp_41_cast_reg_2791: sx_2_reg_2977);
assign pre_fx_2_fu_1083_p3 = ((ap_reg_ppstg_tmp_43_reg_2901_pp0_it39[0:0]===1'b1)? ap_const_lv16_FFF6: pre_fx_fu_188);
assign pre_fx_2_sx_fu_1119_p3 = ((ap_reg_ppstg_tmp_43_reg_2901_pp0_it39[0:0]===1'b1)? ap_const_lv16_FFF6: pre_fx_1_reg_3016);
assign pre_fx_5_fu_1125_p3 = ((tmp_17_reg_2820[0:0]===1'b1)? pre_fx_2_fu_1083_p3: pre_fx_2_sx_fu_1119_p3);
assign pre_fy_1_sy_fu_1063_p3 = ((tmp_19_reg_2856[0:0]===1'b1)? pre_fy_fu_192: sy_4_reg_3029);
assign pre_fy_5_fu_1076_p3 = ((ap_reg_ppstg_tmp_43_reg_2901_pp0_it39[0:0]===1'b1)? sel_tmp6_fu_1069_p3: pre_fy_fu_192);
assign qb_1_fu_1849_p3 = ((tmp_79_fu_1844_p2[0:0]===1'b1)? ap_reg_ppstg_tmp_129_reg_3166_pp0_it45: tmp_132_reg_3306);
assign qb_2_fu_1921_p3 = ((tmp_95_fu_1916_p2[0:0]===1'b1)? ap_reg_ppstg_tmp_134_reg_3188_pp0_it45: tmp_137_reg_3348);
assign qb_3_fu_1997_p3 = ((tmp_113_fu_1992_p2[0:0]===1'b1)? ap_reg_ppstg_tmp_139_reg_3210_pp0_it45: tmp_143_reg_3390);
assign qb_fu_1777_p3 = ((tmp_63_fu_1772_p2[0:0]===1'b1)? ap_reg_ppstg_tmp_124_reg_3144_pp0_it45: tmp_127_reg_3264);
assign r_V_6_fu_978_p2 = ($signed(tmp_30_fu_964_p1) - $signed(tmp_67_cast_fu_974_p1));
assign r_V_7_fu_1008_p2 = ($signed(tmp_35_fu_994_p1) - $signed(tmp_73_cast_fu_1004_p1));
assign res_V_1_fu_2575_p1 = dp_1_reg_3813;
assign ret_V_1_fu_923_p2 = (ap_const_lv16_1 + ret_V_reg_2943);
assign ret_V_3_fu_946_p2 = (ap_const_lv16_1 + ret_V_2_reg_2960);
assign row_rate_V_fu_475_p1 = grp_fu_418_p2[31:0];
assign row_rd_5_fu_1170_p3 = ((ap_reg_ppstg_tmp_43_reg_2901_pp0_it40[0:0]===1'b1)? sel_tmp_reg_3044: row_rd_fu_184);
assign row_wr_1_fu_1054_p2 = (sy_4_reg_3029 == tmp_45_cast_reg_2851? 1'b1: 1'b0);
assign row_wr_2_fu_764_p2 = (p_Val2_9_reg_307 != ap_const_lv13_0? 1'b1: 1'b0);
assign row_wr_3_fu_1176_p3 = ((ap_reg_ppstg_tmp_43_reg_2901_pp0_it40[0:0]===1'b1)? row_wr_4_reg_3049: row_wr_fu_180);
assign row_wr_4_fu_1100_p3 = ((sel_tmp5_reg_3037[0:0]===1'b1)? row_wr_1_fu_1054_p2: row_wr_2_reg_2862);
assign scols_cast_fu_646_p1 = p_src_cols_V_read;
assign sel_tmp10_fu_1860_p2 = (tmp_71_reg_3300 & sel_tmp1_fu_1855_p2);
assign sel_tmp11_fu_2136_p2 = (sel_tmp50_demorgan_reg_3471 ^ ap_const_lv1_1);
assign sel_tmp12_fu_2141_p2 = (ap_reg_ppstg_tmp_68_reg_3282_pp0_it46 & sel_tmp11_fu_2136_p2);
assign sel_tmp13_fu_2150_p2 = (sel_tmp57_demorgan_fu_2146_p2 ^ ap_const_lv1_1);
assign sel_tmp14_fu_2156_p2 = (icmp1_reg_3446 & sel_tmp13_fu_2150_p2);
assign sel_tmp15_fu_1927_p2 = (tmp_83_reg_3318 ^ ap_const_lv1_1);
assign sel_tmp16_fu_1932_p2 = (tmp_87_reg_3342 & sel_tmp15_fu_1927_p2);
assign sel_tmp17_fu_2197_p2 = (sel_tmp68_demorgan_reg_3512 ^ ap_const_lv1_1);
assign sel_tmp18_fu_2202_p2 = (ap_reg_ppstg_tmp_84_reg_3324_pp0_it46 & sel_tmp17_fu_2197_p2);
assign sel_tmp19_fu_2211_p2 = (sel_tmp75_demorgan_fu_2207_p2 ^ ap_const_lv1_1);
assign sel_tmp1_fu_1855_p2 = (tmp_67_reg_3276 ^ ap_const_lv1_1);
assign sel_tmp20_fu_2217_p2 = (icmp2_reg_3487 & sel_tmp19_fu_2211_p2);
assign sel_tmp21_fu_2003_p2 = (tmp_101_reg_3360 ^ ap_const_lv1_1);
assign sel_tmp22_fu_2008_p2 = (tmp_105_reg_3384 & sel_tmp21_fu_2003_p2);
assign sel_tmp23_fu_2258_p2 = (sel_tmp86_demorgan_reg_3553 ^ ap_const_lv1_1);
assign sel_tmp24_fu_2263_p2 = (ap_reg_ppstg_tmp_102_reg_3366_pp0_it46 & sel_tmp23_fu_2258_p2);
assign sel_tmp25_fu_2272_p2 = (sel_tmp93_demorgan_fu_2268_p2 ^ ap_const_lv1_1);
assign sel_tmp26_fu_2278_p2 = (icmp3_reg_3528 & sel_tmp25_fu_2272_p2);
assign sel_tmp2_fu_1783_p2 = (tmp_51_reg_3234 ^ ap_const_lv1_1);
assign sel_tmp32_demorgan_fu_1793_p2 = (tmp_51_reg_3234 | tmp_55_reg_3258);
assign sel_tmp39_demorgan_fu_2085_p2 = (sel_tmp32_demorgan_reg_3430 | ap_reg_ppstg_tmp_52_reg_3240_pp0_it46);
assign sel_tmp3_fu_1788_p2 = (tmp_55_reg_3258 & sel_tmp2_fu_1783_p2);
assign sel_tmp4_fu_2075_p2 = (sel_tmp32_demorgan_reg_3430 ^ ap_const_lv1_1);
assign sel_tmp50_demorgan_fu_1865_p2 = (tmp_67_reg_3276 | tmp_71_reg_3300);
assign sel_tmp57_demorgan_fu_2146_p2 = (sel_tmp50_demorgan_reg_3471 | ap_reg_ppstg_tmp_68_reg_3282_pp0_it46);
assign sel_tmp5_fu_1044_p2 = (ap_reg_ppstg_tmp_43_reg_2901_pp0_it38 & tmp_16_reg_2815);
assign sel_tmp68_demorgan_fu_1937_p2 = (tmp_83_reg_3318 | tmp_87_reg_3342);
assign sel_tmp6_fu_1069_p3 = ((sel_tmp5_reg_3037[0:0]===1'b1)? pre_fy_fu_192: pre_fy_1_sy_fu_1063_p3);
assign sel_tmp75_demorgan_fu_2207_p2 = (sel_tmp68_demorgan_reg_3512 | ap_reg_ppstg_tmp_84_reg_3324_pp0_it46);
assign sel_tmp7_fu_2080_p2 = (ap_reg_ppstg_tmp_52_reg_3240_pp0_it46 & sel_tmp4_fu_2075_p2);
assign sel_tmp86_demorgan_fu_2013_p2 = (tmp_101_reg_3360 | tmp_105_reg_3384);
assign sel_tmp8_fu_2089_p2 = (sel_tmp39_demorgan_fu_2085_p2 ^ ap_const_lv1_1);
assign sel_tmp93_demorgan_fu_2268_p2 = (sel_tmp86_demorgan_reg_3553 | ap_reg_ppstg_tmp_102_reg_3366_pp0_it46);
assign sel_tmp9_fu_2095_p2 = (icmp_reg_3405 & sel_tmp8_fu_2089_p2);
assign sel_tmp_fu_1095_p2 = (tmp4_fu_1090_p2 | tmp_19_reg_2856);
assign sh_amt_1_cast_fu_1802_p1 = $signed(sh_amt_1_fu_1797_p3);
assign sh_amt_1_fu_1797_p3 = ((tmp_68_reg_3282[0:0]===1'b1)? tmp_69_reg_3289: tmp_70_reg_3295);
assign sh_amt_2_cast_fu_1874_p1 = $signed(sh_amt_2_fu_1869_p3);
assign sh_amt_2_fu_1869_p3 = ((tmp_84_reg_3324[0:0]===1'b1)? tmp_85_reg_3331: tmp_86_reg_3337);
assign sh_amt_3_cast_fu_1946_p1 = $signed(sh_amt_3_fu_1941_p3);
assign sh_amt_3_fu_1941_p3 = ((tmp_102_reg_3366[0:0]===1'b1)? tmp_103_reg_3373: tmp_104_reg_3379);
assign sh_amt_cast_fu_1730_p1 = $signed(sh_amt_fu_1725_p3);
assign sh_amt_fu_1725_p3 = ((tmp_52_reg_3240[0:0]===1'b1)? tmp_53_reg_3247: tmp_54_reg_3253);
assign srows_cast_fu_643_p1 = p_src_rows_V_read;
assign sx_2_fu_935_p3 = ((tmp_108_reg_2950[0:0]===1'b1)? p_6_fu_928_p3: ret_V_reg_2943);
assign sx_fu_665_p2 = ($signed(ap_const_lv13_1FFF) + $signed(scols_cast_fu_646_p1));
assign sy_3_fu_958_p3 = ((tmp_117_reg_2967[0:0]===1'b1)? p_7_fu_951_p3: ret_V_2_reg_2960);
assign sy_4_fu_1038_p3 = ((tmp_42_fu_1034_p2[0:0]===1'b1)? tmp_42_cast_reg_2798: sy_3_reg_2984);
assign sy_fu_675_p2 = ($signed(ap_const_lv13_1FFF) + $signed(srows_cast_fu_643_p1));
assign tmp4_fu_1090_p2 = (not_1_fu_1058_p2 | sel_tmp5_reg_3037);
assign tmp5_fu_1132_p2 = (not_s_fu_1114_p2 | tmp_17_reg_2820);
assign tmp6_cast_fu_2535_p1 = tmp6_reg_3787;
assign tmp6_fu_2526_p2 = ($signed(p_Val2_271_cast_cast_fu_2523_p1) + $signed(p_Val2_231_cast_cast_fu_2520_p1));
assign tmp_100_fu_824_p1 = grp_fu_809_p2[12:0];
assign tmp_101_fu_1672_p2 = (tmp_138_reg_3205 == ap_const_lv63_0? 1'b1: 1'b0);
assign tmp_102_fu_1683_p2 = ($signed(F2_3_fu_1677_p2) > $signed(12'b100000)? 1'b1: 1'b0);
assign tmp_103_fu_1689_p2 = ($signed(ap_const_lv12_FE0) + $signed(F2_3_fu_1677_p2));
assign tmp_104_fu_1695_p2 = (ap_const_lv12_20 - F2_3_fu_1677_p2);
assign tmp_105_fu_1701_p2 = (F2_3_fu_1677_p2 == ap_const_lv12_20? 1'b1: 1'b0);
assign tmp_106_fu_2228_p1 = $signed(ap_reg_ppstg_p_Val2_35_reg_3353_pp0_it46);
assign tmp_107_fu_1950_p2 = (sh_amt_3_fu_1941_p3 < ap_const_lv12_36? 1'b1: 1'b0);
assign tmp_109_fu_1972_p1 = $unsigned(sh_amt_3_cast_fu_1946_p1);
assign tmp_10_fu_685_p1 = p_dst_cols_V_read;
assign tmp_110_fu_1976_p2 = $signed(p_Val2_35_reg_3353) >>> tmp_109_fu_1972_p1;
assign tmp_111_fu_2231_p1 = $unsigned(sh_amt_3_cast_reg_3518);
assign tmp_112_fu_2234_p2 = tmp_106_fu_2228_p1 << tmp_111_fu_2231_p1;
assign tmp_113_fu_1992_p2 = ($signed(tmp_103_reg_3373) > $signed(12'b110110)? 1'b1: 1'b0);
assign tmp_114_fu_1707_p2 = ($signed(ap_const_lv12_FDF) + $signed(F2_3_fu_1677_p2));
assign tmp_115_fu_2562_p1 = tmp_144_reg_3797;
assign tmp_116_fu_892_p1 = p_Val2_11_fu_869_p2[15:0];
assign tmp_118_fu_914_p1 = p_Val2_7_fu_864_p2[15:0];
assign tmp_119_fu_990_p1 = r_V_6_fu_978_p2[17:0];
assign tmp_11_fu_534_p1 = p_lshr1_fu_524_p4;
assign tmp_120_fu_1020_p1 = r_V_7_fu_1008_p2[17:0];
assign tmp_123_fu_1289_p1 = ireg_V_fu_1285_p1[62:0];
assign tmp_125_fu_1311_p1 = ireg_V_fu_1285_p1[51:0];
assign tmp_126_fu_1740_p4 = {{sh_amt_fu_1725_p3[ap_const_lv32_B : ap_const_lv32_6]}};
assign tmp_127_fu_1477_p3 = p_Val2_17_fu_1425_p3[tmp_135_cast_fu_1473_p1];
assign tmp_128_fu_1319_p1 = ireg_V_1_fu_1315_p1[62:0];
assign tmp_12_fu_688_p2 = (ap_const_lv13_1 + tmp_10_fu_685_p1);
assign tmp_130_fu_1341_p1 = ireg_V_1_fu_1315_p1[51:0];
assign tmp_131_fu_1812_p4 = {{sh_amt_1_fu_1797_p3[ap_const_lv32_B : ap_const_lv32_6]}};
assign tmp_132_fu_1557_p3 = p_Val2_25_fu_1505_p3[tmp_159_cast_fu_1553_p1];
assign tmp_133_fu_1349_p1 = ireg_V_2_fu_1345_p1[62:0];
assign tmp_135_cast_fu_1473_p1 = tmp_64_fu_1467_p2;
assign tmp_135_fu_1371_p1 = ireg_V_2_fu_1345_p1[51:0];
assign tmp_136_fu_1884_p4 = {{sh_amt_2_fu_1869_p3[ap_const_lv32_B : ap_const_lv32_6]}};
assign tmp_137_fu_1637_p3 = p_Val2_31_fu_1585_p3[tmp_185_cast_fu_1633_p1];
assign tmp_138_fu_1379_p1 = ireg_V_3_fu_1375_p1[62:0];
assign tmp_139_cast_fu_2066_p1 = qb_reg_3420;
assign tmp_13_fu_694_p1 = p_dst_rows_V_read;
assign tmp_140_fu_1401_p1 = ireg_V_3_fu_1375_p1[51:0];
assign tmp_141_fu_1956_p4 = {{sh_amt_3_fu_1941_p3[ap_const_lv32_B : ap_const_lv32_6]}};
assign tmp_142_fu_1981_p1 = tmp_110_fu_1976_p2[52:0];
assign tmp_143_fu_1717_p3 = p_Val2_35_fu_1665_p3[tmp_211_cast_fu_1713_p1];
assign tmp_145_fu_2610_p3 = ((ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it73[0:0]===1'b1)? ap_const_lv32_0: dp_fu_2606_p1);
assign tmp_14_fu_569_p1 = p_lshr_f1_reg_2746;
assign tmp_159_cast_fu_1553_p1 = tmp_80_fu_1547_p2;
assign tmp_15_fu_697_p2 = (ap_const_lv13_1 + tmp_13_fu_694_p1);
assign tmp_163_cast_fu_2127_p1 = qb_1_reg_3461;
assign tmp_164_cast_fu_2508_p1 = p_Val2_24_reg_3762;
assign tmp_165_cast_fu_2511_p1 = p_Val2_29_reg_3767;
assign tmp_16_fu_703_p2 = ($signed(row_rate_V_reg_2725) > $signed(32'b10000000000000000)? 1'b1: 1'b0);
assign tmp_17_fu_708_p2 = ($signed(col_rate_V_reg_2733) > $signed(32'b10000000000000000)? 1'b1: 1'b0);
assign tmp_185_cast_fu_1633_p1 = tmp_96_fu_1627_p2;
assign tmp_189_cast_fu_2188_p1 = qb_2_reg_3502;
assign tmp_18_fu_748_p2 = ($signed(p_Val2_9_reg_307) + $signed(ap_const_lv13_1FFF));
assign tmp_190_cast_fu_2532_p1 = p_Val2_30_reg_3782;
assign tmp_19_fu_758_p2 = (p_Val2_9_reg_307 == ap_const_lv13_0? 1'b1: 1'b0);
assign tmp_1_fu_609_p3 = ((tmp_58_reg_2751[0:0]===1'b1)? p_neg_t_reg_2766: tmp_41_fu_606_p1);
assign tmp_211_cast_fu_1713_p1 = tmp_114_fu_1707_p2;
assign tmp_215_cast_cast_fu_2249_p1 = qb_3_reg_3543;
assign tmp_21_fu_713_p3 = {{p_Val2_13_fu_652_p2}, {ap_const_lv6_0}};
assign tmp_22_fu_770_p3 = {{p_Val2_9_reg_307}, {ap_const_lv16_0}};
assign tmp_24_fu_725_p3 = {{p_Val2_14_fu_660_p2}, {ap_const_lv6_0}};
assign tmp_25_fu_797_p3 = {{p_Val2_12_phi_fu_322_p4}, {ap_const_lv16_0}};
assign tmp_27_fu_818_p2 = ($signed(ap_reg_ppstg_p_Val2_12_reg_318_pp0_it31) + $signed(ap_const_lv13_1FFF));
assign tmp_28_fu_918_p2 = (tmp_116_reg_2955 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_29_fu_941_p2 = (tmp_118_reg_2972 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_30_fu_964_p1 = ap_reg_ppstg_p_Val2_11_reg_2938_pp0_it38;
assign tmp_31_cast_fu_578_p1 = $signed(tmp_7_fu_572_p3);
assign tmp_31_fu_967_p3 = {{sx_2_reg_2977}, {ap_const_lv16_0}};
assign tmp_32_fu_984_p2 = ($signed(r_V_6_fu_978_p2) > $signed(33'b000000000000000000000000000000000)? 1'b1: 1'b0);
assign tmp_33_fu_2017_p3 = {{ap_reg_ppstg_tmp_119_reg_2996_pp0_it46}, {ap_const_lv2_0}};
assign tmp_35_fu_994_p1 = ap_reg_ppstg_p_Val2_7_reg_2933_pp0_it38;
assign tmp_36_fu_559_p1 = p_lshr_fu_549_p4;
assign tmp_37_cast_fu_615_p1 = $signed(tmp_1_fu_609_p3);
assign tmp_37_fu_997_p3 = {{sy_3_reg_2984}, {ap_const_lv16_0}};
assign tmp_38_fu_1014_p2 = ($signed(r_V_7_fu_1008_p2) > $signed(33'b000000000000000000000000000000000)? 1'b1: 1'b0);
assign tmp_39_fu_2031_p3 = {{ap_reg_ppstg_tmp_120_reg_3006_pp0_it46}, {ap_const_lv2_0}};
assign tmp_40_fu_1024_p2 = ($signed(sx_2_reg_2977) > $signed(tmp_41_cast_reg_2791)? 1'b1: 1'b0);
assign tmp_41_cast_fu_671_p1 = $signed(sx_fu_665_p2);
assign tmp_41_fu_606_p1 = p_lshr_f_reg_2756;
assign tmp_42_cast_fu_681_p1 = $signed(sy_fu_675_p2);
assign tmp_42_fu_1034_p2 = ($signed(sy_3_reg_2984) > $signed(tmp_42_cast_reg_2798)? 1'b1: 1'b0);
assign tmp_43_fu_828_p2 = (ap_reg_ppstg_p_Val2_12_reg_318_pp0_it31 == ap_const_lv13_0? 1'b1: 1'b0);
assign tmp_44_fu_834_p2 = ($signed(ap_const_lv13_1FFF) + $signed(ap_reg_ppstg_p_Val2_12_reg_318_pp0_it31));
assign tmp_45_cast_fu_754_p1 = $signed(tmp_18_fu_748_p2);
assign tmp_45_fu_1186_p1 = $signed(x_1_fu_1162_p3);
assign tmp_46_fu_1193_p2 = ($signed(ap_reg_ppstg_sy_4_reg_3029_pp0_it40) < $signed(tmp_42_cast_reg_2798)? 1'b1: 1'b0);
assign tmp_47_fu_1197_p2 = ($signed(ap_reg_ppstg_pre_fx_1_reg_3016_pp0_it40) < $signed(tmp_41_cast_reg_2791)? 1'b1: 1'b0);
assign tmp_48_fu_1405_p1 = p_Result_5_reg_3151;
assign tmp_49_fu_1408_p3 = {{ap_const_lv1_1}, {tmp_125_reg_3156}};
assign tmp_4_fu_424_p3 = {{p_dst_cols_V_read}, {ap_const_lv16_0}};
assign tmp_51_cast_fu_778_p1 = tmp_22_fu_770_p3;
assign tmp_51_fu_1432_p2 = (tmp_123_reg_3139 == ap_const_lv63_0? 1'b1: 1'b0);
assign tmp_52_fu_1443_p2 = ($signed(F2_fu_1437_p2) > $signed(12'b100000)? 1'b1: 1'b0);
assign tmp_53_fu_1449_p2 = ($signed(ap_const_lv12_FE0) + $signed(F2_fu_1437_p2));
assign tmp_54_fu_1455_p2 = (ap_const_lv12_20 - F2_fu_1437_p2);
assign tmp_55_fu_1461_p2 = (F2_fu_1437_p2 == ap_const_lv12_20? 1'b1: 1'b0);
assign tmp_56_fu_2045_p1 = $signed(ap_reg_ppstg_p_Val2_17_reg_3227_pp0_it46);
assign tmp_57_fu_1734_p2 = (sh_amt_fu_1725_p3 < ap_const_lv12_36? 1'b1: 1'b0);
assign tmp_59_fu_1756_p1 = $unsigned(sh_amt_cast_fu_1730_p1);
assign tmp_60_cast_fu_721_p1 = $signed(tmp_21_fu_713_p3);
assign tmp_60_fu_1760_p2 = $signed(p_Val2_17_reg_3227) >>> tmp_59_fu_1756_p1;
assign tmp_61_fu_2048_p1 = $unsigned(sh_amt_cast_reg_3395);
assign tmp_62_cast_fu_733_p1 = $signed(tmp_24_fu_725_p3);
assign tmp_62_fu_2051_p2 = tmp_56_fu_2045_p1 << tmp_61_fu_2048_p1;
assign tmp_63_fu_1772_p2 = ($signed(tmp_53_reg_3247) > $signed(12'b110110)? 1'b1: 1'b0);
assign tmp_64_fu_1467_p2 = ($signed(ap_const_lv12_FDF) + $signed(F2_fu_1437_p2));
assign tmp_65_fu_1485_p1 = p_Result_s_reg_3173;
assign tmp_66_fu_1488_p3 = {{ap_const_lv1_1}, {tmp_130_reg_3178}};
assign tmp_67_cast_fu_974_p1 = $signed(tmp_31_fu_967_p3);
assign tmp_67_fu_1512_p2 = (tmp_128_reg_3161 == ap_const_lv63_0? 1'b1: 1'b0);
assign tmp_68_fu_1523_p2 = ($signed(F2_1_fu_1517_p2) > $signed(12'b100000)? 1'b1: 1'b0);
assign tmp_69_fu_1529_p2 = ($signed(ap_const_lv12_FE0) + $signed(F2_1_fu_1517_p2));
assign tmp_70_fu_1535_p2 = (ap_const_lv12_20 - F2_1_fu_1517_p2);
assign tmp_71_fu_1541_p2 = (F2_1_fu_1517_p2 == ap_const_lv12_20? 1'b1: 1'b0);
assign tmp_72_fu_2106_p1 = $signed(ap_reg_ppstg_p_Val2_25_reg_3269_pp0_it46);
assign tmp_73_cast_fu_1004_p1 = $signed(tmp_37_fu_997_p3);
assign tmp_73_fu_1806_p2 = (sh_amt_1_fu_1797_p3 < ap_const_lv12_36? 1'b1: 1'b0);
assign tmp_75_fu_1828_p1 = $unsigned(sh_amt_1_cast_fu_1802_p1);
assign tmp_76_fu_1832_p2 = $signed(p_Val2_25_reg_3269) >>> tmp_75_fu_1828_p1;
assign tmp_77_fu_2109_p1 = $unsigned(sh_amt_1_cast_reg_3436);
assign tmp_78_fu_2112_p2 = tmp_72_fu_2106_p1 << tmp_77_fu_2109_p1;
assign tmp_79_fu_1844_p2 = ($signed(tmp_69_reg_3289) > $signed(12'b110110)? 1'b1: 1'b0);
assign tmp_7_fu_572_p3 = ((tmp_reg_2741[0:0]===1'b1)? p_neg_t1_reg_2761: tmp_14_fu_569_p1);
assign tmp_80_fu_1547_p2 = ($signed(ap_const_lv12_FDF) + $signed(F2_1_fu_1517_p2));
assign tmp_81_fu_1565_p1 = p_Result_2_reg_3195;
assign tmp_82_fu_1568_p3 = {{ap_const_lv1_1}, {tmp_135_reg_3200}};
assign tmp_83_fu_1592_p2 = (tmp_133_reg_3183 == ap_const_lv63_0? 1'b1: 1'b0);
assign tmp_84_cast_fu_1106_p1 = $signed(ap_reg_ppstg_tmp_44_reg_2913_pp0_it39);
assign tmp_84_fu_1603_p2 = ($signed(F2_2_fu_1597_p2) > $signed(12'b100000)? 1'b1: 1'b0);
assign tmp_85_fu_1609_p2 = ($signed(ap_const_lv12_FE0) + $signed(F2_2_fu_1597_p2));
assign tmp_86_fu_1615_p2 = (ap_const_lv12_20 - F2_2_fu_1597_p2);
assign tmp_87_fu_1621_p2 = (F2_2_fu_1597_p2 == ap_const_lv12_20? 1'b1: 1'b0);
assign tmp_88_fu_2167_p1 = $signed(ap_reg_ppstg_p_Val2_31_reg_3311_pp0_it46);
assign tmp_89_fu_1878_p2 = (sh_amt_2_fu_1869_p3 < ap_const_lv12_36? 1'b1: 1'b0);
assign tmp_8_fu_657_p1 = tmp_74_reg_2786;
assign tmp_90_fu_814_p1 = grp_fu_793_p2[12:0];
assign tmp_91_fu_1900_p1 = $unsigned(sh_amt_2_cast_fu_1874_p1);
assign tmp_92_fu_1904_p2 = $signed(p_Val2_31_reg_3311) >>> tmp_91_fu_1900_p1;
assign tmp_93_fu_2170_p1 = $unsigned(sh_amt_2_cast_reg_3477);
assign tmp_94_fu_2173_p2 = tmp_88_fu_2167_p1 << tmp_93_fu_2170_p1;
assign tmp_95_fu_1916_p2 = ($signed(tmp_85_reg_3331) > $signed(12'b110110)? 1'b1: 1'b0);
assign tmp_96_fu_1627_p2 = ($signed(ap_const_lv12_FDF) + $signed(F2_2_fu_1597_p2));
assign tmp_97_fu_1648_p3 = {{ap_const_lv1_1}, {tmp_140_reg_3222}};
assign tmp_99_fu_1645_p1 = p_Result_4_reg_3217;
assign tmp_9_fu_649_p1 = tmp_50_reg_2776;
assign tmp_i_i_fu_2570_p2 = (p_0_reg_3802 == ap_const_lv64_0? 1'b1: 1'b0);
assign tmp_s_fu_398_p3 = {{p_dst_rows_V_read}, {ap_const_lv16_0}};
assign u1_V_fu_2289_p2 = (ap_const_lv20_40000 - u_V_reg_3559);
assign u_V_fu_2024_p3 = ((ap_reg_ppstg_tmp_32_reg_2991_pp0_it46[0:0]===1'b1)? tmp_33_fu_2017_p3: ap_const_lv20_0);
assign v1_V_fu_2294_p2 = (ap_const_lv20_40000 - v_V_2_reg_3565);
assign v_V_2_fu_2038_p3 = ((ap_reg_ppstg_tmp_38_reg_3001_pp0_it46[0:0]===1'b1)? tmp_39_fu_2031_p3: ap_const_lv20_0);
assign v_V_fu_2305_p3 = ((ap_reg_ppstg_tmp_42_reg_3024_pp0_it47[0:0]===1'b1)? ap_const_lv20_0: v_V_2_reg_3565);
assign x_1_fu_1162_p3 = ((ap_reg_ppstg_tmp_43_reg_2901_pp0_it40[0:0]===1'b1)? ap_const_lv16_0: x_fu_196);
assign x_2_fu_1207_p2 = (x_1_fu_1162_p3 + ap_const_lv16_1);
always @ (posedge ap_clk)
begin
    tmp_60_cast_reg_2827[5:0] <= 6'b000000;
    tmp_62_cast_reg_2832[5:0] <= 6'b000000;
    tmp_51_cast_reg_2867[15:0] <= 16'b0000000000000000;
    tmp_51_cast_reg_2867[31:29] <= 3'b000;
    u_V_reg_3559[1:0] <= 2'b00;
    v_V_2_reg_3565[1:0] <= 2'b00;
    v1_V_reg_3675[1:0] <= 2'b00;
    ap_reg_ppstg_v1_V_reg_3675_pp0_it49[1:0] <= 2'b00;
    ap_reg_ppstg_v1_V_reg_3675_pp0_it50[1:0] <= 2'b00;
    ap_reg_ppstg_v1_V_reg_3675_pp0_it51[1:0] <= 2'b00;
    ap_reg_ppstg_v1_V_reg_3675_pp0_it52[1:0] <= 2'b00;
    ap_reg_ppstg_v1_V_reg_3675_pp0_it53[1:0] <= 2'b00;
    p_u_V_reg_3680[1:0] <= 2'b00;
    ap_reg_ppstg_p_u_V_reg_3680_pp0_it49[1:0] <= 2'b00;
    ap_reg_ppstg_p_u_V_reg_3680_pp0_it50[1:0] <= 2'b00;
    ap_reg_ppstg_p_u_V_reg_3680_pp0_it51[1:0] <= 2'b00;
    ap_reg_ppstg_p_u_V_reg_3680_pp0_it52[1:0] <= 2'b00;
    ap_reg_ppstg_p_u_V_reg_3680_pp0_it53[1:0] <= 2'b00;
    v_V_reg_3685[1:0] <= 2'b00;
    ap_reg_ppstg_v_V_reg_3685_pp0_it49[1:0] <= 2'b00;
    ap_reg_ppstg_v_V_reg_3685_pp0_it50[1:0] <= 2'b00;
    ap_reg_ppstg_v_V_reg_3685_pp0_it51[1:0] <= 2'b00;
    ap_reg_ppstg_v_V_reg_3685_pp0_it52[1:0] <= 2'b00;
    ap_reg_ppstg_v_V_reg_3685_pp0_it53[1:0] <= 2'b00;
end



endmodule //image_filter_Resize_Test

