--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Clock.twx Clock.ncd -o Clock.twr Clock.pcf -ucf Clock.ucf

Design file:              Clock.ncd
Physical constraint file: Clock.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk100MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DecEnt<0>   |    0.943(R)|    0.544(R)|Clk100MHz_BUFGP   |   0.000|
DecEnt<1>   |    1.294(R)|    0.159(R)|Clk100MHz_BUFGP   |   0.000|
DecEnt<2>   |    1.760(R)|    0.012(R)|Clk100MHz_BUFGP   |   0.000|
DecEnt<3>   |    1.679(R)|   -0.247(R)|Clk100MHz_BUFGP   |   0.000|
HorEn       |    2.473(R)|    0.471(R)|Clk100MHz_BUFGP   |   0.000|
MinEn       |    3.004(R)|    0.165(R)|Clk100MHz_BUFGP   |   0.000|
Rst         |    1.702(R)|    0.403(R)|Clk100MHz_BUFGP   |   0.000|
UniEnt<0>   |    1.472(R)|    0.218(R)|Clk100MHz_BUFGP   |   0.000|
UniEnt<1>   |    2.130(R)|   -0.220(R)|Clk100MHz_BUFGP   |   0.000|
UniEnt<2>   |    1.725(R)|    0.156(R)|Clk100MHz_BUFGP   |   0.000|
UniEnt<3>   |    1.242(R)|    0.279(R)|Clk100MHz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk100MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Disp<0>     |    8.029(R)|Clk100MHz_BUFGP   |   0.000|
Disp<1>     |    8.639(R)|Clk100MHz_BUFGP   |   0.000|
Disp<2>     |    8.892(R)|Clk100MHz_BUFGP   |   0.000|
Disp<3>     |    8.755(R)|Clk100MHz_BUFGP   |   0.000|
Seg<0>      |   10.844(R)|Clk100MHz_BUFGP   |   0.000|
Seg<1>      |   10.861(R)|Clk100MHz_BUFGP   |   0.000|
Seg<2>      |   11.120(R)|Clk100MHz_BUFGP   |   0.000|
Seg<3>      |   10.947(R)|Clk100MHz_BUFGP   |   0.000|
Seg<4>      |   11.344(R)|Clk100MHz_BUFGP   |   0.000|
Seg<5>      |   10.883(R)|Clk100MHz_BUFGP   |   0.000|
Seg<6>      |   11.048(R)|Clk100MHz_BUFGP   |   0.000|
SegOut<0>   |    7.321(R)|Clk100MHz_BUFGP   |   0.000|
SegOut<1>   |    8.546(R)|Clk100MHz_BUFGP   |   0.000|
SegOut<2>   |    8.068(R)|Clk100MHz_BUFGP   |   0.000|
SegOut<3>   |    7.822(R)|Clk100MHz_BUFGP   |   0.000|
SegOut<4>   |    7.551(R)|Clk100MHz_BUFGP   |   0.000|
SegOut<5>   |    7.994(R)|Clk100MHz_BUFGP   |   0.000|
SegOut<6>   |    7.710(R)|Clk100MHz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk100MHz      |    5.012|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 29 14:47:54 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 127 MB



