// Seed: 4005083767
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7
);
  logic id_8, id_9;
  assign id_8 = id_0;
  defparam id_10.id_11 = 1;
endmodule
