{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426949369892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426949369894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 21 22:49:29 2015 " "Processing started: Sat Mar 21 22:49:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426949369894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426949369894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsac -c fsac " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsac -c fsac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426949369895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426949370100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface/reg_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface/reg_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_interface " "Found entity 1: reg_interface" {  } { { "interface/reg_interface.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/interface/reg_interface.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426949370189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426949370189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface/crc8.v 1 1 " "Found 1 design units, including 1 entities, in source file interface/crc8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc8 " "Found entity 1: crc8" {  } { { "interface/crc8.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/interface/crc8.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426949370191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426949370191 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi_slave.v(123) " "Verilog HDL information at spi_slave.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "interface/spi_slave.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/interface/spi_slave.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1426949370192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file interface/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "interface/spi_slave.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/interface/spi_slave.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426949370192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426949370192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/fsac.v 1 1 " "Found 1 design units, including 1 entities, in source file top/fsac.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsac " "Found entity 1: fsac" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426949370194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426949370194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsac " "Elaborating entity \"fsac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426949370261 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "filter_switch fsac.v(20) " "Output port \"filter_switch\" at fsac.v(20) has no driver" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1426949370265 "|fsac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_interface " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_interface\"" {  } { { "top/fsac.v" "spi_interface" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426949370282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sck_fallingedge spi_slave.v(73) " "Verilog HDL or VHDL warning at spi_slave.v(73): object \"sck_fallingedge\" assigned a value but never read" {  } { { "interface/spi_slave.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/interface/spi_slave.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1426949370283 "|fsac|spi_slave:spi_interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_mosi_data spi_slave.v(77) " "Verilog HDL or VHDL warning at spi_slave.v(77): object \"spi_mosi_data\" assigned a value but never read" {  } { { "interface/spi_slave.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/interface/spi_slave.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1426949370283 "|fsac|spi_slave:spi_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc8 crc8:get_crc " "Elaborating entity \"crc8\" for hierarchy \"crc8:get_crc\"" {  } { { "top/fsac.v" "get_crc" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426949370294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_interface reg_interface:reg_if " "Elaborating entity \"reg_interface\" for hierarchy \"reg_interface:reg_if\"" {  } { { "top/fsac.v" "reg_if" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426949370295 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[0\] GND " "Pin \"filter_switch\[0\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[1\] GND " "Pin \"filter_switch\[1\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[2\] GND " "Pin \"filter_switch\[2\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[3\] GND " "Pin \"filter_switch\[3\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[4\] GND " "Pin \"filter_switch\[4\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[5\] GND " "Pin \"filter_switch\[5\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[6\] GND " "Pin \"filter_switch\[6\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "filter_switch\[7\] GND " "Pin \"filter_switch\[7\]\" is stuck at GND" {  } { { "top/fsac.v" "" { Text "/home/jun/prj/frequencySampleAndContrl/src/top/fsac.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426949370577 "|fsac|filter_switch[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1426949370577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426949370628 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426949370628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426949370628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426949370628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jun/prj/frequencySampleAndContrl/src/output_files/fsac.map.smsg " "Generated suppressed messages file /home/jun/prj/frequencySampleAndContrl/src/output_files/fsac.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1426949370722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426949370734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 21 22:49:30 2015 " "Processing ended: Sat Mar 21 22:49:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426949370734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426949370734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426949370734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426949370734 ""}
