SetActiveLib -work
comp -include "$dsn\src\half_adder.vhd" 
comp -include "$dsn\src\Full_Adder.vhd" 
comp -include "$dsn\src\TestBench\full_adder_TB.vhd" 
asim +access +r TESTBENCH_FOR_full_adder 
wave 
wave -noreg A
wave -noreg B
wave -noreg Cin
wave -noreg Sum
wave -noreg Cout
# The following lines can be used for timing simulation
# acom <backannotated_vhdl_file_name>
# comp -include "$dsn\src\TestBench\full_adder_TB_tim_cfg.vhd" 
# asim +access +r TIMING_FOR_full_adder 
