<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: VirtRegMap.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('VirtRegMap_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">VirtRegMap.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="VirtRegMap_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- llvm/CodeGen/VirtRegMap.h - Virtual Register Map -*- C++ -*--------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file implements a virtual register map. This maps virtual registers to</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// physical registers and virtual registers to stack slots. It is created and</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// updated by a register allocator and then used by a machine code rewriter that</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// adds spill code and rewrites virtual into physical register references.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_VIRTREGMAP_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_VIRTREGMAP_H</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IndexedMap_8h.html">llvm/ADT/IndexedMap.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <span class="keyword">class </span>MachineInstr;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keyword">class </span>MachineFunction;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keyword">class </span>MachineRegisterInfo;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keyword">class </span>TargetInstrInfo;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keyword">class </span>raw_ostream;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keyword">class </span>SlotIndexes;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html">   32</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="keyword">enum</span> {</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfaab877a74a89011039705db71e457e4dc">   35</a></span>&#160;      <a class="code" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfaab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a> = 0,</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfa120c86e3ef630a99345f58523740bfd3">   36</a></span>&#160;      <a class="code" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfa120c86e3ef630a99345f58523740bfd3">NO_STACK_SLOT</a> = (1L &lt;&lt; 30)-1,</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfa5186ebd0053c16934515310b2c8c654c">   37</a></span>&#160;      <a class="code" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfa5186ebd0053c16934515310b2c8c654c">MAX_STACK_SLOT</a> = (1L &lt;&lt; 18)-1</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    };</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *TII;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">    /// Virt2PhysMap - This is a virtual to physical register</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    /// mapping. Each virtual register is required to have an entry in</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">    /// it; even spilled virtual registers (the register mapped to a</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">    /// spilled register is the temporary used to load it from the</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">    /// stack).</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;unsigned, VirtReg2IndexFunctor&gt;</a> Virt2PhysMap;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">    /// Virt2StackSlotMap - This is virtual register to stack slot</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    /// mapping. Each spilled virtual register has an entry in it</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">    /// which corresponds to the stack slot this register is spilled</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    /// at.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;int, VirtReg2IndexFunctor&gt;</a> Virt2StackSlotMap;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    /// Virt2SplitMap - This is virtual register to splitted virtual register</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    /// mapping.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;unsigned, VirtReg2IndexFunctor&gt;</a> Virt2SplitMap;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    /// createSpillSlot - Allocate a spill slot for RC from MFI.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> createSpillSlot(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="classllvm_1_1VirtRegMap.html#a69fa879a33a59f14ca440c7ec9669a38">VirtRegMap</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>&amp;) <a class="code" href="Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordtype">void</span> operator=(const <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>&amp;) LLVM_DELETED_FUNCTION;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  public:</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a6f347eb523b0631728677e931fe11b11">   70</a></span>&#160;    static <span class="keywordtype">char</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a6f347eb523b0631728677e931fe11b11">ID</a>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a69fa879a33a59f14ca440c7ec9669a38">   71</a></span>&#160;    <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a>() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID), Virt2PhysMap(<a class="code" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfaab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a>),</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                   Virt2StackSlotMap(<a class="code" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfa120c86e3ef630a99345f58523740bfd3">NO_STACK_SLOT</a>), Virt2SplitMap(0) { }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VirtRegMap.html#ab836edd001008541f37f616c701d4a92">runOnMachineFunction</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a9c109f63fe44dbd8b61394a36b1f3cc2">   75</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a9c109f63fe44dbd8b61394a36b1f3cc2">getAnalysisUsage</a>(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const </span>{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af22b06a6a4f9df80454071685a0d6a02">setPreservesAll</a>();</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <a class="code" href="classllvm_1_1MachineFunctionPass.html#aa1eece37d175f86a6f4808c0c167f13b">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a18326c8c16e6690a02e8379e2aa8743f">   80</a></span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="classllvm_1_1VirtRegMap.html#a18326c8c16e6690a02e8379e2aa8743f">getMachineFunction</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      assert(MF &amp;&amp; <span class="stringliteral">&quot;getMachineFunction called before runOnMachineFunction&quot;</span>);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <span class="keywordflow">return</span> *MF;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    }</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a706fd7830a0d508e891fcc69aab81758">   85</a></span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1VirtRegMap.html#a706fd7830a0d508e891fcc69aab81758">getRegInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> *MRI; }</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a1a9e7ef7e2887e8126454ebedb9e3997">   86</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1VirtRegMap.html#a1a9e7ef7e2887e8126454ebedb9e3997">getTargetRegInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> *TRI; }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a8d5afab2fece1568139a0c2784f0e481">grow</a>();</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    /// @brief returns true if the specified virtual register is</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    /// mapped to a physical register</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#ae3269a8f1c228b0304202e494c2827fe">   92</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VirtRegMap.html#ae3269a8f1c228b0304202e494c2827fe">hasPhys</a>(<span class="keywordtype">unsigned</span> virtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1VirtRegMap.html#aa8ead3a5e2e6171733c0cd869f6ddb68">getPhys</a>(virtReg) != <a class="code" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfaab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    }</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">    /// @brief returns the physical register mapped to the specified</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">    /// virtual register</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#aa8ead3a5e2e6171733c0cd869f6ddb68">   98</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1VirtRegMap.html#aa8ead3a5e2e6171733c0cd869f6ddb68">getPhys</a>(<span class="keywordtype">unsigned</span> virtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      assert(<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(virtReg));</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <span class="keywordflow">return</span> Virt2PhysMap[virtReg];</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    }</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">    /// @brief creates a mapping for the specified virtual register to</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">    /// the specified physical register</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a11f609e9c532a0a05b99cb7aab9987fe">  105</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a11f609e9c532a0a05b99cb7aab9987fe">assignVirt2Phys</a>(<span class="keywordtype">unsigned</span> virtReg, <span class="keywordtype">unsigned</span> physReg) {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      assert(<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(virtReg) &amp;&amp;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;             <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(physReg));</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      assert(Virt2PhysMap[virtReg] == <a class="code" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfaab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a> &amp;&amp;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;             <span class="stringliteral">&quot;attempt to assign physical register to already mapped &quot;</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;             <span class="stringliteral">&quot;virtual register&quot;</span>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      Virt2PhysMap[virtReg] = physReg;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    }</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">    /// @brief clears the specified virtual register&#39;s, physical</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">    /// register mapping</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a4bf5783faf28c3f3bf5d90f7ae9d1530">  116</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a4bf5783faf28c3f3bf5d90f7ae9d1530">clearVirt</a>(<span class="keywordtype">unsigned</span> virtReg) {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      assert(<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(virtReg));</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      assert(Virt2PhysMap[virtReg] != <a class="code" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfaab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a> &amp;&amp;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;             <span class="stringliteral">&quot;attempt to clear a not assigned virtual register&quot;</span>);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      Virt2PhysMap[virtReg] = <a class="code" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfaab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    }</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">    /// @brief clears all virtual to physical register mappings</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a35ab2e8cafc507db705e2eeae719ae5c">  124</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a35ab2e8cafc507db705e2eeae719ae5c">clearAllVirt</a>() {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      Virt2PhysMap.<a class="code" href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">clear</a>();</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <a class="code" href="classllvm_1_1VirtRegMap.html#a8d5afab2fece1568139a0c2784f0e481">grow</a>();</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    }</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">    /// @brief returns true if VirtReg is assigned to its preferred physreg.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VirtRegMap.html#ace65332f5da8fd243f7d282730bf0f9c">hasPreferredPhys</a>(<span class="keywordtype">unsigned</span> VirtReg);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">    /// @brief returns true if VirtReg has a known preferred register.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">    /// This returns false if VirtReg has a preference that is a virtual</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">    /// register that hasn&#39;t been assigned yet.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VirtRegMap.html#aa802e57c6409b94a735b37a56bb5ed49">hasKnownPreference</a>(<span class="keywordtype">unsigned</span> VirtReg);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">    /// @brief records virtReg is a split live interval from SReg.</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a5ce2108ae3d1a469cdcad9a59be35138">  138</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a5ce2108ae3d1a469cdcad9a59be35138">setIsSplitFromReg</a>(<span class="keywordtype">unsigned</span> virtReg, <span class="keywordtype">unsigned</span> SReg) {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      Virt2SplitMap[virtReg] = SReg;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">    /// @brief returns the live interval virtReg is split from.</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#ae43ffa806dd26c161d6530802877b091">  143</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1VirtRegMap.html#ae43ffa806dd26c161d6530802877b091">getPreSplitReg</a>(<span class="keywordtype">unsigned</span> virtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      <span class="keywordflow">return</span> Virt2SplitMap[virtReg];</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    }</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">    /// getOriginal - Return the original virtual register that VirtReg descends</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">    /// from through splitting.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">    /// A register that was not created by splitting is its own original.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">    /// This operation is idempotent.</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#ad0a065b0808d2d3112a829b020332d69">  151</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1VirtRegMap.html#ad0a065b0808d2d3112a829b020332d69">getOriginal</a>(<span class="keywordtype">unsigned</span> VirtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <span class="keywordtype">unsigned</span> Orig = <a class="code" href="classllvm_1_1VirtRegMap.html#ae43ffa806dd26c161d6530802877b091">getPreSplitReg</a>(VirtReg);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <span class="keywordflow">return</span> Orig ? Orig : VirtReg;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">    /// @brief returns true if the specified virtual register is not</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">    /// mapped to a stack slot or rematerialized.</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a6901bb01b576bdcf8d5e26bf1238bd89">  158</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a6901bb01b576bdcf8d5e26bf1238bd89">isAssignedReg</a>(<span class="keywordtype">unsigned</span> virtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1VirtRegMap.html#a06870c103c7b03c7845f2a8a30362999">getStackSlot</a>(virtReg) == <a class="code" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfa120c86e3ef630a99345f58523740bfd3">NO_STACK_SLOT</a>)</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <span class="comment">// Split register can be assigned a physical register as well as a</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <span class="comment">// stack slot or remat id.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keywordflow">return</span> (Virt2SplitMap[virtReg] &amp;&amp; Virt2PhysMap[virtReg] != <a class="code" href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfaab877a74a89011039705db71e457e4dc">NO_PHYS_REG</a>);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">    /// @brief returns the stack slot mapped to the specified virtual</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">    /// register</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classllvm_1_1VirtRegMap.html#a06870c103c7b03c7845f2a8a30362999">  168</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a06870c103c7b03c7845f2a8a30362999">getStackSlot</a>(<span class="keywordtype">unsigned</span> virtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      assert(<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(virtReg));</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      <span class="keywordflow">return</span> Virt2StackSlotMap[virtReg];</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">    /// @brief create a mapping for the specifed virtual register to</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">    /// the next available stack slot</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span>    <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a93b5ccff01ce3ebd1575f5c57561d554">assignVirt2StackSlot</a>(<span class="keywordtype">unsigned</span> virtReg);<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">    /// @brief create a mapping for the specified virtual register to</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">    /// the specified stack slot</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a93b5ccff01ce3ebd1575f5c57561d554">assignVirt2StackSlot</a>(<span class="keywordtype">unsigned</span> virtReg, <span class="keywordtype">int</span> frameIndex);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a8ce2d98b37f086646d2be2dec4c8cdb7">print</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a>* <a class="code" href="Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VirtRegMap.html#a45c1ffbfb2c4d2b7099aa32c93ffb9a9">dump</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  };</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="namespacellvm.html#a91d377441fb35d5391360588a637aaa5">  184</a></span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm.html#a6a02d446812b76c3b271d9e3e3c77b49">operator&lt;&lt;</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;VRM) {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    VRM.<a class="code" href="classllvm_1_1VirtRegMap.html#a8ce2d98b37f086646d2be2dec4c8cdb7">print</a>(OS);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">return</span> OS;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  }</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1VirtRegMap_html_ae3269a8f1c228b0304202e494c2827fe"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ae3269a8f1c228b0304202e494c2827fe">llvm::VirtRegMap::hasPhys</a></div><div class="ttdeci">bool hasPhys(unsigned virtReg) const </div><div class="ttdoc">returns true if the specified virtual register is mapped to a physical register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00092">VirtRegMap.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a9913d276d75825db133ca87939ef94bfaab877a74a89011039705db71e457e4dc"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfaab877a74a89011039705db71e457e4dc">llvm::VirtRegMap::NO_PHYS_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00035">VirtRegMap.h:35</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a18326c8c16e6690a02e8379e2aa8743f"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a18326c8c16e6690a02e8379e2aa8743f">llvm::VirtRegMap::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00080">VirtRegMap.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">The main container class for the LLVM Intermediate Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00112">Module.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a11f609e9c532a0a05b99cb7aab9987fe"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a11f609e9c532a0a05b99cb7aab9987fe">llvm::VirtRegMap::assignVirt2Phys</a></div><div class="ttdeci">void assignVirt2Phys(unsigned virtReg, unsigned physReg)</div><div class="ttdoc">creates a mapping for the specified virtual register to the specified physical register ...</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00105">VirtRegMap.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a69fa879a33a59f14ca440c7ec9669a38"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a69fa879a33a59f14ca440c7ec9669a38">llvm::VirtRegMap::VirtRegMap</a></div><div class="ttdeci">VirtRegMap()</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00071">VirtRegMap.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00032">MachineFunctionPass.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a8ce2d98b37f086646d2be2dec4c8cdb7"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a8ce2d98b37f086646d2be2dec4c8cdb7">llvm::VirtRegMap::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, const Module *M=0) const </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00117">VirtRegMap.cpp:117</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ab836edd001008541f37f616c701d4a92"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ab836edd001008541f37f616c701d4a92">llvm::VirtRegMap::runOnMachineFunction</a></div><div class="ttdeci">virtual bool runOnMachineFunction(MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00053">VirtRegMap.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html"><div class="ttname"><a href="classllvm_1_1IndexedMap.html">llvm::IndexedMap</a></div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00031">IndexedMap.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a5ce2108ae3d1a469cdcad9a59be35138"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a5ce2108ae3d1a469cdcad9a59be35138">llvm::VirtRegMap::setIsSplitFromReg</a></div><div class="ttdeci">void setIsSplitFromReg(unsigned virtReg, unsigned SReg)</div><div class="ttdoc">records virtReg is a split live interval from SReg. </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00138">VirtRegMap.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00032">VirtRegMap.h:32</a></div></div>
<div class="ttc" id="IndexedMap_8h_html"><div class="ttname"><a href="IndexedMap_8h.html">IndexedMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00047">TargetInstrInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ad0a065b0808d2d3112a829b020332d69"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ad0a065b0808d2d3112a829b020332d69">llvm::VirtRegMap::getOriginal</a></div><div class="ttdeci">unsigned getOriginal(unsigned VirtReg) const </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00151">VirtRegMap.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ace65332f5da8fd243f7d282730bf0f9c"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ace65332f5da8fd243f7d282730bf0f9c">llvm::VirtRegMap::hasPreferredPhys</a></div><div class="ttdeci">bool hasPreferredPhys(unsigned VirtReg)</div><div class="ttdoc">returns true if VirtReg is assigned to its preferred physreg. </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00081">VirtRegMap.cpp:81</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a1a9e7ef7e2887e8126454ebedb9e3997"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a1a9e7ef7e2887e8126454ebedb9e3997">llvm::VirtRegMap::getTargetRegInfo</a></div><div class="ttdeci">const TargetRegisterInfo &amp; getTargetRegInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00086">VirtRegMap.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00037">PassAnalysisSupport.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a9913d276d75825db133ca87939ef94bfa120c86e3ef630a99345f58523740bfd3"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfa120c86e3ef630a99345f58523740bfd3">llvm::VirtRegMap::NO_STACK_SLOT</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00036">VirtRegMap.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_aa802e57c6409b94a735b37a56bb5ed49"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#aa802e57c6409b94a735b37a56bb5ed49">llvm::VirtRegMap::hasKnownPreference</a></div><div class="ttdeci">bool hasKnownPreference(unsigned VirtReg)</div><div class="ttdoc">returns true if VirtReg has a known preferred register. This returns false if VirtReg has a preferenc...</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00090">VirtRegMap.cpp:90</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a9913d276d75825db133ca87939ef94bfa5186ebd0053c16934515310b2c8c654c"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a9913d276d75825db133ca87939ef94bfa5186ebd0053c16934515310b2c8c654c">llvm::VirtRegMap::MAX_STACK_SLOT</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00037">VirtRegMap.h:37</a></div></div>
<div class="ttc" id="Compiler_8h_html_aacca75352b8e153274310c374564eb01"><div class="ttname"><a href="Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a></div><div class="ttdeci">#define LLVM_DELETED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00137">Compiler.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a4bf5783faf28c3f3bf5d90f7ae9d1530"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a4bf5783faf28c3f3bf5d90f7ae9d1530">llvm::VirtRegMap::clearVirt</a></div><div class="ttdeci">void clearVirt(unsigned virtReg)</div><div class="ttdoc">clears the specified virtual register&amp;#39;s, physical register mapping </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00116">VirtRegMap.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_af22b06a6a4f9df80454071685a0d6a02"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af22b06a6a4f9df80454071685a0d6a02">llvm::AnalysisUsage::setPreservesAll</a></div><div class="ttdeci">void setPreservesAll()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00094">PassAnalysisSupport.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a8d5afab2fece1568139a0c2784f0e481"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a8d5afab2fece1568139a0c2784f0e481">llvm::VirtRegMap::grow</a></div><div class="ttdeci">void grow()</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00067">VirtRegMap.cpp:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00280">TargetRegisterInfo.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a6f347eb523b0631728677e931fe11b11"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a6f347eb523b0631728677e931fe11b11">llvm::VirtRegMap::ID</a></div><div class="ttdeci">static char ID</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00070">VirtRegMap.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_aa1eece37d175f86a6f4808c0c167f13b"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#aa1eece37d175f86a6f4808c0c167f13b">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">virtual void getAnalysisUsage(AnalysisUsage &amp;AU) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00036">MachineFunctionPass.cpp:36</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a6a02d446812b76c3b271d9e3e3c77b49"><div class="ttname"><a href="namespacellvm.html#a6a02d446812b76c3b271d9e3e3c77b49">llvm::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const APInt &amp;I)</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01688">APInt.h:1688</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a6901bb01b576bdcf8d5e26bf1238bd89"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a6901bb01b576bdcf8d5e26bf1238bd89">llvm::VirtRegMap::isAssignedReg</a></div><div class="ttdeci">bool isAssignedReg(unsigned virtReg) const </div><div class="ttdoc">returns true if the specified virtual register is not mapped to a stack slot or rematerialized. </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00158">VirtRegMap.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a35ab2e8cafc507db705e2eeae719ae5c"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a35ab2e8cafc507db705e2eeae719ae5c">llvm::VirtRegMap::clearAllVirt</a></div><div class="ttdeci">void clearAllVirt()</div><div class="ttdoc">clears all virtual to physical register mappings </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00124">VirtRegMap.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a06870c103c7b03c7845f2a8a30362999"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a06870c103c7b03c7845f2a8a30362999">llvm::VirtRegMap::getStackSlot</a></div><div class="ttdeci">int getStackSlot(unsigned virtReg) const </div><div class="ttdoc">returns the stack slot mapped to the specified virtual register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00168">VirtRegMap.h:168</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a9c109f63fe44dbd8b61394a36b1f3cc2"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a9c109f63fe44dbd8b61394a36b1f3cc2">llvm::VirtRegMap::getAnalysisUsage</a></div><div class="ttdeci">virtual void getAnalysisUsage(AnalysisUsage &amp;AU) const </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00075">VirtRegMap.h:75</a></div></div>
<div class="ttc" id="Target_2X86_2README_8txt_html_ac88fe1d3a61b056a4f64fbbb156a62ff"><div class="ttname"><a href="Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a></div><div class="ttdeci">We currently emits eax Perhaps this is what we really should generate is Is imull three or four cycles eax eax The current instruction priority is based on pattern complexity The former is more complex because it folds a load so the latter will not be emitted Perhaps we should use AddedComplexity to give LEA32r a higher priority We should always try to match LEA first since the LEA matching code does some estimate to determine whether the match is profitable if we care more about code then imull is better It s two bytes shorter than movl leal On a Pentium M</div><div class="ttdef"><b>Definition:</b> <a href="Target_2X86_2README_8txt_source.html#l00297">Target/X86/README.txt:297</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a706fd7830a0d508e891fcc69aab81758"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a706fd7830a0d508e891fcc69aab81758">llvm::VirtRegMap::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00085">VirtRegMap.h:85</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00031">raw_ostream.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a45c1ffbfb2c4d2b7099aa32c93ffb9a9"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a45c1ffbfb2c4d2b7099aa32c93ffb9a9">llvm::VirtRegMap::dump</a></div><div class="ttdeci">void dump() const </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00139">VirtRegMap.cpp:139</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a93b5ccff01ce3ebd1575f5c57561d554"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a93b5ccff01ce3ebd1575f5c57561d554">llvm::VirtRegMap::assignVirt2StackSlot</a></div><div class="ttdeci">int assignVirt2StackSlot(unsigned virtReg)</div><div class="ttdoc">create a mapping for the specifed virtual register to the next available stack slot ...</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00099">VirtRegMap.cpp:99</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_aa8ead3a5e2e6171733c0cd869f6ddb68"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#aa8ead3a5e2e6171733c0cd869f6ddb68">llvm::VirtRegMap::getPhys</a></div><div class="ttdeci">unsigned getPhys(unsigned virtReg) const </div><div class="ttdoc">returns the physical register mapped to the specified virtual register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00098">VirtRegMap.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_ac835fc191baf29fc0fd54d1c41146868"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">llvm::IndexedMap::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00061">IndexedMap.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ae43ffa806dd26c161d6530802877b091"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ae43ffa806dd26c161d6530802877b091">llvm::VirtRegMap::getPreSplitReg</a></div><div class="ttdeci">unsigned getPreSplitReg(unsigned virtReg) const </div><div class="ttdoc">returns the live interval virtReg is split from. </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00143">VirtRegMap.h:143</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:06 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
