
           Lattice Mapping Report File for Design Module 'reg_fin'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Industrial
     reg_4b_top_impl1.ngd -o reg_4b_top_impl1_map.ncd -pr reg_4b_top_impl1.prf
     -mp reg_4b_top_impl1.mrp -lpf D:/Semestre 2-2020/DSD/Ejercicios/Registro 4b
     Final/impl1/reg_4b_top_impl1_synplify.lpf -lpf D:/Semestre
     2-2020/DSD/Ejercicios/Registro 4b Final/reg_4b_top.lpf -c 0 -gui -msgset
     D:/Semestre 2-2020/DSD/Ejercicios/Registro 4b Final/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.3.469
Mapped on:  10/08/20  00:24:59

Design Summary
--------------

   Number of registers:     24 out of  7209 (0%)
      PFU registers:           24 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        16 out of  3432 (0%)
      SLICEs as Logic/ROM:     16 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:         31 out of  6864 (0%)
      Number used as logic LUTs:          9
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 4(JTAG) out of 115 (15%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net osc_aux: 11 loads, 11 rising, 0 falling (Driver: cto3/OSCInst0 )
     Net Q19_aux: 2 loads, 2 rising, 0 falling (Driver: cto1/Qaux[19] )

                                    Page 1




Design:  reg_fin                                       Date:  10/08/20  00:24:59

Design Summary (cont)
---------------------
   Number of Clock Enables:  1
     Net cto2/un1_s_2: 2 loads, 2 LSLICEs
   Number of local set/reset loads for net clr_c merged into GSR:  24
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net s_c[0]: 5 loads
     Net s_c[1]: 5 loads
     Net Qabcd_c[1]: 3 loads
     Net Qabcd_c[2]: 3 loads
     Net cto2/un1_s_2: 2 loads
     Net Qabcd_c[0]: 2 loads
     Net Qabcd_c[3]: 2 loads
     Net clr_c: 1 loads
     Net cto2/Qaux_7[0]: 1 loads
     Net cto2/Qaux_7[1]: 1 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'clr_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Qabcd[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clr                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Qabcd[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Qabcd[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Qabcd[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| abcd[3]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| abcd[2]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| abcd[1]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| abcd[0]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| s[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  reg_fin                                       Date:  10/08/20  00:24:59

IO (PIO) Attributes (cont)
--------------------------
| s[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en_der              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en_izq              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block cto2/GND undriven or does not drive anything - clipped.
Block cto2/VCC undriven or does not drive anything - clipped.
Signal cto1/GND undriven or does not drive anything - clipped.
Signal cto3/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal cto1/Qaux_s_0_S1[19] undriven or does not drive anything - clipped.
Signal cto1/Qaux_s_0_COUT[19] undriven or does not drive anything - clipped.
Signal cto1/Qaux_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal cto1/N_1 undriven or does not drive anything - clipped.
Signal cto3/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Block cto1/GND was optimized away.
Block cto3/GND was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                cto3/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     osc_aux
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: cto3/OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'clr_c' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'clr_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

                                    Page 3




Design:  reg_fin                                       Date:  10/08/20  00:24:59


Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        



















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
