# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Laboratorio5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/user/Desktop/VGA-Controller {C:/Users/user/Desktop/VGA-Controller/clk_div.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:37 on Apr 29,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/user/Desktop/VGA-Controller" C:/Users/user/Desktop/VGA-Controller/clk_div.sv 
# -- Compiling module clk_div
# 
# Top level modules:
# 	clk_div
# End time: 11:42:37 on Apr 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/user/Desktop/VGA-Controller {C:/Users/user/Desktop/VGA-Controller/test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:37 on Apr 29,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/user/Desktop/VGA-Controller" C:/Users/user/Desktop/VGA-Controller/test.sv 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 11:42:37 on Apr 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.test
# vsim work.test 
# Start time: 11:42:45 on Apr 29,2019
# Loading sv_std.std
# Loading work.test
# Loading work.clk_div
add wave -position insertpoint  \
sim:/test/new_clk \
sim:/test/Clock
run
# End time: 11:43:35 on Apr 29,2019, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
