// [Asm] pre_assigned_registers: FnParam(fref=f1, fpref=$f.0) -> v2, Insn(iref=%0) -> v3, Self(fref=f1) -> v0
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v3]
// [Asm] live_set: [v3]
// [Asm] move_origin: [a0]
// [Asm] defined: v3 is X
// [Asm] defs: []
// [Asm] live_set: [v3]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v3]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of print.117"];
// [Asm]   r8 [label="a7", color=blue];
// [Asm]   r0 [label="v2 ← a0", color=green];
// [Asm]   r5 [label="a4", color=blue];
// [Asm]   r3 [label="a2", color=blue];
// [Asm]   r2 [label="a1", color=blue];
// [Asm]   r9 [label="t0", color=blue];
// [Asm]   r6 [label="a5", color=blue];
// [Asm]   r13 [label="t4", color=blue];
// [Asm]   r4 [label="a3", color=blue];
// [Asm]   r1 [label="a0", color=blue];
// [Asm]   r11 [label="t2", color=blue];
// [Asm]   r7 [label="a6", color=blue];
// [Asm]   r10 [label="t1", color=blue];
// [Asm]   r12 [label="t3", color=blue];
// [Asm]   r14 [label="v3 ← a0", color=green];
// [Asm]   r1 -- r2;
// [Asm]   r1 -- r8;
// [Asm]   r1 -- r5;
// [Asm]   r1 -- r9;
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r13;
// [Asm]   r1 -- r11;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r6;
// [Asm]   r1 -- r10;
// [Asm]   comment = "0:v2-> 1:a0-> 2:a1-> 3:a2-> 4:a3-> 5:a4-> 6:a5-> 7:a6-> 8:a7-> 9:t0-> 10:t1-> 11:t2-> 12:t3-> 13:t4-> 14:v3"
// [Asm]   comment = "v2<-a0;v3<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of print.117"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Self(fref=f10) -> v0, Insn(iref=%0) -> v2
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of T$start"];
// [Asm]   r0 [label="a0", color=blue];
// [Asm]   r5 [label="a5", color=blue];
// [Asm]   r3 [label="a3", color=blue];
// [Asm]   r2 [label="a2", color=blue];
// [Asm]   r9 [label="t1", color=blue];
// [Asm]   r6 [label="a6", color=blue];
// [Asm]   r13 [label="v2 ← a0", color=green];
// [Asm]   r4 [label="a4", color=blue];
// [Asm]   r1 [label="a1", color=blue];
// [Asm]   r11 [label="t3", color=blue];
// [Asm]   r7 [label="a7", color=blue];
// [Asm]   r10 [label="t2", color=blue];
// [Asm]   r12 [label="t4", color=blue];
// [Asm]   r8 [label="t0", color=blue];
// [Asm]   r0 -- r3;
// [Asm]   r0 -- r4;
// [Asm]   r0 -- r8;
// [Asm]   r0 -- r9;
// [Asm]   r0 -- r1;
// [Asm]   r0 -- r7;
// [Asm]   r0 -- r10;
// [Asm]   r0 -- r12;
// [Asm]   r0 -- r11;
// [Asm]   r0 -- r5;
// [Asm]   r0 -- r6;
// [Asm]   r0 -- r2;
// [Asm]   comment = "0:a0-> 1:a1-> 2:a2-> 3:a3-> 4:a4-> 5:a5-> 6:a6-> 7:a7-> 8:t0-> 9:t1-> 10:t2-> 11:t3-> 12:t4-> 13:v2"
// [Asm]   comment = "v2<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of T$start"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   call main.115 ->   call main.115
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Self(fref=f8) -> v0, FnParam(fref=f8, fpref=$f.0) -> v2, Insn(iref=%0) -> v3
// [Asm] defs: []
// [Asm] live_set: [a0, s10]
// [Asm] move_origin: []
// [Asm] defs: [v0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [s10]
// [Asm] defined: v0 is X
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v3]
// [Asm] live_set: [v3]
// [Asm] move_origin: [a0]
// [Asm] defined: v3 is X
// [Asm] defs: []
// [Asm] live_set: [v3]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v3]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of yield.119"];
// [Asm]   r8 [label="a6", color=blue];
// [Asm]   r0 [label="v0 ← a1", color=green];
// [Asm]   r5 [label="a3", color=blue];
// [Asm]   r15 [label="v3 ← a0", color=green];
// [Asm]   r3 [label="a1", color=blue];
// [Asm]   r2 [label="v2 ← a0", color=green];
// [Asm]   r9 [label="a7", color=blue];
// [Asm]   r6 [label="a4", color=blue];
// [Asm]   r13 [label="t3", color=blue];
// [Asm]   r4 [label="a2", color=blue];
// [Asm]   r1 [label="a0", color=blue];
// [Asm]   r11 [label="t1", color=blue];
// [Asm]   r7 [label="a5", color=blue];
// [Asm]   r10 [label="t0", color=blue];
// [Asm]   r12 [label="t2", color=blue];
// [Asm]   r14 [label="t4", color=blue];
// [Asm]   r1 -- r8;
// [Asm]   r1 -- r5;
// [Asm]   r1 -- r9;
// [Asm]   r1 -- r14;
// [Asm]   r0 -- r1;
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r13;
// [Asm]   r1 -- r11;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r6;
// [Asm]   r1 -- r10;
// [Asm]   comment = "0:v0-> 1:a0-> 3:a1-> 4:a2-> 5:a3-> 6:a4-> 7:a5-> 8:a6-> 9:a7-> 10:t0-> 11:t1-> 12:t2-> 13:t3-> 14:t4-> 2:v2-> 15:v3"
// [Asm]   comment = "v0<-a1;v3<-a0;v2<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of yield.119"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   mv v0, s10 ->   mv a1, s10
// [Asm] subst   call yield.118 ->   call yield.118
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Self(fref=f2) -> v0, FnParam(fref=f2, fpref=$f.0) -> v2, Insn(iref=%0) -> v3
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v3]
// [Asm] live_set: []
// [Asm] move_origin: [a0]
// [Asm] defined: v3 is X
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v4]
// [Asm] live_set: [v4]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v4]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of yield.118"];
// [Asm]   r8 [label="a7", color=blue];
// [Asm]   r0 [label="v2 ← a0", color=green];
// [Asm]   r5 [label="a4", color=blue];
// [Asm]   r15 [label="v4 ← a0", color=green];
// [Asm]   r3 [label="a2", color=blue];
// [Asm]   r2 [label="a1", color=blue];
// [Asm]   r9 [label="t0", color=blue];
// [Asm]   r6 [label="a5", color=blue];
// [Asm]   r13 [label="t4", color=blue];
// [Asm]   r4 [label="a3", color=blue];
// [Asm]   r1 [label="a0", color=blue];
// [Asm]   r11 [label="t2", color=blue];
// [Asm]   r7 [label="a6", color=blue];
// [Asm]   r10 [label="t1", color=blue];
// [Asm]   r12 [label="t3", color=blue];
// [Asm]   r14 [label="v3 ← a0", color=green];
// [Asm]   r1 -- r2;
// [Asm]   r1 -- r8;
// [Asm]   r1 -- r5;
// [Asm]   r1 -- r9;
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r13;
// [Asm]   r1 -- r11;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r6;
// [Asm]   r1 -- r10;
// [Asm]   comment = "0:v2-> 1:a0-> 2:a1-> 3:a2-> 4:a3-> 5:a4-> 6:a5-> 7:a6-> 8:a7-> 9:t0-> 10:t1-> 11:t2-> 12:t3-> 13:t4-> 14:v3-> 15:v4"
// [Asm]   comment = "v2<-a0;v4<-a0;v3<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of yield.118"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   call print.117 ->   call print.117
// [Asm] subst   li v4, 1 ->   li a0, 1
// [Asm] subst   ret ->   ret
// [Asm] pre_assigned_registers: Insn(iref=%4) -> v8, Insn(iref=%3) -> v7, Mem(fref=f3, mref=m0) -> v2, Insn(iref=%7) -> v11, BlockParam(bref=b5, bpref=$b.0) -> v13, Mem(fref=f3, mref=m1) -> v3, Insn(iref=%2) -> v6, Insn(iref=%1) -> v5, Insn(iref=%8) -> v12, Insn(iref=%6) -> v10, Insn(iref=%5) -> v9, Insn(iref=%0) -> v4, Self(fref=f3) -> v0
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%7), Bool(val=true)])
// [Asm] defs: [v13]
// [Asm] live_set: [v13]
// [Asm] move_origin: [zero]
// [Asm] defined: v13 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v3, zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v3 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v3, s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defined: s11 is X
// [Asm] defs: [v18]
// [Asm] live_set: [v3, s11, v18, zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v18 is X
// [Asm] defs: []
// [Asm] live_set: [v3, s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v3, s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [s11, zero, a0, v2]
// [Asm] move_origin: [v3]
// [Asm] defined: a0 is X
// [Asm] defs: [v15]
// [Asm] live_set: [s11, v15, zero, a0, v2]
// [Asm] move_origin: []
// [Asm] defined: v15 is X
// [Asm] defs: [a1]
// [Asm] live_set: [a1, s11, zero, a0, v2]
// [Asm] move_origin: [v15]
// [Asm] defined: a1 is X
// [Asm] defs: [a2]
// [Asm] live_set: [a2, a1, s11, zero, a0, v2]
// [Asm] move_origin: [v2]
// [Asm] defined: a2 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [s11, zero, a0, v2]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v11]
// [Asm] live_set: [v11, s11, zero, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v11 is X
// [Asm] defs: []
// [Asm] live_set: [v11, s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [v14]
// [Asm] live_set: [v11, v14, s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v14 is X
// [Asm] defs: []
// [Asm] live_set: [s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v13]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [s11, zero]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v2 is X
// [Asm] defs: [s11]
// [Asm] live_set: [s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defined: s11 is X
// [Asm] defs: [v25]
// [Asm] live_set: [v25, s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v25 is X
// [Asm] defs: []
// [Asm] live_set: [v25, s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v25, s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v25, s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v25, s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [v23]
// [Asm] live_set: [s11, zero, v23, v2]
// [Asm] move_origin: []
// [Asm] defined: v23 is X
// [Asm] defs: []
// [Asm] live_set: [s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [v22]
// [Asm] live_set: [s11, zero, v22, v2]
// [Asm] move_origin: []
// [Asm] defined: v22 is X
// [Asm] defs: []
// [Asm] live_set: [s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [v21]
// [Asm] live_set: [s11, v21, zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v21 is X
// [Asm] defs: []
// [Asm] live_set: [s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [v20]
// [Asm] live_set: [s11, zero, v20, v2]
// [Asm] move_origin: []
// [Asm] defined: v20 is X
// [Asm] defs: []
// [Asm] live_set: [s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [v19]
// [Asm] live_set: [v19, s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v19 is X
// [Asm] defs: []
// [Asm] live_set: [s11, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [s11, zero, v2]
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of main.115"];
// [Asm]   r0 [label="v13 ← a0", color=green];
// [Asm]   r20 [label="v11 ← a0", color=green];
// [Asm]   r23 [label="v23 ← a0", color=green];
// [Asm]   r3 [label="v2 ← s0", color=green];
// [Asm]   r9 [label="a2", color=blue];
// [Asm]   r26 [label="v20 ← a0", color=green];
// [Asm]   r27 [label="v19 ← a0", color=green];
// [Asm]   r6 [label="a0", color=blue];
// [Asm]   r13 [label="a6", color=blue];
// [Asm]   r4 [label="s11", color=blue];
// [Asm]   r1 [label="v3 ← a0", color=green];
// [Asm]   r11 [label="a4", color=blue];
// [Asm]   r7 [label="v15 ← a1", color=green];
// [Asm]   r10 [label="a3", color=blue];
// [Asm]   r22 [label="v25 ← a0", color=green];
// [Asm]   r14 [label="a7", color=blue];
// [Asm]   r8 [label="a1", color=blue];
// [Asm]   r5 [label="v18 ← a1", color=green];
// [Asm]   r24 [label="v22 ← a0", color=green];
// [Asm]   r15 [label="t0", color=blue];
// [Asm]   r25 [label="v21 ← a0", color=green];
// [Asm]   r2 [label="zero", color=blue];
// [Asm]   r16 [label="t1", color=blue];
// [Asm]   r18 [label="t3", color=blue];
// [Asm]   r19 [label="t4", color=blue];
// [Asm]   r17 [label="t2", color=blue];
// [Asm]   r21 [label="v14 ← a1", color=green];
// [Asm]   r12 [label="a5", color=blue];
// [Asm]   r2 -- r20;
// [Asm]   r6 -- r7;
// [Asm]   r6 -- r9;
// [Asm]   r4 -- r13;
// [Asm]   r3 -- r19;
// [Asm]   r4 -- r16;
// [Asm]   r6 -- r11;
// [Asm]   r3 -- r25;
// [Asm]   r4 -- r24;
// [Asm]   r4 -- r5;
// [Asm]   r2 -- r26;
// [Asm]   r3 -- r15;
// [Asm]   r6 -- r15;
// [Asm]   r2 -- r15;
// [Asm]   r4 -- r23;
// [Asm]   r3 -- r16;
// [Asm]   r2 -- r4;
// [Asm]   r2 -- r18;
// [Asm]   r3 -- r6;
// [Asm]   r6 -- r14;
// [Asm]   r1 -- r4;
// [Asm]   r8 -- r9;
// [Asm]   r3 -- r12;
// [Asm]   r2 -- r10;
// [Asm]   r3 -- r9;
// [Asm]   r3 -- r11;
// [Asm]   r4 -- r20;
// [Asm]   r6 -- r16;
// [Asm]   r2 -- r16;
// [Asm]   r4 -- r27;
// [Asm]   r3 -- r24;
// [Asm]   r4 -- r18;
// [Asm]   r2 -- r7;
// [Asm]   r2 -- r11;
// [Asm]   r4 -- r22;
// [Asm]   r3 -- r26;
// [Asm]   r3 -- r18;
// [Asm]   r6 -- r12;
// [Asm]   r3 -- r5;
// [Asm]   r3 -- r22;
// [Asm]   r6 -- r8;
// [Asm]   r3 -- r8;
// [Asm]   r4 -- r21;
// [Asm]   r6 -- r13;
// [Asm]   r6 -- r19;
// [Asm]   r2 -- r25;
// [Asm]   r2 -- r6;
// [Asm]   r4 -- r15;
// [Asm]   r4 -- r11;
// [Asm]   r3 -- r4;
// [Asm]   r2 -- r14;
// [Asm]   r3 -- r21;
// [Asm]   r3 -- r13;
// [Asm]   r6 -- r18;
// [Asm]   r6 -- r10;
// [Asm]   r2 -- r12;
// [Asm]   r2 -- r8;
// [Asm]   r3 -- r20;
// [Asm]   r3 -- r10;
// [Asm]   r2 -- r21;
// [Asm]   r1 -- r2;
// [Asm]   r4 -- r12;
// [Asm]   r2 -- r5;
// [Asm]   r6 -- r17;
// [Asm]   r3 -- r14;
// [Asm]   r2 -- r13;
// [Asm]   r3 -- r27;
// [Asm]   r2 -- r17;
// [Asm]   r4 -- r7;
// [Asm]   r4 -- r25;
// [Asm]   r3 -- r17;
// [Asm]   r4 -- r8;
// [Asm]   r4 -- r17;
// [Asm]   r3 -- r7;
// [Asm]   r2 -- r22;
// [Asm]   r1 -- r5;
// [Asm]   r2 -- r9;
// [Asm]   r2 -- r24;
// [Asm]   r4 -- r10;
// [Asm]   r4 -- r6;
// [Asm]   r1 -- r3;
// [Asm]   r2 -- r19;
// [Asm]   r4 -- r26;
// [Asm]   r4 -- r14;
// [Asm]   r2 -- r3;
// [Asm]   r20 -- r21;
// [Asm]   r3 -- r23;
// [Asm]   r2 -- r23;
// [Asm]   r4 -- r9;
// [Asm]   r2 -- r27;
// [Asm]   r4 -- r19;
// [Asm]   comment = "0:v13-> 1:v3-> 2:zero-> 3:v2-> 4:s11-> 5:v18-> 6:a0-> 7:v15-> 8:a1-> 9:a2-> 10:a3-> 11:a4-> 12:a5-> 13:a6-> 14:a7-> 15:t0-> 16:t1-> 17:t2-> 18:t3-> 19:t4-> 20:v11-> 21:v14-> 22:v25-> 23:v23-> 24:v22-> 25:v21-> 26:v20-> 27:v19"
// [Asm]   comment = "v13<-a0;v11<-a0;v23<-a0;v2<-s0;v20<-a0;v19<-a0;v3<-a0;v15<-a1;v25<-a0;v18<-a1;v22<-a0;v21<-a0;v14<-a1;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of main.115"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   mv v13, zero ->   mv a0, zero
// [Asm] subst   addi v3, s11, -8 ->   addi a0, s11, -8
// [Asm] subst   andi s11, v3, -8 ->   andi s11, a0, -8
// [Asm] subst   la v18, yield.119 ->   la a1, yield.119
// [Asm] subst   sd v18, 0(v3) ->   sd a1, 0(a0)
// [Asm] subst   li v15, 5 ->   li a1, 5
// [Asm] subst   mv a2, v2 ->   mv a2, s0
// [Asm] subst   call do.116 ->   call do.116
// [Asm] subst   li v14, 1 ->   li a1, 1
// [Asm] subst   bne v11, v14, .main.115_4 ->   bne a0, a1, .main.115_4
// [Asm] subst   ret ->   ret
// [Asm] subst   addi v2, s11, -20 ->   addi s0, s11, -20
// [Asm] subst   andi s11, v2, -8 ->   andi s11, s0, -8
// [Asm] subst   li v25, 1 ->   li a0, 1
// [Asm] subst   sw v25, 0(v2) ->   sw a0, 0(s0)
// [Asm] subst   sw v25, 4(v2) ->   sw a0, 4(s0)
// [Asm] subst   sw v25, 8(v2) ->   sw a0, 8(s0)
// [Asm] subst   sw v25, 12(v2) ->   sw a0, 12(s0)
// [Asm] subst   sw v25, 16(v2) ->   sw a0, 16(s0)
// [Asm] subst   li v23, 1 ->   li a0, 1
// [Asm] subst   sw v23, 0(v2) ->   sw a0, 0(s0)
// [Asm] subst   li v22, 2 ->   li a0, 2
// [Asm] subst   sw v22, 4(v2) ->   sw a0, 4(s0)
// [Asm] subst   li v21, 3 ->   li a0, 3
// [Asm] subst   sw v21, 8(v2) ->   sw a0, 8(s0)
// [Asm] subst   li v20, 4 ->   li a0, 4
// [Asm] subst   sw v20, 12(v2) ->   sw a0, 12(s0)
// [Asm] subst   li v19, 5 ->   li a0, 5
// [Asm] subst   sw v19, 16(v2) ->   sw a0, 16(s0)
// [Asm] subst   j .main.115_2 ->   j .main.115_2
// [Asm] pre_assigned_registers: Insn(iref=%3) -> v10, FnParam(fref=f0, fpref=$f.1) -> v3, BlockParam(bref=b2, bpref=$b.0) -> v5, FnParam(fref=f0, fpref=$f.2) -> v4, Self(fref=f0) -> v0, BlockParam(bref=b7, bpref=$b.0) -> v12, Insn(iref=%2) -> v9, Insn(iref=%1) -> v7, Insn(iref=%6) -> v8, BlockParam(bref=b8, bpref=$b.0) -> v13, FnParam(fref=f0, fpref=$f.0) -> v2, Insn(iref=%5) -> v14, Insn(iref=%0) -> v6, Insn(iref=%4) -> v11
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%3), Bool(val=true)])
// [Asm] skipping ComputeAddress(ma=Offset(ty=Unit, val=Int64(val=0), offset=BlockParam(bref=b2, bpref=$b.0), width=@32))
// [Asm] skipping Op(ty=Bool, op=Le, args=[BlockParam(bref=b2, bpref=$b.0), Insn(iref=%0)])
// [Asm] defs: [v12]
// [Asm] live_set: [v12]
// [Asm] move_origin: [zero]
// [Asm] defined: v12 is X
// [Asm] defs: [v14]
// [Asm] live_set: [v3, v4, v14, zero, v2]
// [Asm] move_origin: []
// [Asm] defined: v14 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v3, v4, v5, zero, v2]
// [Asm] move_origin: [v14]
// [Asm] defined: v5 is X
// [Asm] defs: []
// [Asm] live_set: [v3, v4, v5, zero, v2]
// [Asm] move_origin: []
// [Asm] defs: [v13]
// [Asm] live_set: [v13]
// [Asm] move_origin: [zero]
// [Asm] defined: v13 is X
// [Asm] defs: [v6]
// [Asm] live_set: [v3, v5, zero, v4, v6, v2]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v2, v4, v5, zero, v3]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [a2, a1, zero, a0]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [a2, a1, zero, v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: [v3]
// [Asm] live_set: [v3, a2, zero, v2]
// [Asm] move_origin: [a1]
// [Asm] defined: v3 is X
// [Asm] defs: [v4]
// [Asm] live_set: [v3, v4, zero, v2]
// [Asm] move_origin: [a2]
// [Asm] defined: v4 is X
// [Asm] defs: [v5]
// [Asm] live_set: [v3, v4, v5, zero, v2]
// [Asm] move_origin: [zero]
// [Asm] defined: v5 is X
// [Asm] defs: [v13]
// [Asm] live_set: [v13]
// [Asm] move_origin: [v12]
// [Asm] defined: v13 is X
// [Asm] defs: []
// [Asm] live_set: [v13]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v13]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v19]
// [Asm] live_set: [v2, v5, zero, v19, v4, v3]
// [Asm] move_origin: []
// [Asm] defined: v19 is X
// [Asm] defs: [v20]
// [Asm] live_set: [v2, v5, zero, v20, v4, v3]
// [Asm] move_origin: []
// [Asm] defined: v20 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v2, v5, zero, v4, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v9 is X
// [Asm] defs: [s10]
// [Asm] live_set: [v2, v5, zero, v4, v9, v3]
// [Asm] move_origin: [v2]
// [Asm] defined: s10 is X
// [Asm] defs: [v17]
// [Asm] live_set: [v2, v5, zero, v4, v17, v9, v3]
// [Asm] move_origin: []
// [Asm] defined: v17 is X
// [Asm] defs: []
// [Asm] live_set: [v2, v5, zero, v4, v17, v9, v3]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [v2, v5, zero, a0, v4, v17, v3]
// [Asm] move_origin: [v9]
// [Asm] defined: a0 is X
// [Asm] defs: [a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, t4, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [v2, v5, zero, a0, v4, v3]
// [Asm] move_origin: []
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v10]
// [Asm] live_set: [v2, v5, v10, zero, v4, v3]
// [Asm] move_origin: [a0]
// [Asm] defined: v10 is X
// [Asm] defs: []
// [Asm] live_set: [v2, v5, v10, zero, v4, v3]
// [Asm] move_origin: []
// [Asm] defs: [v16]
// [Asm] live_set: [v2, v5, v16, v10, zero, v4, v3]
// [Asm] move_origin: []
// [Asm] defined: v16 is X
// [Asm] defs: []
// [Asm] live_set: [v3, v4, v5, zero, v2]
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of do.116"];
// [Asm]   r0 [label="v12 ← a0", color=green];
// [Asm]   r20 [label="a6", color=blue];
// [Asm]   r23 [label="t1", color=blue];
// [Asm]   r3 [label="v4 ← s1", color=green];
// [Asm]   r9 [label="a2", color=blue];
// [Asm]   r26 [label="t4", color=blue];
// [Asm]   r27 [label="v10 ← a0", color=green];
// [Asm]   r6 [label="v5 ← s3", color=green];
// [Asm]   r13 [label="v20 ← a0", color=green];
// [Asm]   r4 [label="zero", color=blue];
// [Asm]   r1 [label="v14 ← a0", color=green];
// [Asm]   r28 [label="v16 ← a1", color=green];
// [Asm]   r11 [label="a0", color=blue];
// [Asm]   r7 [label="v13 ← a0", color=green];
// [Asm]   r10 [label="a1", color=blue];
// [Asm]   r22 [label="t0", color=blue];
// [Asm]   r14 [label="v9 ← a0", color=green];
// [Asm]   r8 [label="v6 ← a0", color=green];
// [Asm]   r5 [label="v2 ← s2", color=green];
// [Asm]   r24 [label="t2", color=blue];
// [Asm]   r15 [label="s10", color=blue];
// [Asm]   r25 [label="t3", color=blue];
// [Asm]   r2 [label="v3 ← s0", color=green];
// [Asm]   r16 [label="v17 ← a1", color=green];
// [Asm]   r18 [label="a4", color=blue];
// [Asm]   r19 [label="a5", color=blue];
// [Asm]   r17 [label="a3", color=blue];
// [Asm]   r21 [label="a7", color=blue];
// [Asm]   r12 [label="v19 ← a0", color=green];
// [Asm]   r6 -- r21;
// [Asm]   r5 -- r21;
// [Asm]   r3 -- r15;
// [Asm]   r14 -- r16;
// [Asm]   r2 -- r15;
// [Asm]   r3 -- r16;
// [Asm]   r5 -- r8;
// [Asm]   r5 -- r10;
// [Asm]   r3 -- r6;
// [Asm]   r1 -- r4;
// [Asm]   r5 -- r17;
// [Asm]   r5 -- r22;
// [Asm]   r5 -- r18;
// [Asm]   r2 -- r10;
// [Asm]   r3 -- r9;
// [Asm]   r3 -- r11;
// [Asm]   r2 -- r16;
// [Asm]   r4 -- r27;
// [Asm]   r27 -- r28;
// [Asm]   r3 -- r24;
// [Asm]   r11 -- r24;
// [Asm]   r11 -- r18;
// [Asm]   r4 -- r22;
// [Asm]   r3 -- r26;
// [Asm]   r3 -- r18;
// [Asm]   r3 -- r5;
// [Asm]   r11 -- r19;
// [Asm]   r3 -- r8;
// [Asm]   r4 -- r21;
// [Asm]   r6 -- r13;
// [Asm]   r2 -- r25;
// [Asm]   r2 -- r6;
// [Asm]   r5 -- r6;
// [Asm]   r3 -- r4;
// [Asm]   r3 -- r13;
// [Asm]   r6 -- r18;
// [Asm]   r6 -- r10;
// [Asm]   r4 -- r28;
// [Asm]   r2 -- r12;
// [Asm]   r2 -- r8;
// [Asm]   r3 -- r10;
// [Asm]   r4 -- r12;
// [Asm]   r1 -- r2;
// [Asm]   r2 -- r5;
// [Asm]   r2 -- r13;
// [Asm]   r3 -- r27;
// [Asm]   r3 -- r17;
// [Asm]   r4 -- r25;
// [Asm]   r4 -- r8;
// [Asm]   r5 -- r14;
// [Asm]   r2 -- r22;
// [Asm]   r1 -- r5;
// [Asm]   r6 -- r23;
// [Asm]   r2 -- r24;
// [Asm]   r4 -- r14;
// [Asm]   r14 -- r15;
// [Asm]   r4 -- r9;
// [Asm]   r2 -- r23;
// [Asm]   r11 -- r25;
// [Asm]   r6 -- r25;
// [Asm]   r6 -- r9;
// [Asm]   r4 -- r13;
// [Asm]   r3 -- r19;
// [Asm]   r4 -- r16;
// [Asm]   r6 -- r11;
// [Asm]   r3 -- r25;
// [Asm]   r4 -- r24;
// [Asm]   r4 -- r5;
// [Asm]   r2 -- r26;
// [Asm]   r11 -- r20;
// [Asm]   r6 -- r15;
// [Asm]   r11 -- r17;
// [Asm]   r4 -- r23;
// [Asm]   r2 -- r4;
// [Asm]   r5 -- r20;
// [Asm]   r2 -- r18;
// [Asm]   r6 -- r14;
// [Asm]   r5 -- r23;
// [Asm]   r11 -- r16;
// [Asm]   r3 -- r12;
// [Asm]   r5 -- r13;
// [Asm]   r5 -- r19;
// [Asm]   r4 -- r20;
// [Asm]   r11 -- r23;
// [Asm]   r6 -- r16;
// [Asm]   r11 -- r22;
// [Asm]   r3 -- r28;
// [Asm]   r4 -- r18;
// [Asm]   r2 -- r11;
// [Asm]   r6 -- r22;
// [Asm]   r5 -- r11;
// [Asm]   r5 -- r16;
// [Asm]   r6 -- r26;
// [Asm]   r6 -- r12;
// [Asm]   r6 -- r24;
// [Asm]   r6 -- r20;
// [Asm]   r3 -- r22;
// [Asm]   r6 -- r8;
// [Asm]   r6 -- r19;
// [Asm]   r6 -- r27;
// [Asm]   r2 -- r28;
// [Asm]   r9 -- r11;
// [Asm]   r4 -- r15;
// [Asm]   r4 -- r11;
// [Asm]   r5 -- r28;
// [Asm]   r2 -- r14;
// [Asm]   r5 -- r9;
// [Asm]   r3 -- r21;
// [Asm]   r5 -- r24;
// [Asm]   r5 -- r26;
// [Asm]   r6 -- r28;
// [Asm]   r10 -- r11;
// [Asm]   r3 -- r20;
// [Asm]   r2 -- r21;
// [Asm]   r6 -- r17;
// [Asm]   r3 -- r14;
// [Asm]   r2 -- r17;
// [Asm]   r11 -- r26;
// [Asm]   r5 -- r25;
// [Asm]   r5 -- r27;
// [Asm]   r4 -- r17;
// [Asm]   r2 -- r9;
// [Asm]   r4 -- r10;
// [Asm]   r4 -- r6;
// [Asm]   r2 -- r19;
// [Asm]   r1 -- r3;
// [Asm]   r4 -- r26;
// [Asm]   r2 -- r3;
// [Asm]   r3 -- r23;
// [Asm]   r2 -- r27;
// [Asm]   r11 -- r21;
// [Asm]   r4 -- r19;
// [Asm]   r5 -- r12;
// [Asm]   r2 -- r20;
// [Asm]   comment = "0:v12-> 1:v14-> 2:v3-> 3:v4-> 4:zero-> 5:v2-> 6:v5-> 8:v6-> 9:a2-> 11:a0-> 10:a1-> 16:v17-> 14:v9-> 17:a3-> 18:a4-> 19:a5-> 20:a6-> 21:a7-> 22:t0-> 23:t1-> 24:t2-> 25:t3-> 26:t4-> 12:v19-> 13:v20-> 15:s10-> 27:v10-> 28:v16-> 7:v13"
// [Asm]   comment = "v12<-a0;v4<-s1;v10<-a0;v5<-s3;v20<-a0;v14<-a0;v16<-a1;v13<-a0;v9<-a0;v6<-a0;v2<-s2;v3<-s0;v17<-a1;v19<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of do.116"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   mv v12, zero ->   mv a0, zero
// [Asm] subst   addi v14, v5, 1 ->   addi a0, s3, 1
// [Asm] subst   mv v5, v14 ->   mv s3, a0
// [Asm] subst   j .do.116_2 ->   j .do.116_2
// [Asm] subst   mv v13, zero ->   mv a0, zero
// [Asm] subst   addi v6, v3, -1 ->   addi a0, s0, -1
// [Asm] subst   blt v6, v5, .do.116_4 ->   blt a0, s3, .do.116_4
// [Asm] subst   mv v2, a0 ->   mv s2, a0
// [Asm] subst   mv v3, a1 ->   mv s0, a1
// [Asm] subst   mv v4, a2 ->   mv s1, a2
// [Asm] subst   mv v5, zero ->   mv s3, zero
// [Asm] subst   j .do.116_8 ->   j .do.116_8
// [Asm] subst   ret ->   ret
// [Asm] subst   slliw v19, v5, 2 ->   slliw a0, s3, 2
// [Asm] subst   add v20, v4, v19 ->   add a0, s1, a0
// [Asm] subst   lw v9, 0(v20) ->   lw a0, 0(a0)
// [Asm] subst   mv s10, v2 ->   mv s10, s2
// [Asm] subst   ld v17, 0(v2) ->   ld a1, 0(s2)
// [Asm] subst   jalr v17 ->   jalr a1
// [Asm] subst   li v16, 1 ->   li a1, 1
// [Asm] subst   bne v10, v16, .do.116_6 ->   bne a0, a1, .do.116_6
// [Asm] before colored: # leaf false
// [Asm] main.115:
// [Asm] # block info: defs: [v25, v21, v23, v22, v20, v19, s11, v2], uses: [v25, v21, v23, v22, v20, v19, s11, v2], upward_exposed: [s11], params_defs: []
// [Asm] # live_in: [s11, zero], live_out: [s11, zero, v2]
// [Asm] # block parameters: []
// [Asm] .main.115_0:
// [Asm]   # save_ctx1  # live: [s11, zero]
// [Asm]   addi v2, s11, -20  # live: [zero, v2]
// [Asm]   andi s11, v2, -8  # live: [s11, zero, v2]
// [Asm]   li v25, 1  # live: [v25, s11, zero, v2]
// [Asm]   sw v25, 0(v2)  # live: [v25, s11, zero, v2]
// [Asm]   sw v25, 4(v2)  # live: [v25, s11, zero, v2]
// [Asm]   sw v25, 8(v2)  # live: [v25, s11, zero, v2]
// [Asm]   sw v25, 12(v2)  # live: [v25, s11, zero, v2]
// [Asm]   sw v25, 16(v2)  # live: [s11, zero, v2]
// [Asm]   li v23, 1  # live: [s11, zero, v23, v2]
// [Asm]   sw v23, 0(v2)  # live: [s11, zero, v2]
// [Asm]   li v22, 2  # live: [s11, zero, v22, v2]
// [Asm]   sw v22, 4(v2)  # live: [s11, zero, v2]
// [Asm]   li v21, 3  # live: [s11, v21, zero, v2]
// [Asm]   sw v21, 8(v2)  # live: [s11, zero, v2]
// [Asm]   li v20, 4  # live: [s11, zero, v20, v2]
// [Asm]   sw v20, 12(v2)  # live: [s11, zero, v2]
// [Asm]   li v19, 5  # live: [v19, s11, zero, v2]
// [Asm]   sw v19, 16(v2)  # live: [s11, zero, v2]
// [Asm] # control
// [Asm] 
// [Asm] # block info: defs: [t1, v14, ft0, ft1, a1, s11, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, v11, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, v18, fa3, ft3, fa0, t4, t2, v15, v3], uses: [v3, v11, v14, v18, a0, a2, a1, s11, v15, v2], upward_exposed: [s11, v2], params_defs: []
// [Asm] # live_in: [s11, zero, v2], live_out: [s11, zero, v2]
// [Asm] # block parameters: []
// [Asm] .main.115_2:
// [Asm]   addi v3, s11, -8  # live: [v3, zero, v2]
// [Asm]   andi s11, v3, -8  # live: [v3, s11, zero, v2]
// [Asm]   la v18, yield.119  # live: [v3, s11, v18, zero, v2]
// [Asm]   sd v18, 0(v3)  # live: [v3, s11, zero, v2]
// [Asm]   # save_ctx2  # live: [v3, s11, zero, v2]
// [Asm]   mv a0, v3  # live: [s11, zero, a0, v2]
// [Asm]   li v15, 5  # live: [s11, v15, zero, a0, v2]
// [Asm]   mv a1, v15  # live: [a1, s11, zero, a0, v2]
// [Asm]   mv a2, v2  # live: [a2, a1, s11, zero, a0, v2]
// [Asm]   call do.116  # live: [s11, zero, a0, v2]
// [Asm]   mv v11, a0  # live: [v11, s11, zero, v2]
// [Asm]   # restore_ctx2  # live: [v11, s11, zero, v2]
// [Asm] # control
// [Asm]   li v14, 1  # live: [v11, v14, s11, zero, v2]
// [Asm]   bne v11, v14, .main.115_4  # live: [s11, zero, v2]
// [Asm] 
// [Asm] # block info: defs: [], uses: [], upward_exposed: [], params_defs: []
// [Asm] # live_in: [s11, zero, v2], live_out: [s11, zero, v2]
// [Asm] # block parameters: []
// [Asm] .main.115_3:
// [Asm] # control
// [Asm]   j .main.115_2  # live: [s11, zero, v2]
// [Asm] 
// [Asm] # block info: defs: [v13], uses: [zero], upward_exposed: [zero], params_defs: []
// [Asm] # live_in: [zero], live_out: [v13]
// [Asm] # block parameters: []
// [Asm] .main.115_4:
// [Asm] # control
// [Asm]   mv v13, zero  # live: [v13]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v13, a0], upward_exposed: [v13], params_defs: [v13]
// [Asm] # live_in: [v13], live_out: []
// [Asm] # block parameters: [v13]
// [Asm] .main.115_5:
// [Asm] # control
// [Asm]   mv a0, v13  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] do.116:
// [Asm] # block info: defs: [v3, v4, v5, v2], uses: [a2, a1, a0, zero], upward_exposed: [a2, a1, a0, zero], params_defs: []
// [Asm] # live_in: [a2, a1, a0, zero], live_out: [v2, v4, v5, zero, v3]
// [Asm] # block parameters: []
// [Asm] .do.116_0:
// [Asm]   # save_ctx1  # live: [a2, a1, zero, a0]
// [Asm]   mv v2, a0  # live: [a2, a1, zero, v2]
// [Asm]   mv v3, a1  # live: [v3, a2, zero, v2]
// [Asm]   mv v4, a2  # live: [v3, v4, zero, v2]
// [Asm] # control
// [Asm]   mv v5, zero  # live: [v3, v4, v5, zero, v2]
// [Asm] 
// [Asm] # block info: defs: [v6], uses: [v6, v5, v3], upward_exposed: [v5, v3], params_defs: [v5]
// [Asm] # live_in: [v2, v4, v5, zero, v3], live_out: [v3, v4, v5, zero, v2]
// [Asm] # block parameters: [v5]
// [Asm] .do.116_2:
// [Asm]   addi v6, v3, -1  # live: [v3, v5, zero, v4, v6, v2]
// [Asm] # control
// [Asm]   blt v6, v5, .do.116_4  # live: [v2, v4, v5, zero, v3]
// [Asm] 
// [Asm] # block info: defs: [t1, v16, ft0, ft1, a1, fa1, fa2, ft6, v20, a4, fa6, v19, a6, ft10, ft5, ft7, ft4, ft9, v10, a5, fa4, a0, ft2, a2, v17, a3, s10, v9, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v5, v16, v10, a0, v20, v19, v4, v17, v9, v2], upward_exposed: [v4, v5, v2], params_defs: []
// [Asm] # live_in: [v3, v4, v5, zero, v2], live_out: [v2, v4, v5, zero, v3]
// [Asm] # block parameters: []
// [Asm] .do.116_3:
// [Asm]   slliw v19, v5, 2  # live: [v2, v5, zero, v19, v4, v3]
// [Asm]   add v20, v4, v19  # live: [v2, v5, zero, v20, v4, v3]
// [Asm]   lw v9, 0(v20)  # live: [v2, v5, zero, v4, v9, v3]
// [Asm]   mv s10, v2  # live: [v2, v5, zero, v4, v9, v3]
// [Asm]   ld v17, 0(v2)  # live: [v2, v5, zero, v4, v17, v9, v3]
// [Asm]   # save_ctx2  # live: [v2, v5, zero, v4, v17, v9, v3]
// [Asm]   mv a0, v9  # live: [v2, v5, zero, a0, v4, v17, v3]
// [Asm]   jalr v17  # live: [v2, v5, zero, a0, v4, v3]
// [Asm]   mv v10, a0  # live: [v2, v5, v10, zero, v4, v3]
// [Asm]   # restore_ctx2  # live: [v2, v5, v10, zero, v4, v3]
// [Asm] # control
// [Asm]   li v16, 1  # live: [v2, v5, v16, v10, zero, v4, v3]
// [Asm]   bne v10, v16, .do.116_6  # live: [v3, v4, v5, zero, v2]
// [Asm] 
// [Asm] # block info: defs: [v14, v5], uses: [v5, v14], upward_exposed: [v5], params_defs: []
// [Asm] # live_in: [v2, v4, v5, zero, v3], live_out: [v2, v4, v5, zero, v3]
// [Asm] # block parameters: []
// [Asm] .do.116_5:
// [Asm]   addi v14, v5, 1  # live: [v3, v4, v14, zero, v2]
// [Asm] # control
// [Asm]   mv v5, v14  # live: [v3, v4, v5, zero, v2]
// [Asm]   j .do.116_2  # live: [v3, v4, v5, zero, v2]
// [Asm] 
// [Asm] # block info: defs: [v13], uses: [zero], upward_exposed: [zero], params_defs: []
// [Asm] # live_in: [zero], live_out: [v13]
// [Asm] # block parameters: []
// [Asm] .do.116_4:
// [Asm] # control
// [Asm]   mv v13, zero  # live: [v13]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v13, a0], upward_exposed: [v13], params_defs: [v13]
// [Asm] # live_in: [v13], live_out: []
// [Asm] # block parameters: [v13]
// [Asm] .do.116_8:
// [Asm] # control
// [Asm]   mv a0, v13  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v12], uses: [zero], upward_exposed: [zero], params_defs: []
// [Asm] # live_in: [zero], live_out: [v12]
// [Asm] # block parameters: []
// [Asm] .do.116_6:
// [Asm] # control
// [Asm]   mv v12, zero  # live: [v12]
// [Asm] 
// [Asm] # block info: defs: [v13], uses: [v12], upward_exposed: [v12], params_defs: [v12]
// [Asm] # live_in: [v12], live_out: [v13]
// [Asm] # block parameters: [v12]
// [Asm] .do.116_7:
// [Asm] # control
// [Asm]   mv v13, v12  # live: [v13]
// [Asm]   j .do.116_8  # live: [v13]
// [Asm] 
// [Asm] # leaf false
// [Asm] yield.119:
// [Asm] # block info: defs: [v3, t1, v0, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [v3, s10, a0, v2], upward_exposed: [s10, a0], params_defs: []
// [Asm] # live_in: [s10, a0], live_out: []
// [Asm] # block parameters: []
// [Asm] .yield.119_0:
// [Asm]   # save_ctx1  # live: [a0, s10]
// [Asm]   mv v0, s10  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # save_ctx2  # live: [v2]
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   call yield.118  # live: [a0]
// [Asm]   mv v3, a0  # live: [v3]
// [Asm]   # restore_ctx2  # live: [v3]
// [Asm] # control
// [Asm]   mv a0, v3  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] print.117:
// [Asm] # block info: defs: [v3, t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [v3, a0, v2], upward_exposed: [a0], params_defs: []
// [Asm] # live_in: [a0], live_out: []
// [Asm] # block parameters: []
// [Asm] .print.117_0:
// [Asm]   # save_ctx1  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # save_ctx2  # live: [v2]
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   call minimbt_print_int  # live: [a0]
// [Asm]   mv v3, a0  # live: [v3]
// [Asm]   # restore_ctx2  # live: [v3]
// [Asm] # control
// [Asm]   mv a0, v3  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] T$start:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [a0, v2], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: []
// [Asm] # block parameters: []
// [Asm] .T$start_0:
// [Asm]   # save_ctx1  # live: []
// [Asm]   # save_ctx2  # live: []
// [Asm]   call main.115  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # restore_ctx2  # live: [v2]
// [Asm] # control
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] yield.118:
// [Asm] # block info: defs: [v3, t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, v4, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [v4, a0, v2], upward_exposed: [a0], params_defs: []
// [Asm] # live_in: [a0], live_out: []
// [Asm] # block parameters: []
// [Asm] .yield.118_0:
// [Asm]   # save_ctx1  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # save_ctx2  # live: [v2]
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   call print.117  # live: [a0]
// [Asm]   mv v3, a0  # live: []
// [Asm]   # restore_ctx2  # live: []
// [Asm] # control
// [Asm]   li v4, 1  # live: [v4]
// [Asm]   mv a0, v4  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] minimbt_main:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, ra, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, s0, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, sp, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [sp, s0, ra, s11, a0], upward_exposed: [s0, ra, s11], params_defs: []
// [Asm] # live_in: [s0, ra, s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .minimbt_main_b0:
// [Asm]   addi sp, sp, -32  # live: [s0, ra, s11]
// [Asm]   sd ra, 0(sp)  # live: [s0, s11]
// [Asm]   sd s0, 8(sp)  # live: [s11]
// [Asm]   sd s11, 16(sp)  # live: []
// [Asm]   la s11, large_heap_end  # live: []
// [Asm]   mv s0, sp  # live: [s0]
// [Asm]   la sp, large_stack_end  # live: [s0]
// [Asm]   call T$start  # live: [s0, a0]
// [Asm]   mv sp, s0  # live: [a0]
// [Asm]   ld ra, 0(sp)  # live: [a0]
// [Asm]   ld s0, 8(sp)  # live: [a0]
// [Asm]   ld s11, 16(sp)  # live: [a0]
// [Asm]   addi sp, sp, 32  # live: [a0]
// [Asm] # control
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] start:
// [Asm]   .zero 4
// [Asm] 
// [Knf] build_knf: LetRec({name: ("iter", Fun([Fun([Int], Bool)], Bool)), args: [("arr", Array(Int)), ("len", Int)], body: LetRec({name: ("do", Bool), args: [("yield", Var({val: Some(Fun([Int], Bool))}))], body: LetRec({name: ("next", Bool), args: [("i", Var({val: Some(Int)}))], body: If(LE(Var("i"), Prim(Var("len"), Int(1), Sub, kind=Some(Int))), If(App(Var("yield"), [Get(Var("arr"), Var("i"))]), App(Var("next"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]), Bool(false)), Bool(false))}, App(Var("next"), [Int(0)]))}, Var("do"))}, LetRec({name: ("each", Unit), args: [("iter", Fun([Fun([Int], Bool)], Bool)), ("f", Fun([Int], Unit))], body: LetRec({name: ("yield", Bool), args: [("x", Var({val: Some(Int)}))], body: Let(("_", Var({val: Some(Unit)})), App(Var("f"), [Var("x")]), Bool(true))}, LetRec({name: ("do", Var({val: Some(Unit)})), args: [], body: If(App(Var("iter"), [Var("yield")]), App(Var("do"), []), Unit)}, App(Var("do"), [])))}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("arr", Var({val: Some(Array(Int))})), Array(Int(5), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(0), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(1), Int(2)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))))))))}, App(Var("main"), []))))
// [Knf] build_knf: LetRec({name: ("do", Bool), args: [("yield", Var({val: Some(Fun([Int], Bool))}))], body: LetRec({name: ("next", Bool), args: [("i", Var({val: Some(Int)}))], body: If(LE(Var("i"), Prim(Var("len"), Int(1), Sub, kind=Some(Int))), If(App(Var("yield"), [Get(Var("arr"), Var("i"))]), App(Var("next"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]), Bool(false)), Bool(false))}, App(Var("next"), [Int(0)]))}, Var("do"))
// [Knf] build_knf: LetRec({name: ("next", Bool), args: [("i", Var({val: Some(Int)}))], body: If(LE(Var("i"), Prim(Var("len"), Int(1), Sub, kind=Some(Int))), If(App(Var("yield"), [Get(Var("arr"), Var("i"))]), App(Var("next"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]), Bool(false)), Bool(false))}, App(Var("next"), [Int(0)]))
// [Knf] build_knf: If(LE(Var("i"), Prim(Var("len"), Int(1), Sub, kind=Some(Int))), If(App(Var("yield"), [Get(Var("arr"), Var("i"))]), App(Var("next"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]), Bool(false)), Bool(false))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Prim(Var("len"), Int(1), Sub, kind=Some(Int))
// [Knf] build_knf: Var("len")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: If(App(Var("yield"), [Get(Var("arr"), Var("i"))]), App(Var("next"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))]), Bool(false))
// [Knf] build_knf: App(Var("yield"), [Get(Var("arr"), Var("i"))])
// [Knf] build_knf: Var("yield")
// [Knf] build_knf: Get(Var("arr"), Var("i"))
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Var("i")
// [Knf] build_knf: App(Var("next"), [Prim(Var("i"), Int(1), Add, kind=Some(Int))])
// [Knf] build_knf: Var("next")
// [Knf] build_knf: Prim(Var("i"), Int(1), Add, kind=Some(Int))
// [Knf] build_knf: Var("i")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Bool(false)
// [Knf] build_knf: Bool(true)
// [Knf] build_knf: Bool(false)
// [Knf] build_knf: App(Var("next"), [Int(0)])
// [Knf] build_knf: Var("next")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Var("do")
// [Knf] build_knf: LetRec({name: ("each", Unit), args: [("iter", Fun([Fun([Int], Bool)], Bool)), ("f", Fun([Int], Unit))], body: LetRec({name: ("yield", Bool), args: [("x", Var({val: Some(Int)}))], body: Let(("_", Var({val: Some(Unit)})), App(Var("f"), [Var("x")]), Bool(true))}, LetRec({name: ("do", Var({val: Some(Unit)})), args: [], body: If(App(Var("iter"), [Var("yield")]), App(Var("do"), []), Unit)}, App(Var("do"), [])))}, LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("arr", Var({val: Some(Array(Int))})), Array(Int(5), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(0), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(1), Int(2)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))))))))}, App(Var("main"), [])))
// [Knf] build_knf: LetRec({name: ("yield", Bool), args: [("x", Var({val: Some(Int)}))], body: Let(("_", Var({val: Some(Unit)})), App(Var("f"), [Var("x")]), Bool(true))}, LetRec({name: ("do", Var({val: Some(Unit)})), args: [], body: If(App(Var("iter"), [Var("yield")]), App(Var("do"), []), Unit)}, App(Var("do"), [])))
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("f"), [Var("x")]), Bool(true))
// [Knf] build_knf: App(Var("f"), [Var("x")])
// [Knf] build_knf: Var("f")
// [Knf] build_knf: Var("x")
// [Knf] build_knf: Bool(true)
// [Knf] build_knf: LetRec({name: ("do", Var({val: Some(Unit)})), args: [], body: If(App(Var("iter"), [Var("yield")]), App(Var("do"), []), Unit)}, App(Var("do"), []))
// [Knf] build_knf: If(App(Var("iter"), [Var("yield")]), App(Var("do"), []), Unit)
// [Knf] build_knf: App(Var("iter"), [Var("yield")])
// [Knf] build_knf: Var("iter")
// [Knf] build_knf: Var("yield")
// [Knf] build_knf: App(Var("do"), [])
// [Knf] build_knf: Var("do")
// [Knf] build_knf: Unit
// [Knf] build_knf: Bool(true)
// [Knf] build_knf: App(Var("do"), [])
// [Knf] build_knf: Var("do")
// [Knf] build_knf: LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("arr", Var({val: Some(Array(Int))})), Array(Int(5), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(0), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(1), Int(2)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))))))))}, App(Var("main"), []))
// [Knf] build_knf: Let(("arr", Var({val: Some(Array(Int))})), Array(Int(5), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(0), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(1), Int(2)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))))))))
// [Knf] build_knf: Array(Int(5), Int(1))
// [Knf] build_knf: Int(5)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(0), Int(1)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(1), Int(2)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")]))))))))
// [Knf] build_knf: Put(Var("arr"), Int(0), Int(1))
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(1), Int(2)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))))))
// [Knf] build_knf: Put(Var("arr"), Int(1), Int(2))
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Int(2)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(2), Int(3)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")]))))))
// [Knf] build_knf: Put(Var("arr"), Int(2), Int(3))
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Int(2)
// [Knf] build_knf: Int(3)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(3), Int(4)), Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))))
// [Knf] build_knf: Put(Var("arr"), Int(3), Int(4))
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Int(3)
// [Knf] build_knf: Int(4)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), Put(Var("arr"), Int(4), Int(5)), Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")]))))
// [Knf] build_knf: Put(Var("arr"), Int(4), Int(5))
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Int(4)
// [Knf] build_knf: Int(5)
// [Knf] build_knf: Let(("f", Var({val: Some(Fun([Fun([Int], Bool)], Bool))})), App(Var("iter"), [Var("arr"), Int(5)]), LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")])))
// [Knf] build_knf: App(Var("iter"), [Var("arr"), Int(5)])
// [Knf] build_knf: Var("iter")
// [Knf] build_knf: Var("arr")
// [Knf] build_knf: Int(5)
// [Knf] build_knf: LetRec({name: ("print", Unit), args: [("x", Var({val: Some(Int)}))], body: App(Var("print_int"), [Var("x")])}, App(Var("each"), [Var("f"), Var("print")]))
// [Knf] build_knf: App(Var("print_int"), [Var("x")])
// [Knf] build_knf: Var("x")
// [Knf] build_knf: App(Var("each"), [Var("f"), Var("print")])
// [Knf] build_knf: Var("each")
// [Knf] build_knf: Var("f")
// [Knf] build_knf: Var("print")
// [Knf] build_knf: App(Var("main"), [])
// [Knf] build_knf: Var("main")
// [Core] b5 control: Jump(target=b2, args=[Insn(iref=%5)]) already set
// [Core] b6 control: Panic -> Jump(target=b7, args=[Bool(val=false)])
// [Core] b3 control: Panic -> Branch(cond=Insn(iref=%4), t=b5, t_args=[], f=b6, f_args=[])
// [Core] b7 control: Panic -> Jump(target=b8, args=[BlockParam(bref=b7, bpref=$b.0)])
// [Core] b4 control: Panic -> Jump(target=b8, args=[Bool(val=false)])
// [Core] b2 control: Panic -> Branch(cond=Insn(iref=%1), t=b3, t_args=[], f=b4, f_args=[])
// [Core] b8 control: Panic -> Return(args=[BlockParam(bref=b8, bpref=$b.0)])
// [Core] b0 control: Jump(target=b1, args=[Int32(val=0)]) already set
// [Core] b0 control: Panic -> Return(args=[Insn(iref=%0)])
// [Core] b0 control: Panic -> Return(args=[Bool(val=true)])
// [Core] b0 control: Panic -> Return(args=[Insn(iref=%0)])
// [Core] b3 control: Jump(target=b2, args=[]) already set
// [Core] b4 control: Panic -> Jump(target=b5, args=[Unit])
// [Core] b2 control: Panic -> Branch(cond=Insn(iref=%8), t=b3, t_args=[], f=b4, f_args=[])
// [Core] b5 control: Panic -> Return(args=[BlockParam(bref=b5, bpref=$b.0)])
// [Core] b0 control: Jump(target=b1, args=[]) already set
// [Core] b0 control: Panic -> Return(args=[Insn(iref=%0)])
// [Main] beta reduce f.45 = do.82
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_heap, @object
// [Main] large_heap:
// [Main]   .zero 1610612736
// [Main] large_heap_end:
// [Main] 
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_stack, @object
// [Main] large_stack:
// [Main]   .zero 268435456
// [Main] large_stack_end:
// [Main] 
// [Main] __begin_text:
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl main.115
// [Main]   .type main.115, @function
// [Main] # leaf false
// [Main] main.115:
// [Main] .main.115_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   addi s0, s11, -20
// [Main]   andi s11, s0, -8
// [Main]   li a0, 1
// [Main]   sw a0, 0(s0)
// [Main]   sw a0, 4(s0)
// [Main]   sw a0, 8(s0)
// [Main]   sw a0, 12(s0)
// [Main]   sw a0, 16(s0)
// [Main]   li a0, 1
// [Main]   sw a0, 0(s0)
// [Main]   li a0, 2
// [Main]   sw a0, 4(s0)
// [Main]   li a0, 3
// [Main]   sw a0, 8(s0)
// [Main]   li a0, 4
// [Main]   sw a0, 12(s0)
// [Main]   li a0, 5
// [Main]   sw a0, 16(s0)
// [Main] 
// [Main] .main.115_2:
// [Main]   addi a0, s11, -8
// [Main]   andi s11, a0, -8
// [Main]   la a1, yield.119
// [Main]   sd a1, 0(a0)
// [Main]   li a1, 5
// [Main]   mv a2, s0
// [Main]   call do.116
// [Main]   li a1, 1
// [Main]   bne a0, a1, .main.115_4
// [Main] 
// [Main] .main.115_3:
// [Main]   j .main.115_2
// [Main] 
// [Main] .main.115_4:
// [Main]   mv a0, zero
// [Main] 
// [Main] .main.115_5:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl do.116
// [Main]   .type do.116, @function
// [Main] # leaf false
// [Main] do.116:
// [Main] .do.116_0:
// [Main]   addi sp, sp, -48
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s1, 16(sp)
// [Main]   sd s2, 24(sp)
// [Main]   sd s3, 32(sp)
// [Main]   mv s2, a0
// [Main]   mv s0, a1
// [Main]   mv s1, a2
// [Main]   mv s3, zero
// [Main] 
// [Main] .do.116_2:
// [Main]   addi a0, s0, -1
// [Main]   blt a0, s3, .do.116_4
// [Main] 
// [Main] .do.116_3:
// [Main]   slliw a0, s3, 2
// [Main]   add a0, s1, a0
// [Main]   lw a0, 0(a0)
// [Main]   mv s10, s2
// [Main]   ld a1, 0(s2)
// [Main]   jalr a1
// [Main]   li a1, 1
// [Main]   bne a0, a1, .do.116_6
// [Main] 
// [Main] .do.116_5:
// [Main]   addi a0, s3, 1
// [Main]   mv s3, a0
// [Main]   j .do.116_2
// [Main] 
// [Main] .do.116_4:
// [Main]   mv a0, zero
// [Main] 
// [Main] .do.116_8:
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s1, 16(sp)
// [Main]   ld s2, 24(sp)
// [Main]   ld s3, 32(sp)
// [Main]   addi sp, sp, 48
// [Main]   ret
// [Main] 
// [Main] .do.116_6:
// [Main]   mv a0, zero
// [Main] 
// [Main] .do.116_7:
// [Main]   j .do.116_8
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl yield.119
// [Main]   .type yield.119, @function
// [Main] # leaf false
// [Main] yield.119:
// [Main] .yield.119_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   mv a1, s10
// [Main]   call yield.118
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl print.117
// [Main]   .type print.117, @function
// [Main] # leaf false
// [Main] print.117:
// [Main] .print.117_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call minimbt_print_int
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl T$start
// [Main]   .type T$start, @function
// [Main] # leaf false
// [Main] T$start:
// [Main] .T$start_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call main.115
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl yield.118
// [Main]   .type yield.118, @function
// [Main] # leaf false
// [Main] yield.118:
// [Main] .yield.118_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call print.117
// [Main]   li a0, 1
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl minimbt_main
// [Main]   .type minimbt_main, @function
// [Main] # leaf false
// [Main] minimbt_main:
// [Main] .minimbt_main_b0:
// [Main]   addi sp, sp, -32
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s11, 16(sp)
// [Main]   la s11, large_heap_end
// [Main]   mv s0, sp
// [Main]   la sp, large_stack_end
// [Main]   call T$start
// [Main]   mv sp, s0
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s11, 16(sp)
// [Main]   addi sp, sp, 32
// [Main]   ret
// [Main] 
// [Main] __end_text:
// [Main]   .p2align 2
// [Main]   .bss
// [Main]   .globl start
// [Main]   .type start, @object
// [Main] start:
// [Main]   .zero 4
// [Main] 
// [Wasm] Lowering function print.117
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[FnParam(fref=f1, fpref=$f.0)])
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.0) -> $$f.0
// [Wasm] Lowering control Return(args=[Insn(iref=%0)])
// [Wasm] Get Local name FnParam(fref=f1, fpref=$f.0) -> $$f.0
// [Wasm] Lowered function print.117 to wasm
// [Wasm] Lowering function T$start
// [Wasm] Lowering insn Call(ty=Unit, f=f3, args=[])
// [Wasm] Lowering control Return(args=[Insn(iref=%0)])
// [Wasm] Lowered function T$start to wasm
// [Wasm] Lowering function yield.119
// [Wasm] Lowering insn Call(ty=Bool, f=f2, args=[FnParam(fref=f8, fpref=$f.0)])
// [Wasm] Get Local name FnParam(fref=f8, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering control Return(args=[Insn(iref=%0)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name FnParam(fref=f8, fpref=$f.0) -> $$f.0
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Lowered function yield.119 to wasm
// [Wasm] Lowering function yield.118
// [Wasm] Lowering insn Call(ty=Unit, f=f1, args=[FnParam(fref=f2, fpref=$f.0)])
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.0) -> $$f.0
// [Wasm] Lowering control Return(args=[Bool(val=true)])
// [Wasm] Get Local name FnParam(fref=f2, fpref=$f.0) -> $$f.0
// [Wasm] Lowered function yield.118 to wasm
// [Wasm] Lowering function main.115
// [Wasm] Lowering control Jump(target=b2, args=[])
// [Wasm] Lowering control Return(args=[BlockParam(bref=b5, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Lowering control Jump(target=b5, args=[Unit])
// [Wasm] Lowering insn Alloc(ty=ClosureFn(params=[Int32], ty=Bool), mref=m1, fills=[Field(index=0, val=Fn(fref=f8))])
// [Wasm] Get Local name Mem(fref=f3, mref=m1) -> $f3.m1
// [Wasm] Get Local name Mem(fref=f3, mref=m1) -> $f3.m1
// [Wasm] Lowering insn Call(ty=Bool, f=f0, args=[Mem(fref=f3, mref=m1), Int32(val=5), Mem(fref=f3, mref=m0)])
// [Wasm] Get Local name Mem(fref=f3, mref=m1) -> $f3.m1
// [Wasm] Get Local name Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%7), Bool(val=true)])
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Lowering control Branch(cond=Insn(iref=%8), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%8) -> $%8
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m0, fills=[Init(val=Int32(val=1))])
// [Wasm] Get Local name Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f3, mref=m0), index=0, width=@32), val=Int32(val=1))
// [Wasm] Get Local name Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f3, mref=m0), index=1, width=@32), val=Int32(val=2))
// [Wasm] Get Local name Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f3, mref=m0), index=2, width=@32), val=Int32(val=3))
// [Wasm] Get Local name Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f3, mref=m0), index=3, width=@32), val=Int32(val=4))
// [Wasm] Get Local name Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Lowering insn Store(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f3, mref=m0), index=4, width=@32), val=Int32(val=5))
// [Wasm] Get Local name Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Lowering control Jump(target=b1, args=[])
// [Wasm] Local Insn(iref=%8) -> $%8
// [Wasm] Local Mem(fref=f3, mref=m0) -> $f3.m0
// [Wasm] Local Insn(iref=%7) -> $%7
// [Wasm] Local BlockParam(bref=b5, bpref=$b.0) -> $b5.$b.0
// [Wasm] Local Mem(fref=f3, mref=m1) -> $f3.m1
// [Wasm] Lowered function main.115 to wasm
// [Wasm] Lowering function do.116
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[BlockParam(bref=b2, bpref=$b.0), Int32(val=1)])
// [Wasm] Get Local name BlockParam(bref=b2, bpref=$b.0) -> $b2.$b.0
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Lowering control Jump(target=b2, args=[Insn(iref=%5)])
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Get Local name BlockParam(bref=b2, bpref=$b.0) -> $b2.$b.0
// [Wasm] Lowering control Return(args=[BlockParam(bref=b8, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b8, bpref=$b.0) -> $b8.$b.0
// [Wasm] Lowering control Jump(target=b8, args=[BlockParam(bref=b7, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b7, bpref=$b.0) -> $b7.$b.0
// [Wasm] Get Local name BlockParam(bref=b8, bpref=$b.0) -> $b8.$b.0
// [Wasm] Lowering control Jump(target=b7, args=[Bool(val=false)])
// [Wasm] Get Local name BlockParam(bref=b7, bpref=$b.0) -> $b7.$b.0
// [Wasm] Lowering insn Load(ty=Int32, ma=Offset(ty=Int32, val=FnParam(fref=f0, fpref=$f.2), offset=BlockParam(bref=b2, bpref=$b.0), width=@32))
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.2) -> $$f.2
// [Wasm] Get Local name BlockParam(bref=b2, bpref=$b.0) -> $b2.$b.0
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering insn Apply(ty=Bool, f=FnParam(fref=f0, fpref=$f.0), args=[Insn(iref=%2)])
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%3), Bool(val=true)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering control Branch(cond=Insn(iref=%4), t=b5, t_args=[], f=b6, f_args=[])
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering control Jump(target=b8, args=[Bool(val=false)])
// [Wasm] Get Local name BlockParam(bref=b8, bpref=$b.0) -> $b8.$b.0
// [Wasm] Lowering insn Op(ty=Int32, op=Sub, args=[FnParam(fref=f0, fpref=$f.1), Int32(val=1)])
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering insn Op(ty=Bool, op=Le, args=[BlockParam(bref=b2, bpref=$b.0), Insn(iref=%0)])
// [Wasm] Get Local name BlockParam(bref=b2, bpref=$b.0) -> $b2.$b.0
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering control Branch(cond=Insn(iref=%1), t=b3, t_args=[], f=b4, f_args=[])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering control Jump(target=b1, args=[Int32(val=0)])
// [Wasm] Get Local name BlockParam(bref=b2, bpref=$b.0) -> $b2.$b.0
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.0) -> $$f.0
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.1) -> $$f.1
// [Wasm] Get Local name FnParam(fref=f0, fpref=$f.2) -> $$f.2
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local BlockParam(bref=b2, bpref=$b.0) -> $b2.$b.0
// [Wasm] Local BlockParam(bref=b7, bpref=$b.0) -> $b7.$b.0
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local BlockParam(bref=b8, bpref=$b.0) -> $b8.$b.0
// [Wasm] Local Insn(iref=%5) -> $%5
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Lowered function do.116 to wasm
// [KnfOpt] func_tre: iter.1 false
// [KnfOpt] func_tre: do.4 false
// [KnfOpt] func_tre: next.6 true
// [KnfOpt] func_tre: each.16 false
// [KnfOpt] func_tre: yield.19 false
// [KnfOpt] func_tre: do.22 true
// [KnfOpt] func_tre: main.25 false
// [KnfOpt] func_tre: print.46 false
// [KnfOpt] freq: {iter.1: Once, do.4: AsClosure, next.6: Once, next.48: Many(2), each.16: Once, yield.19: AsClosure, do.22: Once, do.57: Many(2), main.25: Once, print.46: AsClosure}
// [KnfOpt] Inline threshold 21
// [KnfOpt] Fn like 0
// [KnfOpt] Join point count 1
// [KnfOpt] Inline decision next.6 accepted
// [KnfOpt] Knf inline Some(next) Unit
// [KnfOpt] Inline threshold 9
// [KnfOpt] Fn like 0
// [KnfOpt] Join point count 1
// [KnfOpt] Inline decision do.22 accepted
// [KnfOpt] Knf inline Some(do) Unit
// [KnfOpt] Inline threshold 47
// [KnfOpt] Fn like 1
// [KnfOpt] Join point count 2
// [KnfOpt] Inline decision iter.1 accepted
// [KnfOpt] Inline threshold 23
// [KnfOpt] Fn like 2
// [KnfOpt] Join point count 2
// [KnfOpt] Inline decision each.16 accepted
// [KnfOpt] Knf inline Some(each) Unit
// [KnfOpt] Knf inline Some(iter) let f.45: Fun([Fun([Int], Bool)], Bool) = Unit
// [KnfOpt] let rec print.46: Unit = (x.47: Var({val: Some(Int)})) {
// [KnfOpt]   ExtApply(minimbt_print_int, [x.47, ])
// [KnfOpt] }
// [KnfOpt] let rec yield.72: Bool = (x.73: Var({val: Some(Int)})) {
// [KnfOpt]   let _74: Unit = Apply(print.46, [x.73, ])
// [KnfOpt]   Bool(true)
// [KnfOpt] }
// [KnfOpt] let rec do.75: Var({val: Some(Unit)}) = () {
// [KnfOpt]   let join do.76: Var({val: Some(Unit)}) = () {
// [KnfOpt]     let _77: Bool = Apply(f.45, [yield.72, ])
// [KnfOpt]     let _78: Bool = Bool(true)
// [KnfOpt]     if (_77 == _78) then {
// [KnfOpt]       Jump(do.76, [])
// [KnfOpt]     } else {
// [KnfOpt]       Unit
// [KnfOpt]     }
// [KnfOpt]   }
// [KnfOpt]   Jump(do.76, [])
// [KnfOpt] }
// [KnfOpt] let join do.79: Var({val: Some(Unit)}) = () {
// [KnfOpt]   let _80: Bool = Apply(f.45, [yield.72, ])
// [KnfOpt]   let _81: Bool = Bool(true)
// [KnfOpt]   if (_80 == _81) then {
// [KnfOpt]     Jump(do.79, [])
// [KnfOpt]   } else {
// [KnfOpt]     Unit
// [KnfOpt]   }
// [KnfOpt] }
// [KnfOpt] Jump(do.79, [])
// [KnfOpt] Inline threshold 23
// [KnfOpt] Fn like 2
// [KnfOpt] Join point count 2
// [KnfOpt] Inline decision each.16 accepted
// [KnfOpt] Knf inline Some(each) Unit
// [KnfOpt] Numbers of let rec: 4 5 1
// [Parser] flags: []
// [CoreOpt] Call frequnce: FnCallFreq({f1: Once, f10: Once, f8: MaybeInClosure, f2: Once, f3: Once, f0: Once})
