\hypertarget{gpio__stm32f411__config_8h}{}\section{gpio\+\_\+stm32f411\+\_\+config.\+h File Reference}
\label{gpio__stm32f411__config_8h}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}


machine specific configuration enumerations and structures  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
Include dependency graph for gpio\+\_\+stm32f411\+\_\+config.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=205pt]{gpio__stm32f411__config_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=314pt]{gpio__stm32f411__config_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structgpio__config__t}{gpio\+\_\+config\+\_\+t}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{gpio__stm32f411__config_8h_abf6d98e99fb0fb81b56c89f29bd6120e}{gpio\+\_\+pin\+\_\+t} \{ \newline
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+0}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+1}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+2}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+3}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+4}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+5}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+6}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+7}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+8}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+9}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+10}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+11}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+12}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+13}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+14}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+\_\+15}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+0}, 
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+1}, 
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+2}, 
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+3}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+4}, 
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+5}, 
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+6}, 
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+7}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+8}, 
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+9}, 
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+10}, 
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+11}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+12}, 
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+13}, 
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+14}, 
{\bfseries G\+P\+I\+O\+\_\+\+B\+\_\+15}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+0}, 
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+1}, 
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+2}, 
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+3}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+4}, 
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+5}, 
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+6}, 
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+7}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+8}, 
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+9}, 
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+10}, 
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+11}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+12}, 
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+13}, 
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+14}, 
{\bfseries G\+P\+I\+O\+\_\+\+C\+\_\+15}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+0}, 
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+1}, 
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+2}, 
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+3}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+4}, 
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+5}, 
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+6}, 
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+7}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+8}, 
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+9}, 
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+10}, 
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+11}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+12}, 
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+13}, 
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+14}, 
{\bfseries G\+P\+I\+O\+\_\+\+D\+\_\+15}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+0}, 
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+1}, 
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+2}, 
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+3}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+4}, 
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+5}, 
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+6}, 
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+7}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+8}, 
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+9}, 
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+10}, 
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+11}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+12}, 
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+13}, 
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+14}, 
{\bfseries G\+P\+I\+O\+\_\+\+E\+\_\+15}, 
\newline
{\bfseries N\+U\+M\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+NS}
 \}
\item 
enum \hyperlink{gpio__stm32f411__config_8h_a5e8c50a3dc51d01d0e6bdf2428ee59a7}{gpio\+\_\+pin\+\_\+state\+\_\+t} \{ {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+L\+OW} = 0\+UL, 
{\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+H\+I\+GH} = 1\+UL
 \}
\item 
enum \hyperlink{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454}{gpio\+\_\+mode\+\_\+t} \{ \newline
\hyperlink{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454aa1ea38ffc304a6c32480a65b5fec7302}{G\+P\+I\+O\+\_\+\+I\+N\+P\+UT}, 
\hyperlink{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454aa248e73c1faee9c6f072fd91569cf516}{G\+P\+I\+O\+\_\+\+O\+U\+T\+P\+UT}, 
\hyperlink{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454a17fc775975ea5fd3a7d9e61a9ed158d9}{G\+P\+I\+O\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+F\+U\+N\+C\+T\+I\+ON}, 
\hyperlink{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454ae8bd62cf000e751ffdce5a9de1c0dcc0}{G\+P\+I\+O\+\_\+\+A\+N\+A\+L\+OG}, 
\newline
\hyperlink{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454ae0ee8a8e757106cefaa2a710b4190062}{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+M\+O\+D\+E\+\_\+\+O\+P\+T\+I\+O\+NS}
 \}
\item 
enum \hyperlink{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3a}{gpio\+\_\+resistor\+\_\+t} \{ \hyperlink{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3aa97f95634a424bda4c7b4437a0e4b5f38}{G\+P\+I\+O\+\_\+\+N\+O\+\_\+\+R\+E\+S\+I\+S\+T\+OR}, 
\hyperlink{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3aae7d1b2a9078939dd744dd9a7cd61d9df}{G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+\_\+\+UP}, 
\hyperlink{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3aa93970a9b4ab92816371682f4e537a8e2}{G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN}, 
\hyperlink{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3aa39338530834967fdec49448fcda325ab}{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+R\+E\+S\+I\+S\+T\+O\+R\+\_\+\+O\+P\+T\+I\+O\+NS}
 \}
\item 
enum \hyperlink{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6}{gpio\+\_\+output\+\_\+type\+\_\+t} \{ \hyperlink{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6a2ede6e0f1b50e67e840a93701323c775}{G\+P\+I\+O\+\_\+\+P\+U\+S\+H\+\_\+\+P\+U\+LL}, 
\hyperlink{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6a5b0c623028002305892a4558ef0a6222}{G\+P\+I\+O\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+IN}, 
\hyperlink{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6a453c324ad0f7c4c0fcb526e09c430379}{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+P\+T\+I\+O\+NS}
 \}
\item 
enum \hyperlink{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495}{gpio\+\_\+output\+\_\+speed\+\_\+t} \{ \newline
\hyperlink{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495adad1d99afc424c9903c2116308da5778}{G\+P\+I\+O\+\_\+\+L\+O\+W\+\_\+\+S\+P\+E\+ED}, 
\hyperlink{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495a357cb42172062338fb8a9f316b345082}{G\+P\+I\+O\+\_\+\+M\+E\+D\+\_\+\+S\+P\+E\+ED}, 
\hyperlink{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495a7f887b162032802729cd2f41323a33ff}{G\+P\+I\+O\+\_\+\+F\+A\+S\+T\+\_\+\+S\+P\+E\+ED}, 
\hyperlink{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495adb3d95caeba959c63a9709ca19a9cd04}{G\+P\+I\+O\+\_\+\+H\+I\+G\+H\+\_\+\+S\+P\+E\+ED}, 
\newline
\hyperlink{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495aeafb846c9eb9b0fa2a44628791f32af1}{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+S\+P\+E\+E\+D\+\_\+\+O\+P\+T\+I\+O\+NS}
 \}
\item 
enum \hyperlink{gpio__stm32f411__config_8h_ac86e130e5617ffe35f2aa1169d8a67c0}{gpio\+\_\+mux\+\_\+t} \{ \newline
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+0}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+1}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+2}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+3}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+4}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+5}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+6}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+7}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+8}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+9}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+10}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+11}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+12}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+13}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+14}, 
{\bfseries G\+P\+I\+O\+\_\+\+A\+F\+\_\+15}, 
\newline
{\bfseries G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+A\+F\+\_\+\+O\+P\+T\+I\+O\+NS}
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
const \hyperlink{structgpio__config__t}{gpio\+\_\+config\+\_\+t} $\ast$ \hyperlink{gpio__stm32f411__config_8h_a2f1150ba6fa738e90abcd72b16507062}{gpio\+\_\+config\+\_\+get} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
machine specific configuration enumerations and structures 



\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454}\label{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454}} 
\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!gpio\+\_\+mode\+\_\+t@{gpio\+\_\+mode\+\_\+t}}
\index{gpio\+\_\+mode\+\_\+t@{gpio\+\_\+mode\+\_\+t}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}
\subsubsection{\texorpdfstring{gpio\+\_\+mode\+\_\+t}{gpio\_mode\_t}}
{\footnotesize\ttfamily enum \hyperlink{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454}{gpio\+\_\+mode\+\_\+t}}

Contains all the modes a specific pin can be in. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+I\+N\+P\+UT@{G\+P\+I\+O\+\_\+\+I\+N\+P\+UT}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+I\+N\+P\+UT@{G\+P\+I\+O\+\_\+\+I\+N\+P\+UT}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454aa1ea38ffc304a6c32480a65b5fec7302}\label{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454aa1ea38ffc304a6c32480a65b5fec7302}} 
G\+P\+I\+O\+\_\+\+I\+N\+P\+UT&The pin functions as a digital input \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+O\+U\+T\+P\+UT@{G\+P\+I\+O\+\_\+\+O\+U\+T\+P\+UT}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+O\+U\+T\+P\+UT@{G\+P\+I\+O\+\_\+\+O\+U\+T\+P\+UT}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454aa248e73c1faee9c6f072fd91569cf516}\label{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454aa248e73c1faee9c6f072fd91569cf516}} 
G\+P\+I\+O\+\_\+\+O\+U\+T\+P\+UT&The pin functions as a digital output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+F\+U\+N\+C\+T\+I\+ON@{G\+P\+I\+O\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+F\+U\+N\+C\+T\+I\+ON}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+F\+U\+N\+C\+T\+I\+ON@{G\+P\+I\+O\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+F\+U\+N\+C\+T\+I\+ON}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454a17fc775975ea5fd3a7d9e61a9ed158d9}\label{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454a17fc775975ea5fd3a7d9e61a9ed158d9}} 
G\+P\+I\+O\+\_\+\+A\+L\+T\+E\+R\+N\+A\+T\+E\+\_\+\+F\+U\+N\+C\+T\+I\+ON&The pin is multiplexed to allow another peripheral to control it \begin{DoxySeeAlso}{See also}
\hyperlink{gpio__stm32f411__config_8h_ac86e130e5617ffe35f2aa1169d8a67c0}{gpio\+\_\+mux\+\_\+t} 
\end{DoxySeeAlso}
\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+A\+N\+A\+L\+OG@{G\+P\+I\+O\+\_\+\+A\+N\+A\+L\+OG}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+A\+N\+A\+L\+OG@{G\+P\+I\+O\+\_\+\+A\+N\+A\+L\+OG}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454ae8bd62cf000e751ffdce5a9de1c0dcc0}\label{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454ae8bd62cf000e751ffdce5a9de1c0dcc0}} 
G\+P\+I\+O\+\_\+\+A\+N\+A\+L\+OG&The pin works as an analog, defined by the A\+DC peripheral \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+M\+O\+D\+E\+\_\+\+O\+P\+T\+I\+O\+NS@{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+M\+O\+D\+E\+\_\+\+O\+P\+T\+I\+O\+NS}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+M\+O\+D\+E\+\_\+\+O\+P\+T\+I\+O\+NS@{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+M\+O\+D\+E\+\_\+\+O\+P\+T\+I\+O\+NS}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454ae0ee8a8e757106cefaa2a710b4190062}\label{gpio__stm32f411__config_8h_a491a2cbfb4e94f2afcc0d5bdef2dc454ae0ee8a8e757106cefaa2a710b4190062}} 
G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+M\+O\+D\+E\+\_\+\+O\+P\+T\+I\+O\+NS&Redundant extra option. Can be used for assertions in super robust implementations where the strength of enums is in question. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{gpio__stm32f411__config_8h_ac86e130e5617ffe35f2aa1169d8a67c0}\label{gpio__stm32f411__config_8h_ac86e130e5617ffe35f2aa1169d8a67c0}} 
\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!gpio\+\_\+mux\+\_\+t@{gpio\+\_\+mux\+\_\+t}}
\index{gpio\+\_\+mux\+\_\+t@{gpio\+\_\+mux\+\_\+t}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}
\subsubsection{\texorpdfstring{gpio\+\_\+mux\+\_\+t}{gpio\_mux\_t}}
{\footnotesize\ttfamily enum \hyperlink{gpio__stm32f411__config_8h_ac86e130e5617ffe35f2aa1169d8a67c0}{gpio\+\_\+mux\+\_\+t}}

All alternate function values fed into the 4bit multiplexer. See Figure 17 in R\+M0383 \mbox{\Hypertarget{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495}\label{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495}} 
\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!gpio\+\_\+output\+\_\+speed\+\_\+t@{gpio\+\_\+output\+\_\+speed\+\_\+t}}
\index{gpio\+\_\+output\+\_\+speed\+\_\+t@{gpio\+\_\+output\+\_\+speed\+\_\+t}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}
\subsubsection{\texorpdfstring{gpio\+\_\+output\+\_\+speed\+\_\+t}{gpio\_output\_speed\_t}}
{\footnotesize\ttfamily enum \hyperlink{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495}{gpio\+\_\+output\+\_\+speed\+\_\+t}}

Contains speed options for a pin\textquotesingle{}s output. Actual speed is a factor Vdd and capacitor selection. See pages 101-\/102 in the S\+T\+M32\+F411xE datasheet for concrete numbers. All ranges given below are implementation sensitive \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+L\+O\+W\+\_\+\+S\+P\+E\+ED@{G\+P\+I\+O\+\_\+\+L\+O\+W\+\_\+\+S\+P\+E\+ED}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+L\+O\+W\+\_\+\+S\+P\+E\+ED@{G\+P\+I\+O\+\_\+\+L\+O\+W\+\_\+\+S\+P\+E\+ED}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495adad1d99afc424c9903c2116308da5778}\label{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495adad1d99afc424c9903c2116308da5778}} 
G\+P\+I\+O\+\_\+\+L\+O\+W\+\_\+\+S\+P\+E\+ED&Output speed is between 2-\/8\+M\+Hz \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+M\+E\+D\+\_\+\+S\+P\+E\+ED@{G\+P\+I\+O\+\_\+\+M\+E\+D\+\_\+\+S\+P\+E\+ED}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+M\+E\+D\+\_\+\+S\+P\+E\+ED@{G\+P\+I\+O\+\_\+\+M\+E\+D\+\_\+\+S\+P\+E\+ED}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495a357cb42172062338fb8a9f316b345082}\label{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495a357cb42172062338fb8a9f316b345082}} 
G\+P\+I\+O\+\_\+\+M\+E\+D\+\_\+\+S\+P\+E\+ED&Output speed is between 12.\+5-\/50\+M\+Hz \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+F\+A\+S\+T\+\_\+\+S\+P\+E\+ED@{G\+P\+I\+O\+\_\+\+F\+A\+S\+T\+\_\+\+S\+P\+E\+ED}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+F\+A\+S\+T\+\_\+\+S\+P\+E\+ED@{G\+P\+I\+O\+\_\+\+F\+A\+S\+T\+\_\+\+S\+P\+E\+ED}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495a7f887b162032802729cd2f41323a33ff}\label{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495a7f887b162032802729cd2f41323a33ff}} 
G\+P\+I\+O\+\_\+\+F\+A\+S\+T\+\_\+\+S\+P\+E\+ED&Output speed is between 25-\/100\+M\+Hz \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+H\+I\+G\+H\+\_\+\+S\+P\+E\+ED@{G\+P\+I\+O\+\_\+\+H\+I\+G\+H\+\_\+\+S\+P\+E\+ED}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+H\+I\+G\+H\+\_\+\+S\+P\+E\+ED@{G\+P\+I\+O\+\_\+\+H\+I\+G\+H\+\_\+\+S\+P\+E\+ED}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495adb3d95caeba959c63a9709ca19a9cd04}\label{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495adb3d95caeba959c63a9709ca19a9cd04}} 
G\+P\+I\+O\+\_\+\+H\+I\+G\+H\+\_\+\+S\+P\+E\+ED&Output speed is between 50-\/100\+M\+Hz \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+S\+P\+E\+E\+D\+\_\+\+O\+P\+T\+I\+O\+NS@{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+S\+P\+E\+E\+D\+\_\+\+O\+P\+T\+I\+O\+NS}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+S\+P\+E\+E\+D\+\_\+\+O\+P\+T\+I\+O\+NS@{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+S\+P\+E\+E\+D\+\_\+\+O\+P\+T\+I\+O\+NS}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495aeafb846c9eb9b0fa2a44628791f32af1}\label{gpio__stm32f411__config_8h_aa8c7c905e73523d86cfed9bd45aa9495aeafb846c9eb9b0fa2a44628791f32af1}} 
G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+S\+P\+E\+E\+D\+\_\+\+O\+P\+T\+I\+O\+NS&Redundant extra option. Can be used for assertions in super robust implementations where the strength of enums is in question. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6}\label{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6}} 
\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!gpio\+\_\+output\+\_\+type\+\_\+t@{gpio\+\_\+output\+\_\+type\+\_\+t}}
\index{gpio\+\_\+output\+\_\+type\+\_\+t@{gpio\+\_\+output\+\_\+type\+\_\+t}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}
\subsubsection{\texorpdfstring{gpio\+\_\+output\+\_\+type\+\_\+t}{gpio\_output\_type\_t}}
{\footnotesize\ttfamily enum \hyperlink{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6}{gpio\+\_\+output\+\_\+type\+\_\+t}}

Defines the electrical behaviour of an output pin. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+P\+U\+S\+H\+\_\+\+P\+U\+LL@{G\+P\+I\+O\+\_\+\+P\+U\+S\+H\+\_\+\+P\+U\+LL}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+P\+U\+S\+H\+\_\+\+P\+U\+LL@{G\+P\+I\+O\+\_\+\+P\+U\+S\+H\+\_\+\+P\+U\+LL}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6a2ede6e0f1b50e67e840a93701323c775}\label{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6a2ede6e0f1b50e67e840a93701323c775}} 
G\+P\+I\+O\+\_\+\+P\+U\+S\+H\+\_\+\+P\+U\+LL&The pin can drive to electrical defined 1 and 0 (Vdd and G\+ND) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+IN@{G\+P\+I\+O\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+IN}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+IN@{G\+P\+I\+O\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+IN}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6a5b0c623028002305892a4558ef0a6222}\label{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6a5b0c623028002305892a4558ef0a6222}} 
G\+P\+I\+O\+\_\+\+O\+P\+E\+N\+\_\+\+D\+R\+A\+IN&The pin can only drive to G\+ND. Output options are undefined and 0. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+P\+T\+I\+O\+NS@{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+P\+T\+I\+O\+NS}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+P\+T\+I\+O\+NS@{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+P\+T\+I\+O\+NS}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6a453c324ad0f7c4c0fcb526e09c430379}\label{gpio__stm32f411__config_8h_a09cae9c54cabb67e47ab4c1200b341c6a453c324ad0f7c4c0fcb526e09c430379}} 
G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+O\+P\+T\+I\+O\+NS&Redundant extra option. Can be used for assertions in super robust implementations where the strength of enums is in question. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{gpio__stm32f411__config_8h_a5e8c50a3dc51d01d0e6bdf2428ee59a7}\label{gpio__stm32f411__config_8h_a5e8c50a3dc51d01d0e6bdf2428ee59a7}} 
\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!gpio\+\_\+pin\+\_\+state\+\_\+t@{gpio\+\_\+pin\+\_\+state\+\_\+t}}
\index{gpio\+\_\+pin\+\_\+state\+\_\+t@{gpio\+\_\+pin\+\_\+state\+\_\+t}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}
\subsubsection{\texorpdfstring{gpio\+\_\+pin\+\_\+state\+\_\+t}{gpio\_pin\_state\_t}}
{\footnotesize\ttfamily enum \hyperlink{gpio__stm32f411__config_8h_a5e8c50a3dc51d01d0e6bdf2428ee59a7}{gpio\+\_\+pin\+\_\+state\+\_\+t}}

Contains both active states a pin can be in. Actual electrical behaviour depends on push-\/pull/open drain settings. \mbox{\Hypertarget{gpio__stm32f411__config_8h_abf6d98e99fb0fb81b56c89f29bd6120e}\label{gpio__stm32f411__config_8h_abf6d98e99fb0fb81b56c89f29bd6120e}} 
\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!gpio\+\_\+pin\+\_\+t@{gpio\+\_\+pin\+\_\+t}}
\index{gpio\+\_\+pin\+\_\+t@{gpio\+\_\+pin\+\_\+t}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}
\subsubsection{\texorpdfstring{gpio\+\_\+pin\+\_\+t}{gpio\_pin\_t}}
{\footnotesize\ttfamily enum \hyperlink{gpio__stm32f411__config_8h_abf6d98e99fb0fb81b56c89f29bd6120e}{gpio\+\_\+pin\+\_\+t}}

Contains all of the gpio pins on all of the ports. Intermediary calculations are used to separate port and pins. \mbox{\Hypertarget{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3a}\label{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3a}} 
\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!gpio\+\_\+resistor\+\_\+t@{gpio\+\_\+resistor\+\_\+t}}
\index{gpio\+\_\+resistor\+\_\+t@{gpio\+\_\+resistor\+\_\+t}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}
\subsubsection{\texorpdfstring{gpio\+\_\+resistor\+\_\+t}{gpio\_resistor\_t}}
{\footnotesize\ttfamily enum \hyperlink{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3a}{gpio\+\_\+resistor\+\_\+t}}

Contains the resistor options over a pin for both input and output modes. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+N\+O\+\_\+\+R\+E\+S\+I\+S\+T\+OR@{G\+P\+I\+O\+\_\+\+N\+O\+\_\+\+R\+E\+S\+I\+S\+T\+OR}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+N\+O\+\_\+\+R\+E\+S\+I\+S\+T\+OR@{G\+P\+I\+O\+\_\+\+N\+O\+\_\+\+R\+E\+S\+I\+S\+T\+OR}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3aa97f95634a424bda4c7b4437a0e4b5f38}\label{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3aa97f95634a424bda4c7b4437a0e4b5f38}} 
G\+P\+I\+O\+\_\+\+N\+O\+\_\+\+R\+E\+S\+I\+S\+T\+OR&No resistor. Pin is undefined unless driven actively \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+\_\+\+UP@{G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+\_\+\+UP}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+\_\+\+UP@{G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+\_\+\+UP}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3aae7d1b2a9078939dd744dd9a7cd61d9df}\label{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3aae7d1b2a9078939dd744dd9a7cd61d9df}} 
G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+\_\+\+UP&Pull up resistor over pin. Will default to high unless driven \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN@{G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN@{G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3aa93970a9b4ab92816371682f4e537a8e2}\label{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3aa93970a9b4ab92816371682f4e537a8e2}} 
G\+P\+I\+O\+\_\+\+P\+U\+L\+L\+\_\+\+D\+O\+WN&Pull down resistor over pin. Will default to low unless driven \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+R\+E\+S\+I\+S\+T\+O\+R\+\_\+\+O\+P\+T\+I\+O\+NS@{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+R\+E\+S\+I\+S\+T\+O\+R\+\_\+\+O\+P\+T\+I\+O\+NS}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+R\+E\+S\+I\+S\+T\+O\+R\+\_\+\+O\+P\+T\+I\+O\+NS@{G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+R\+E\+S\+I\+S\+T\+O\+R\+\_\+\+O\+P\+T\+I\+O\+NS}}}\mbox{\Hypertarget{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3aa39338530834967fdec49448fcda325ab}\label{gpio__stm32f411__config_8h_ae69599cbb4f87bfc9da21f3db8b0fe3aa39338530834967fdec49448fcda325ab}} 
G\+P\+I\+O\+\_\+\+M\+A\+X\+\_\+\+R\+E\+S\+I\+S\+T\+O\+R\+\_\+\+O\+P\+T\+I\+O\+NS&Redundant extra option. Can be used for assertions in super robust where the strength of enums is in question. \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{gpio__stm32f411__config_8h_a2f1150ba6fa738e90abcd72b16507062}\label{gpio__stm32f411__config_8h_a2f1150ba6fa738e90abcd72b16507062}} 
\index{gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}!gpio\+\_\+config\+\_\+get@{gpio\+\_\+config\+\_\+get}}
\index{gpio\+\_\+config\+\_\+get@{gpio\+\_\+config\+\_\+get}!gpio\+\_\+stm32f411\+\_\+config.\+h@{gpio\+\_\+stm32f411\+\_\+config.\+h}}
\subsubsection{\texorpdfstring{gpio\+\_\+config\+\_\+get()}{gpio\_config\_get()}}
{\footnotesize\ttfamily const \hyperlink{structgpio__config__t}{gpio\+\_\+config\+\_\+t}$\ast$ gpio\+\_\+config\+\_\+get (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

{\bfseries Description\+:} Retrieves the config table for the gpio peripheral, normally hidden statically within the config.\+c file.

P\+R\+E-\/\+C\+O\+N\+D\+I\+T\+I\+ON\+: The config table has been populated/exists with a size greater than 0.

P\+O\+S\+T-\/\+C\+O\+N\+D\+I\+T\+I\+ON\+: The returned value points to the base of the config table

\begin{DoxyReturn}{Returns}
const \hyperlink{structgpio__config__t}{gpio\+\_\+config\+\_\+t} $\ast$
\end{DoxyReturn}
{\bfseries Example\+:} 


\begin{DoxyCode}
\textcolor{keyword}{const} \hyperlink{structgpio__config__t}{gpio\_config\_t} gpio\_config\_table = \hyperlink{gpio__stm32f411__config_8c_a2f1150ba6fa738e90abcd72b16507062}{gpio\_config\_get}(\textcolor{keywordtype}{void});
\hyperlink{gpio__interface_8h_a19bc61b9832a2879bc1c8953dcfae407}{gpio\_init}(gpio\_config\_table);
\end{DoxyCode}


\begin{DoxySeeAlso}{See also}
\hyperlink{gpio__stm32f411_8c_a19bc61b9832a2879bc1c8953dcfae407}{gpio\+\_\+init}
\end{DoxySeeAlso}
~\newline
{\bfseries  -\/ C\+H\+A\+N\+GE H\+I\+S\+T\+O\+RY -\/ }

\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
Date &Software Version &Initials &Description  \\\cline{1-4}
\end{longtabu}
~\newline
~\newline
 

 