<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Docs on OrangeCrab</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/</link><description>Recent content in Docs on OrangeCrab</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><atom:link href="https://orangecrab-fpga.github.io/orangecrab-hardware/docs/index.xml" rel="self" type="application/rss+xml"/><item><title>Downloads</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/downloads/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/downloads/</guid><description>Downloads # KiCad Sources # OrangeCrab GitHub Repository
Other # Interactive HTML Bill Of Materials
Schematic (PDF)
Board CAD model (STEP)
Production Gerbers (ZIP)</description></item><item><title>Getting Started</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/getting-started/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/getting-started/</guid><description>Getting Started # First time using an FPGA? This guide should cover everything you need to get the example verilog project built and loaded up on the OrangeCrab.
Toolchain Setup # This guide will make use of the Open Source FPGA toolchain. It is possible to build and install these from scratch, but the whole process takes around 30 minutes, and can be a bit tricky if you&amp;rsquo;re just getting started.</description></item><item><title>Introduction</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.1/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.1/</guid><description>Description # Initial version of the OrangeCrab, an electronics development board featuring a Lattice ECP5 FPGA, and DDR3 memory. Primarily designed to prototype RISCV SoC and evaluate custom peripherals.
Technical details # Lattice ECP5 25 (With limited support for 45/85 variants) DDR3L Memory upto 1Gbit (64Mbit x16) Micro USB connection Full-speed (12Mbit) USB direct connection to FPGA Battery charger, with charge indicator LED Reset Button 16Mbit QSPI FLASH Memory (Bitstream + User storage) 4bit MicroSD socket 48MHz Oscillator (Used by USB system) ATSAMD10/11 Co-processor planned mainly for the ADC/DAC Spare 3.</description></item><item><title>Introduction</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.2.1/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.2.1/</guid><description>Description # Updated version of the OrangeCrab, an electronics development board featuring a Lattice ECP5 FPGA, and DDR3 memory. Primarily designed to prototype RISCV SoC and evaluate custom peripherals.
This updated version switched to USB-C, removed excessive DDR3 termination, changed the power supplies and added castellated edges to the I/O.
This version is in production by GroupGets, and available from GroupGets, 1BitSquared, and element14.
Technical details # Here are the main details for the OrangeCrab (25F/85F)</description></item><item><title>Introduction</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.2/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.2/</guid><description>Description # Updated version of the OrangeCrab, an electronics development board featuring a Lattice ECP5 FPGA, and DDR3 memory. Primarily designed to prototype RISCV SoC and evaluate custom peripherals.
This updated version improved the multiboot experience by connecting an FPGA I/O to the reset line.
This version was produced as a small batch for a GroupGets campaign.
Technical details # Here are the main details for the OrangeCrab (25F)</description></item><item><title>Pinout</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/pinout/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/pinout/</guid><description>Pinout # Click for larger version</description></item></channel></rss>