--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Logiciel\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Linked.twx Linked.ncd -o Linked.twr Linked.pcf -ucf
Nexys4_Master.ucf

Design file:              Linked.ncd
Physical constraint file: Linked.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2145 paths analyzed, 365 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point CENTER_SYNC1/sig_cntrs_ary_12 (SLICE_X12Y141.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CENTER_SYNC1/sig_cntrs_ary_11 (FF)
  Destination:          CENTER_SYNC1/sig_cntrs_ary_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.111 - 0.136)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CENTER_SYNC1/sig_cntrs_ary_11 to CENTER_SYNC1/sig_cntrs_ary_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y140.DQ     Tcko                  0.393   CENTER_SYNC1/sig_cntrs_ary<11>
                                                       CENTER_SYNC1/sig_cntrs_ary_11
    SLICE_X13Y141.A2     net (fanout=2)        0.593   CENTER_SYNC1/sig_cntrs_ary<11>
    SLICE_X13Y141.A      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>1
    SLICE_X12Y137.C1     net (fanout=1)        0.708   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>
    SLICE_X12Y137.C      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>3
    SLICE_X12Y137.D4     net (fanout=2)        0.333   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o
    SLICE_X12Y137.D      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_01
    SLICE_X12Y141.SR     net (fanout=4)        0.545   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
    SLICE_X12Y141.CLK    Tsrck                 0.373   CENTER_SYNC1/sig_cntrs_ary<15>
                                                       CENTER_SYNC1/sig_cntrs_ary_12
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (1.057ns logic, 2.179ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CENTER_SYNC1/sig_cntrs_ary_9 (FF)
  Destination:          CENTER_SYNC1/sig_cntrs_ary_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.145ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.111 - 0.136)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CENTER_SYNC1/sig_cntrs_ary_9 to CENTER_SYNC1/sig_cntrs_ary_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y140.BQ     Tcko                  0.393   CENTER_SYNC1/sig_cntrs_ary<11>
                                                       CENTER_SYNC1/sig_cntrs_ary_9
    SLICE_X13Y139.A2     net (fanout=2)        0.592   CENTER_SYNC1/sig_cntrs_ary<9>
    SLICE_X13Y139.A      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>1
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>2
    SLICE_X12Y137.C3     net (fanout=1)        0.618   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>1
    SLICE_X12Y137.C      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>3
    SLICE_X12Y137.D4     net (fanout=2)        0.333   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o
    SLICE_X12Y137.D      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_01
    SLICE_X12Y141.SR     net (fanout=4)        0.545   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
    SLICE_X12Y141.CLK    Tsrck                 0.373   CENTER_SYNC1/sig_cntrs_ary<15>
                                                       CENTER_SYNC1/sig_cntrs_ary_12
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (1.057ns logic, 2.088ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CENTER_SYNC1/sig_cntrs_ary_15 (FF)
  Destination:          CENTER_SYNC1/sig_cntrs_ary_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CENTER_SYNC1/sig_cntrs_ary_15 to CENTER_SYNC1/sig_cntrs_ary_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y141.DQ     Tcko                  0.393   CENTER_SYNC1/sig_cntrs_ary<15>
                                                       CENTER_SYNC1/sig_cntrs_ary_15
    SLICE_X13Y141.A1     net (fanout=2)        0.500   CENTER_SYNC1/sig_cntrs_ary<15>
    SLICE_X13Y141.A      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>1
    SLICE_X12Y137.C1     net (fanout=1)        0.708   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>
    SLICE_X12Y137.C      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>3
    SLICE_X12Y137.D4     net (fanout=2)        0.333   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o
    SLICE_X12Y137.D      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_01
    SLICE_X12Y141.SR     net (fanout=4)        0.545   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
    SLICE_X12Y141.CLK    Tsrck                 0.373   CENTER_SYNC1/sig_cntrs_ary<15>
                                                       CENTER_SYNC1/sig_cntrs_ary_12
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (1.057ns logic, 2.086ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point CENTER_SYNC1/sig_cntrs_ary_13 (SLICE_X12Y141.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CENTER_SYNC1/sig_cntrs_ary_11 (FF)
  Destination:          CENTER_SYNC1/sig_cntrs_ary_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.111 - 0.136)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CENTER_SYNC1/sig_cntrs_ary_11 to CENTER_SYNC1/sig_cntrs_ary_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y140.DQ     Tcko                  0.393   CENTER_SYNC1/sig_cntrs_ary<11>
                                                       CENTER_SYNC1/sig_cntrs_ary_11
    SLICE_X13Y141.A2     net (fanout=2)        0.593   CENTER_SYNC1/sig_cntrs_ary<11>
    SLICE_X13Y141.A      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>1
    SLICE_X12Y137.C1     net (fanout=1)        0.708   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>
    SLICE_X12Y137.C      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>3
    SLICE_X12Y137.D4     net (fanout=2)        0.333   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o
    SLICE_X12Y137.D      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_01
    SLICE_X12Y141.SR     net (fanout=4)        0.545   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
    SLICE_X12Y141.CLK    Tsrck                 0.373   CENTER_SYNC1/sig_cntrs_ary<15>
                                                       CENTER_SYNC1/sig_cntrs_ary_13
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (1.057ns logic, 2.179ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CENTER_SYNC1/sig_cntrs_ary_9 (FF)
  Destination:          CENTER_SYNC1/sig_cntrs_ary_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.145ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.111 - 0.136)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CENTER_SYNC1/sig_cntrs_ary_9 to CENTER_SYNC1/sig_cntrs_ary_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y140.BQ     Tcko                  0.393   CENTER_SYNC1/sig_cntrs_ary<11>
                                                       CENTER_SYNC1/sig_cntrs_ary_9
    SLICE_X13Y139.A2     net (fanout=2)        0.592   CENTER_SYNC1/sig_cntrs_ary<9>
    SLICE_X13Y139.A      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>1
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>2
    SLICE_X12Y137.C3     net (fanout=1)        0.618   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>1
    SLICE_X12Y137.C      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>3
    SLICE_X12Y137.D4     net (fanout=2)        0.333   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o
    SLICE_X12Y137.D      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_01
    SLICE_X12Y141.SR     net (fanout=4)        0.545   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
    SLICE_X12Y141.CLK    Tsrck                 0.373   CENTER_SYNC1/sig_cntrs_ary<15>
                                                       CENTER_SYNC1/sig_cntrs_ary_13
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (1.057ns logic, 2.088ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CENTER_SYNC1/sig_cntrs_ary_15 (FF)
  Destination:          CENTER_SYNC1/sig_cntrs_ary_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CENTER_SYNC1/sig_cntrs_ary_15 to CENTER_SYNC1/sig_cntrs_ary_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y141.DQ     Tcko                  0.393   CENTER_SYNC1/sig_cntrs_ary<15>
                                                       CENTER_SYNC1/sig_cntrs_ary_15
    SLICE_X13Y141.A1     net (fanout=2)        0.500   CENTER_SYNC1/sig_cntrs_ary<15>
    SLICE_X13Y141.A      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>1
    SLICE_X12Y137.C1     net (fanout=1)        0.708   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>
    SLICE_X12Y137.C      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>3
    SLICE_X12Y137.D4     net (fanout=2)        0.333   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o
    SLICE_X12Y137.D      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_01
    SLICE_X12Y141.SR     net (fanout=4)        0.545   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
    SLICE_X12Y141.CLK    Tsrck                 0.373   CENTER_SYNC1/sig_cntrs_ary<15>
                                                       CENTER_SYNC1/sig_cntrs_ary_13
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (1.057ns logic, 2.086ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point CENTER_SYNC1/sig_cntrs_ary_14 (SLICE_X12Y141.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CENTER_SYNC1/sig_cntrs_ary_11 (FF)
  Destination:          CENTER_SYNC1/sig_cntrs_ary_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.111 - 0.136)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CENTER_SYNC1/sig_cntrs_ary_11 to CENTER_SYNC1/sig_cntrs_ary_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y140.DQ     Tcko                  0.393   CENTER_SYNC1/sig_cntrs_ary<11>
                                                       CENTER_SYNC1/sig_cntrs_ary_11
    SLICE_X13Y141.A2     net (fanout=2)        0.593   CENTER_SYNC1/sig_cntrs_ary<11>
    SLICE_X13Y141.A      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>1
    SLICE_X12Y137.C1     net (fanout=1)        0.708   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>
    SLICE_X12Y137.C      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>3
    SLICE_X12Y137.D4     net (fanout=2)        0.333   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o
    SLICE_X12Y137.D      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_01
    SLICE_X12Y141.SR     net (fanout=4)        0.545   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
    SLICE_X12Y141.CLK    Tsrck                 0.373   CENTER_SYNC1/sig_cntrs_ary<15>
                                                       CENTER_SYNC1/sig_cntrs_ary_14
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (1.057ns logic, 2.179ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CENTER_SYNC1/sig_cntrs_ary_9 (FF)
  Destination:          CENTER_SYNC1/sig_cntrs_ary_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.145ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.111 - 0.136)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CENTER_SYNC1/sig_cntrs_ary_9 to CENTER_SYNC1/sig_cntrs_ary_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y140.BQ     Tcko                  0.393   CENTER_SYNC1/sig_cntrs_ary<11>
                                                       CENTER_SYNC1/sig_cntrs_ary_9
    SLICE_X13Y139.A2     net (fanout=2)        0.592   CENTER_SYNC1/sig_cntrs_ary<9>
    SLICE_X13Y139.A      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>1
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>2
    SLICE_X12Y137.C3     net (fanout=1)        0.618   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>1
    SLICE_X12Y137.C      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>3
    SLICE_X12Y137.D4     net (fanout=2)        0.333   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o
    SLICE_X12Y137.D      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_01
    SLICE_X12Y141.SR     net (fanout=4)        0.545   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
    SLICE_X12Y141.CLK    Tsrck                 0.373   CENTER_SYNC1/sig_cntrs_ary<15>
                                                       CENTER_SYNC1/sig_cntrs_ary_14
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (1.057ns logic, 2.088ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CENTER_SYNC1/sig_cntrs_ary_15 (FF)
  Destination:          CENTER_SYNC1/sig_cntrs_ary_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CENTER_SYNC1/sig_cntrs_ary_15 to CENTER_SYNC1/sig_cntrs_ary_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y141.DQ     Tcko                  0.393   CENTER_SYNC1/sig_cntrs_ary<15>
                                                       CENTER_SYNC1/sig_cntrs_ary_15
    SLICE_X13Y141.A1     net (fanout=2)        0.500   CENTER_SYNC1/sig_cntrs_ary<15>
    SLICE_X13Y141.A      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>1
    SLICE_X12Y137.C1     net (fanout=1)        0.708   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>
    SLICE_X12Y137.C      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o<15>3
    SLICE_X12Y137.D4     net (fanout=2)        0.333   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o
    SLICE_X12Y137.D      Tilo                  0.097   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
                                                       CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_01
    SLICE_X12Y141.SR     net (fanout=4)        0.545   CENTER_SYNC1/sig_cntrs_ary[15]_PWR_37_o_equal_2_o_0
    SLICE_X12Y141.CLK    Tsrck                 0.373   CENTER_SYNC1/sig_cntrs_ary<15>
                                                       CENTER_SYNC1/sig_cntrs_ary_14
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (1.057ns logic, 2.086ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DOWN_SYNC1/sig_out_reg (SLICE_X9Y71.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DOWN_SYNC1/sig_out_reg (FF)
  Destination:          DOWN_SYNC1/sig_out_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DOWN_SYNC1/sig_out_reg to DOWN_SYNC1/sig_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y71.DQ       Tcko                  0.141   bdown1
                                                       DOWN_SYNC1/sig_out_reg
    SLICE_X9Y71.D6       net (fanout=5)        0.126   bdown1
    SLICE_X9Y71.CLK      Tah         (-Th)     0.047   bdown1
                                                       DOWN_SYNC1/sig_out_reg_INV_157_o1_INV_0
                                                       DOWN_SYNC1/sig_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.220ns (0.094ns logic, 0.126ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point CENTER_SYNC1/sig_out_reg (SLICE_X13Y137.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CENTER_SYNC1/sig_out_reg (FF)
  Destination:          CENTER_SYNC1/sig_out_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CENTER_SYNC1/sig_out_reg to CENTER_SYNC1/sig_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y137.DQ     Tcko                  0.141   bcenter1
                                                       CENTER_SYNC1/sig_out_reg
    SLICE_X13Y137.D3     net (fanout=5)        0.180   bcenter1
    SLICE_X13Y137.CLK    Tah         (-Th)     0.047   bcenter1
                                                       CENTER_SYNC1/sig_out_reg_INV_157_o1_INV_0
                                                       CENTER_SYNC1/sig_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.094ns logic, 0.180ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point UP_SYNC1/sig_out_reg (SLICE_X7Y105.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UP_SYNC1/sig_out_reg (FF)
  Destination:          UP_SYNC1/sig_out_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UP_SYNC1/sig_out_reg to UP_SYNC1/sig_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.141   bup1
                                                       UP_SYNC1/sig_out_reg
    SLICE_X7Y105.A3      net (fanout=5)        0.180   bup1
    SLICE_X7Y105.CLK     Tah         (-Th)     0.046   bup1
                                                       UP_SYNC1/sig_out_reg_INV_157_o1_INV_0
                                                       UP_SYNC1/sig_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.095ns logic, 0.180ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: Gene/mmcm_adv_inst/CLKOUT0
  Logical resource: Gene/mmcm_adv_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y2.CLKOUT0
  Clock network: Gene/clkout0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: Stereo/clock_stereo_TOP/Gen/mmcm_adv_inst/CLKIN1
  Logical resource: Stereo/clock_stereo_TOP/Gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: Stereo/clock_stereo_TOP/Gen/mmcm_adv_inst/CLKIN1
  Logical resource: Stereo/clock_stereo_TOP/Gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Stereo_clock_stereo_TOP_Gen_clkout0 = PERIOD TIMEGRP      
   "Stereo_clock_stereo_TOP_Gen_clkout0" TS_sys_clk_pin * 0.225705329         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 329 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.460ns.
--------------------------------------------------------------------------------

Paths for end point Stereo/clock_stereo_TOP/Clock_manag/lrck_count_7 (SLICE_X46Y110.CIN), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 (FF)
  Destination:          Stereo/clock_stereo_TOP/Clock_manag/lrck_count_7 (FF)
  Requirement:          44.305ns
  Data Path Delay:      2.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.110 - 0.136)
  Source Clock:         mck_OBUF rising at 0.000ns
  Destination Clock:    mck_OBUF rising at 44.305ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 to Stereo/clock_stereo_TOP/Clock_manag/lrck_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.BQ     Tcko                  0.341   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_1
    SLICE_X47Y109.D4     net (fanout=3)        0.442   Stereo/clock_stereo_TOP/Clock_manag/sck_count<1>
    SLICE_X47Y109.D      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o<2>1
    SLICE_X47Y109.C5     net (fanout=3)        0.183   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o
    SLICE_X47Y109.C      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o<7>
    SLICE_X46Y109.D1     net (fanout=9)        0.654   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o
    SLICE_X46Y109.COUT   Topcyd                0.381   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_lut<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CIN    net (fanout=1)        0.000   Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CLK    Tcinck                0.142   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_xor<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/lrck_count_7
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (1.058ns logic, 1.279ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 (FF)
  Destination:          Stereo/clock_stereo_TOP/Clock_manag/lrck_count_7 (FF)
  Requirement:          44.305ns
  Data Path Delay:      2.334ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.110 - 0.136)
  Source Clock:         mck_OBUF rising at 0.000ns
  Destination Clock:    mck_OBUF rising at 44.305ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 to Stereo/clock_stereo_TOP/Clock_manag/lrck_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.BQ     Tcko                  0.341   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_1
    SLICE_X47Y109.D4     net (fanout=3)        0.442   Stereo/clock_stereo_TOP/Clock_manag/sck_count<1>
    SLICE_X47Y109.D      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o<2>1
    SLICE_X47Y110.D3     net (fanout=3)        0.455   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o
    SLICE_X47Y110.D      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o_inv
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o_inv
    SLICE_X46Y109.AX     net (fanout=1)        0.316   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o_inv
    SLICE_X46Y109.COUT   Taxcy                 0.444   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CIN    net (fanout=1)        0.000   Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CLK    Tcinck                0.142   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_xor<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/lrck_count_7
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (1.121ns logic, 1.213ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 (FF)
  Destination:          Stereo/clock_stereo_TOP/Clock_manag/lrck_count_7 (FF)
  Requirement:          44.305ns
  Data Path Delay:      2.326ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.110 - 0.136)
  Source Clock:         mck_OBUF rising at 0.000ns
  Destination Clock:    mck_OBUF rising at 44.305ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 to Stereo/clock_stereo_TOP/Clock_manag/lrck_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.BQ     Tcko                  0.341   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_1
    SLICE_X47Y109.D4     net (fanout=3)        0.442   Stereo/clock_stereo_TOP/Clock_manag/sck_count<1>
    SLICE_X47Y109.D      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o<2>1
    SLICE_X47Y109.C5     net (fanout=3)        0.183   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o
    SLICE_X47Y109.C      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o<7>
    SLICE_X46Y109.C1     net (fanout=9)        0.641   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o
    SLICE_X46Y109.COUT   Topcyc                0.383   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_lut<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CIN    net (fanout=1)        0.000   Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CLK    Tcinck                0.142   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_xor<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/lrck_count_7
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (1.060ns logic, 1.266ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point Stereo/clock_stereo_TOP/Clock_manag/lrck_count_5 (SLICE_X46Y110.CIN), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 (FF)
  Destination:          Stereo/clock_stereo_TOP/Clock_manag/lrck_count_5 (FF)
  Requirement:          44.305ns
  Data Path Delay:      2.324ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.110 - 0.136)
  Source Clock:         mck_OBUF rising at 0.000ns
  Destination Clock:    mck_OBUF rising at 44.305ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 to Stereo/clock_stereo_TOP/Clock_manag/lrck_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.BQ     Tcko                  0.341   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_1
    SLICE_X47Y109.D4     net (fanout=3)        0.442   Stereo/clock_stereo_TOP/Clock_manag/sck_count<1>
    SLICE_X47Y109.D      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o<2>1
    SLICE_X47Y109.C5     net (fanout=3)        0.183   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o
    SLICE_X47Y109.C      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o<7>
    SLICE_X46Y109.D1     net (fanout=9)        0.654   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o
    SLICE_X46Y109.COUT   Topcyd                0.381   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_lut<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CIN    net (fanout=1)        0.000   Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CLK    Tcinck                0.129   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_xor<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/lrck_count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (1.045ns logic, 1.279ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 (FF)
  Destination:          Stereo/clock_stereo_TOP/Clock_manag/lrck_count_5 (FF)
  Requirement:          44.305ns
  Data Path Delay:      2.321ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.110 - 0.136)
  Source Clock:         mck_OBUF rising at 0.000ns
  Destination Clock:    mck_OBUF rising at 44.305ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 to Stereo/clock_stereo_TOP/Clock_manag/lrck_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.BQ     Tcko                  0.341   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_1
    SLICE_X47Y109.D4     net (fanout=3)        0.442   Stereo/clock_stereo_TOP/Clock_manag/sck_count<1>
    SLICE_X47Y109.D      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o<2>1
    SLICE_X47Y110.D3     net (fanout=3)        0.455   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o
    SLICE_X47Y110.D      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o_inv
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o_inv
    SLICE_X46Y109.AX     net (fanout=1)        0.316   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o_inv
    SLICE_X46Y109.COUT   Taxcy                 0.444   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CIN    net (fanout=1)        0.000   Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CLK    Tcinck                0.129   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_xor<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/lrck_count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (1.108ns logic, 1.213ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 (FF)
  Destination:          Stereo/clock_stereo_TOP/Clock_manag/lrck_count_5 (FF)
  Requirement:          44.305ns
  Data Path Delay:      2.313ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.110 - 0.136)
  Source Clock:         mck_OBUF rising at 0.000ns
  Destination Clock:    mck_OBUF rising at 44.305ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 to Stereo/clock_stereo_TOP/Clock_manag/lrck_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.BQ     Tcko                  0.341   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_1
    SLICE_X47Y109.D4     net (fanout=3)        0.442   Stereo/clock_stereo_TOP/Clock_manag/sck_count<1>
    SLICE_X47Y109.D      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o<2>1
    SLICE_X47Y109.C5     net (fanout=3)        0.183   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o
    SLICE_X47Y109.C      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o<7>
    SLICE_X46Y109.C1     net (fanout=9)        0.641   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o
    SLICE_X46Y109.COUT   Topcyc                0.383   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_lut<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CIN    net (fanout=1)        0.000   Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CLK    Tcinck                0.129   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_xor<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/lrck_count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.313ns (1.047ns logic, 1.266ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point Stereo/clock_stereo_TOP/Clock_manag/lrck_count_6 (SLICE_X46Y110.CIN), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 (FF)
  Destination:          Stereo/clock_stereo_TOP/Clock_manag/lrck_count_6 (FF)
  Requirement:          44.305ns
  Data Path Delay:      2.281ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.110 - 0.136)
  Source Clock:         mck_OBUF rising at 0.000ns
  Destination Clock:    mck_OBUF rising at 44.305ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 to Stereo/clock_stereo_TOP/Clock_manag/lrck_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.BQ     Tcko                  0.341   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_1
    SLICE_X47Y109.D4     net (fanout=3)        0.442   Stereo/clock_stereo_TOP/Clock_manag/sck_count<1>
    SLICE_X47Y109.D      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o<2>1
    SLICE_X47Y109.C5     net (fanout=3)        0.183   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o
    SLICE_X47Y109.C      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o<7>
    SLICE_X46Y109.D1     net (fanout=9)        0.654   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o
    SLICE_X46Y109.COUT   Topcyd                0.381   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_lut<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CIN    net (fanout=1)        0.000   Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CLK    Tcinck                0.086   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_xor<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/lrck_count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.281ns (1.002ns logic, 1.279ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 (FF)
  Destination:          Stereo/clock_stereo_TOP/Clock_manag/lrck_count_6 (FF)
  Requirement:          44.305ns
  Data Path Delay:      2.278ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.110 - 0.136)
  Source Clock:         mck_OBUF rising at 0.000ns
  Destination Clock:    mck_OBUF rising at 44.305ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 to Stereo/clock_stereo_TOP/Clock_manag/lrck_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.BQ     Tcko                  0.341   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_1
    SLICE_X47Y109.D4     net (fanout=3)        0.442   Stereo/clock_stereo_TOP/Clock_manag/sck_count<1>
    SLICE_X47Y109.D      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o<2>1
    SLICE_X47Y110.D3     net (fanout=3)        0.455   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o
    SLICE_X47Y110.D      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o_inv
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o_inv
    SLICE_X46Y109.AX     net (fanout=1)        0.316   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o_inv
    SLICE_X46Y109.COUT   Taxcy                 0.444   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CIN    net (fanout=1)        0.000   Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CLK    Tcinck                0.086   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_xor<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/lrck_count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (1.065ns logic, 1.213ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 (FF)
  Destination:          Stereo/clock_stereo_TOP/Clock_manag/lrck_count_6 (FF)
  Requirement:          44.305ns
  Data Path Delay:      2.270ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.110 - 0.136)
  Source Clock:         mck_OBUF rising at 0.000ns
  Destination Clock:    mck_OBUF rising at 44.305ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Stereo/clock_stereo_TOP/Clock_manag/sck_count_1 to Stereo/clock_stereo_TOP/Clock_manag/lrck_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.BQ     Tcko                  0.341   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_1
    SLICE_X47Y109.D4     net (fanout=3)        0.442   Stereo/clock_stereo_TOP/Clock_manag/sck_count<1>
    SLICE_X47Y109.D      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o<2>1
    SLICE_X47Y109.C5     net (fanout=3)        0.183   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_sck_count[2]_equal_5_o
    SLICE_X47Y109.C      Tilo                  0.097   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o<7>
    SLICE_X46Y109.C1     net (fanout=9)        0.641   Stereo/clock_stereo_TOP/Clock_manag/PWR_24_o_lrck_count[7]_equal_1_o
    SLICE_X46Y109.COUT   Topcyc                0.383   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_lut<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CIN    net (fanout=1)        0.000   Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
    SLICE_X46Y110.CLK    Tcinck                0.086   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_xor<7>
                                                       Stereo/clock_stereo_TOP/Clock_manag/lrck_count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.270ns (1.004ns logic, 1.266ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Stereo_clock_stereo_TOP_Gen_clkout0 = PERIOD TIMEGRP
        "Stereo_clock_stereo_TOP_Gen_clkout0" TS_sys_clk_pin * 0.225705329
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Stereo/clock_stereo_TOP/Clock_manag/lrck_count_3 (SLICE_X46Y109.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Stereo/clock_stereo_TOP/Clock_manag/sck_count_2 (FF)
  Destination:          Stereo/clock_stereo_TOP/Clock_manag/lrck_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.251ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.072 - 0.058)
  Source Clock:         mck_OBUF rising at 0.000ns
  Destination Clock:    mck_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Stereo/clock_stereo_TOP/Clock_manag/sck_count_2 to Stereo/clock_stereo_TOP/Clock_manag/lrck_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.DQ     Tcko                  0.141   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_2
    SLICE_X46Y109.C5     net (fanout=2)        0.098   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
    SLICE_X46Y109.CLK    Tah         (-Th)    -0.012   Stereo/clock_stereo_TOP/Clock_manag/lrck_count<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_lut<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_lrck_count_cy<3>
                                                       Stereo/clock_stereo_TOP/Clock_manag/lrck_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.251ns (0.153ns logic, 0.098ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point Stereo/clock_stereo_TOP/Clock_manag/sck_count_2 (SLICE_X47Y109.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Stereo/clock_stereo_TOP/Clock_manag/sck_count_2 (FF)
  Destination:          Stereo/clock_stereo_TOP/Clock_manag/sck_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mck_OBUF rising at 0.000ns
  Destination Clock:    mck_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Stereo/clock_stereo_TOP/Clock_manag/sck_count_2 to Stereo/clock_stereo_TOP/Clock_manag/sck_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.DQ     Tcko                  0.141   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_2
    SLICE_X47Y109.D3     net (fanout=2)        0.167   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
    SLICE_X47Y109.CLK    Tah         (-Th)     0.062   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_sck_count_xor<2>11
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.079ns logic, 0.167ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point Stereo/clock_stereo_TOP/Clock_manag/sck_count_2 (SLICE_X47Y109.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Stereo/clock_stereo_TOP/Clock_manag/sck_count_0 (FF)
  Destination:          Stereo/clock_stereo_TOP/Clock_manag/sck_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.249ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mck_OBUF rising at 0.000ns
  Destination Clock:    mck_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Stereo/clock_stereo_TOP/Clock_manag/sck_count_0 to Stereo/clock_stereo_TOP/Clock_manag/sck_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.AQ     Tcko                  0.141   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_0
    SLICE_X47Y109.D5     net (fanout=4)        0.163   Stereo/clock_stereo_TOP/Clock_manag/sck_count<0>
    SLICE_X47Y109.CLK    Tah         (-Th)     0.055   Stereo/clock_stereo_TOP/Clock_manag/sck_count<2>
                                                       Stereo/clock_stereo_TOP/Clock_manag/Mcount_sck_count_xor<2>11
                                                       Stereo/clock_stereo_TOP/Clock_manag/sck_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.249ns (0.086ns logic, 0.163ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Stereo_clock_stereo_TOP_Gen_clkout0 = PERIOD TIMEGRP
        "Stereo_clock_stereo_TOP_Gen_clkout0" TS_sys_clk_pin * 0.225705329
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 42.713ns (period - min period limit)
  Period: 44.305ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: Stereo/clock_stereo_TOP/Gen/clkout1_buf/I0
  Logical resource: Stereo/clock_stereo_TOP/Gen/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: Stereo/clock_stereo_TOP/Gen/clkout0
--------------------------------------------------------------------------------
Slack: 43.305ns (period - (min low pulse limit / (low pulse / period)))
  Period: 44.305ns
  Low pulse: 22.152ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Stereo/clock_stereo_TOP/Clock_manag/lrck_count<3>/CLK
  Logical resource: Stereo/clock_stereo_TOP/Clock_manag/lrck_count_3/CK
  Location pin: SLICE_X46Y109.CLK
  Clock network: mck_OBUF
--------------------------------------------------------------------------------
Slack: 43.305ns (period - (min high pulse limit / (high pulse / period)))
  Period: 44.305ns
  High pulse: 22.152ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Stereo/clock_stereo_TOP/Clock_manag/lrck_count<3>/CLK
  Logical resource: Stereo/clock_stereo_TOP/Clock_manag/lrck_count_3/CK
  Location pin: SLICE_X46Y109.CLK
  Clock network: mck_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Stereo_clock_stereo_TOP_Gen_clkout1 = PERIOD TIMEGRP      
   "Stereo_clock_stereo_TOP_Gen_clkout1" TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 353785756527944570000000000 paths analyzed, 7799 endpoints analyzed, 52 failing endpoints
 52 timing errors detected. (52 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 206.474ns.
--------------------------------------------------------------------------------

Paths for end point VGAzing/buff2/Mram_RAM (RAMB18_X1Y29.DIADI6), 7375403098276909000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Temp/Mram_RAM421 (RAM)
  Destination:          VGAzing/buff2/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      39.636ns (Levels of Logic = 48)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.057 - 1.286)
  Source Clock:         clock100 rising at 0.000ns
  Destination Clock:    clock100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Temp/Mram_RAM421 to VGAzing/buff2/Mram_RAM
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y4.CASCADEOUTB Trcko_CASCOUT         2.259   Temp/Mram_RAM421
                                                          Temp/Mram_RAM421
    RAMB36_X0Y5.CASCADEINB  net (fanout=1)        0.065   Temp/N307
    RAMB36_X0Y5.DOBDO0      Trdo_CASCINDO         0.343   Temp/Mram_RAM42
                                                          Temp/Mram_RAM42
    SLICE_X31Y100.A6        net (fanout=1)        1.871   Temp/N89
    SLICE_X31Y100.A         Tilo                  0.097   out_vol<13>
                                                          Temp/inst_LPM_MUX1311
    SLICE_X63Y100.B4        net (fanout=3)        1.131   out_vol<13>
    SLICE_X63Y100.COUT      Topcyb                0.509   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_lut<13>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.BMUX      Tcinb                 0.358   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.B6        net (fanout=2)        0.535   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.DMUX      Topbd                 0.703   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_lut<17>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_xor<19>
    SLICE_X72Y103.D5        net (fanout=102)      0.861   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
    SLICE_X72Y103.DMUX      Topdd                 0.421   Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_lut<19>_INV_0
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
    SLICE_X71Y108.A1        net (fanout=14)       1.041   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_unary_minus_1_OUT<19>
    SLICE_X71Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o141
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o1121
    SLICE_X68Y108.D5        net (fanout=10)       0.344   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o112
    SLICE_X68Y108.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o1
    SLICE_X68Y109.CX        net (fanout=6)        0.376   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
    SLICE_X68Y109.CMUX      Tcxc                  0.353   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_17_OUT_cy<19>1_SW6
    SLICE_X66Y109.A4        net (fanout=1)        0.431   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
    SLICE_X66Y109.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o_SW0
    SLICE_X62Y108.B1        net (fanout=5)        0.757   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
    SLICE_X62Y108.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o
    SLICE_X62Y108.A4        net (fanout=8)        0.374   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o1
    SLICE_X62Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o121
    SLICE_X61Y109.B3        net (fanout=23)       0.741   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_513_o
    SLICE_X61Y109.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1295
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_532_o11
    SLICE_X63Y107.B3        net (fanout=38)       0.900   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_532_o
    SLICE_X63Y107.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121_SW2
    SLICE_X63Y107.A4        net (fanout=1)        0.297   Inst_vol_control/ent[16]_GND_152_o_div_3/N500
    SLICE_X63Y107.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121
    SLICE_X58Y106.B3        net (fanout=11)       0.712   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_555_o
    SLICE_X58Y106.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1456
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0011_INV_724_o1_SW0
    SLICE_X62Y105.B4        net (fanout=29)       0.734   Inst_vol_control/ent[16]_GND_152_o_div_3/N4
    SLICE_X62Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1341
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_574_o171
    SLICE_X64Y105.B2        net (fanout=13)       0.771   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_581_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>11
    SLICE_X64Y105.A4        net (fanout=9)        0.355   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>
    SLICE_X64Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_595_o121
    SLICE_X67Y105.A2        net (fanout=19)       0.658   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_597_o
    SLICE_X67Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1135
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>_SW0
    SLICE_X66Y102.D1        net (fanout=1)        0.858   Inst_vol_control/ent[16]_GND_152_o_div_3/N839
    SLICE_X66Y102.COUT      Topcyd                0.381   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.AMUX      Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
    SLICE_X69Y100.A1        net (fanout=2)        0.730   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_31_OUT<12>
    SLICE_X69Y100.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N366
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_637_o181
    SLICE_X75Y100.D3        net (fanout=5)        0.768   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_645_o
    SLICE_X75Y100.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o21
    SLICE_X76Y97.B5         net (fanout=50)       0.631   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
    SLICE_X76Y97.BMUX       Topbb                 0.387   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_658_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
    SLICE_X75Y99.A5         net (fanout=11)       0.501   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_35_OUT<7>
    SLICE_X75Y99.A          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1487
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311_SW0
    SLICE_X78Y96.C2         net (fanout=1)        0.918   Inst_vol_control/ent[16]_GND_152_o_div_3/N1389
    SLICE_X78Y96.COUT       Topcyc                0.383   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.AMUX       Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<20>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_xor<20>
    SLICE_X83Y99.B1         net (fanout=8)        0.835   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<17>
    SLICE_X83Y99.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1097
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o23
    SLICE_X79Y96.C2         net (fanout=21)       0.922   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o22
    SLICE_X79Y96.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1351
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>_SW1
    SLICE_X84Y93.A4         net (fanout=1)        0.742   Inst_vol_control/ent[16]_GND_152_o_div_3/N147
    SLICE_X84Y93.COUT       Topcya                0.476   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.BMUX       Tcinb                 0.342   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
    SLICE_X85Y94.D3         net (fanout=4)        0.375   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_41_OUT[20:0]<12>
    SLICE_X85Y94.D          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n125541
    SLICE_X85Y91.C1         net (fanout=3)        1.021   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
    SLICE_X85Y91.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<13>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o22
    SLICE_X88Y90.B2         net (fanout=42)       0.798   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o21
    SLICE_X88Y90.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o24
    SLICE_X87Y91.D2         net (fanout=34)       0.820   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o3
    SLICE_X87Y91.CMUX       Topdc                 0.408   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31_F
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31
    SLICE_X89Y88.C2         net (fanout=1)        0.809   Inst_vol_control/ent[16]_GND_152_o_div_3/N1376
    SLICE_X89Y88.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n1173111
    SLICE_X87Y90.D5         net (fanout=1)        0.377   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
    SLICE_X87Y90.COUT       Topcyd                0.396   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_lut<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.AMUX       Tcina                 0.369   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.A5         net (fanout=2)        0.887   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.COUT       Topcya                0.492   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>_rt
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.COUT       Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.CIN       net (fanout=1)        0.001   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.COUT      Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.DMUX      Tcind                 0.371   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_xor<15>
    SLICE_X63Y78.C6         net (fanout=1)        0.995   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
    SLICE_X63Y78.C          Tilo                  0.097   VGAzing/buff/rescaling<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_o71
    SLICE_X63Y76.A6         net (fanout=4)        0.234   m100<15>
    SLICE_X63Y76.A          Tilo                  0.097   Stereo/I2S_mod/hold_data<15>
                                                          Mmux_out_valid71
    SLICE_X63Y76.B5         net (fanout=3)        0.183   out_valid<15>
    SLICE_X63Y76.B          Tilo                  0.097   Stereo/I2S_mod/hold_data<15>
                                                          VGAzing/buff2/Madd_rescaling_xor<15>11_INV_0
    RAMB18_X1Y29.DIADI6     net (fanout=1)        0.327   VGAzing/buff2/rescaling<15>
    RAMB18_X1Y29.CLKARDCLK  Trdck_DIA             0.577   VGAzing/buff2/Mram_RAM
                                                          VGAzing/buff2/Mram_RAM
    ----------------------------------------------------  ---------------------------
    Total                                        39.636ns (12.950ns logic, 26.686ns route)
                                                          (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Temp/Mram_RAM421 (RAM)
  Destination:          VGAzing/buff2/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      39.636ns (Levels of Logic = 48)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.057 - 1.286)
  Source Clock:         clock100 rising at 0.000ns
  Destination Clock:    clock100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Temp/Mram_RAM421 to VGAzing/buff2/Mram_RAM
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y4.CASCADEOUTB Trcko_CASCOUT         2.259   Temp/Mram_RAM421
                                                          Temp/Mram_RAM421
    RAMB36_X0Y5.CASCADEINB  net (fanout=1)        0.065   Temp/N307
    RAMB36_X0Y5.DOBDO0      Trdo_CASCINDO         0.343   Temp/Mram_RAM42
                                                          Temp/Mram_RAM42
    SLICE_X31Y100.A6        net (fanout=1)        1.871   Temp/N89
    SLICE_X31Y100.A         Tilo                  0.097   out_vol<13>
                                                          Temp/inst_LPM_MUX1311
    SLICE_X63Y100.B4        net (fanout=3)        1.131   out_vol<13>
    SLICE_X63Y100.COUT      Topcyb                0.509   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_lut<13>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.BMUX      Tcinb                 0.358   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.B6        net (fanout=2)        0.535   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.DMUX      Topbd                 0.703   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_lut<17>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_xor<19>
    SLICE_X72Y103.D5        net (fanout=102)      0.861   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
    SLICE_X72Y103.DMUX      Topdd                 0.421   Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_lut<19>_INV_0
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
    SLICE_X71Y108.A1        net (fanout=14)       1.041   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_unary_minus_1_OUT<19>
    SLICE_X71Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o141
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o1121
    SLICE_X68Y108.D5        net (fanout=10)       0.344   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o112
    SLICE_X68Y108.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o1
    SLICE_X68Y109.CX        net (fanout=6)        0.376   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
    SLICE_X68Y109.CMUX      Tcxc                  0.353   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_17_OUT_cy<19>1_SW6
    SLICE_X66Y109.A4        net (fanout=1)        0.431   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
    SLICE_X66Y109.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o_SW0
    SLICE_X62Y108.B1        net (fanout=5)        0.757   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
    SLICE_X62Y108.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o
    SLICE_X62Y108.A4        net (fanout=8)        0.374   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o1
    SLICE_X62Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o121
    SLICE_X61Y109.B3        net (fanout=23)       0.741   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_513_o
    SLICE_X61Y109.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1295
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_532_o11
    SLICE_X63Y107.B3        net (fanout=38)       0.900   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_532_o
    SLICE_X63Y107.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121_SW2
    SLICE_X63Y107.A4        net (fanout=1)        0.297   Inst_vol_control/ent[16]_GND_152_o_div_3/N500
    SLICE_X63Y107.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121
    SLICE_X58Y106.B3        net (fanout=11)       0.712   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_555_o
    SLICE_X58Y106.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1456
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0011_INV_724_o1_SW0
    SLICE_X62Y105.B4        net (fanout=29)       0.734   Inst_vol_control/ent[16]_GND_152_o_div_3/N4
    SLICE_X62Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1341
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_574_o171
    SLICE_X64Y105.B2        net (fanout=13)       0.771   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_581_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>11
    SLICE_X64Y105.A4        net (fanout=9)        0.355   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>
    SLICE_X64Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_595_o121
    SLICE_X67Y105.A2        net (fanout=19)       0.658   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_597_o
    SLICE_X67Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1135
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>_SW0
    SLICE_X66Y102.D1        net (fanout=1)        0.858   Inst_vol_control/ent[16]_GND_152_o_div_3/N839
    SLICE_X66Y102.COUT      Topcyd                0.381   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.AMUX      Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
    SLICE_X69Y100.A1        net (fanout=2)        0.730   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_31_OUT<12>
    SLICE_X69Y100.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N366
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_637_o181
    SLICE_X75Y100.D3        net (fanout=5)        0.768   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_645_o
    SLICE_X75Y100.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o21
    SLICE_X76Y97.B5         net (fanout=50)       0.631   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
    SLICE_X76Y97.BMUX       Topbb                 0.387   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_658_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
    SLICE_X75Y99.A5         net (fanout=11)       0.501   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_35_OUT<7>
    SLICE_X75Y99.A          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1487
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311_SW0
    SLICE_X78Y96.C2         net (fanout=1)        0.918   Inst_vol_control/ent[16]_GND_152_o_div_3/N1389
    SLICE_X78Y96.COUT       Topcyc                0.383   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.AMUX       Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<20>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_xor<20>
    SLICE_X83Y99.B1         net (fanout=8)        0.835   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<17>
    SLICE_X83Y99.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1097
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o23
    SLICE_X79Y96.C2         net (fanout=21)       0.922   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o22
    SLICE_X79Y96.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1351
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>_SW1
    SLICE_X84Y93.A4         net (fanout=1)        0.742   Inst_vol_control/ent[16]_GND_152_o_div_3/N147
    SLICE_X84Y93.COUT       Topcya                0.476   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.BMUX       Tcinb                 0.342   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
    SLICE_X85Y94.D3         net (fanout=4)        0.375   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_41_OUT[20:0]<12>
    SLICE_X85Y94.D          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n125541
    SLICE_X85Y91.C1         net (fanout=3)        1.021   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
    SLICE_X85Y91.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<13>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o22
    SLICE_X88Y90.B2         net (fanout=42)       0.798   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o21
    SLICE_X88Y90.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o24
    SLICE_X87Y91.D2         net (fanout=34)       0.820   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o3
    SLICE_X87Y91.CMUX       Topdc                 0.408   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31_F
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31
    SLICE_X89Y88.C2         net (fanout=1)        0.809   Inst_vol_control/ent[16]_GND_152_o_div_3/N1376
    SLICE_X89Y88.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n1173111
    SLICE_X87Y90.D5         net (fanout=1)        0.377   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
    SLICE_X87Y90.COUT       Topcyd                0.396   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_lut<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.AMUX       Tcina                 0.369   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.A5         net (fanout=2)        0.887   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.COUT       Topcya                0.492   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>_rt
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.COUT       Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.CIN       net (fanout=1)        0.001   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.COUT      Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.DMUX      Tcind                 0.371   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_xor<15>
    SLICE_X63Y78.C6         net (fanout=1)        0.995   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
    SLICE_X63Y78.C          Tilo                  0.097   VGAzing/buff/rescaling<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_o71
    SLICE_X63Y76.A6         net (fanout=4)        0.234   m100<15>
    SLICE_X63Y76.A          Tilo                  0.097   Stereo/I2S_mod/hold_data<15>
                                                          Mmux_out_valid71
    SLICE_X63Y76.B5         net (fanout=3)        0.183   out_valid<15>
    SLICE_X63Y76.B          Tilo                  0.097   Stereo/I2S_mod/hold_data<15>
                                                          VGAzing/buff2/Madd_rescaling_xor<15>11_INV_0
    RAMB18_X1Y29.DIADI6     net (fanout=1)        0.327   VGAzing/buff2/rescaling<15>
    RAMB18_X1Y29.CLKARDCLK  Trdck_DIA             0.577   VGAzing/buff2/Mram_RAM
                                                          VGAzing/buff2/Mram_RAM
    ----------------------------------------------------  ---------------------------
    Total                                        39.636ns (12.950ns logic, 26.686ns route)
                                                          (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Temp/Mram_RAM421 (RAM)
  Destination:          VGAzing/buff2/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      39.601ns (Levels of Logic = 48)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.057 - 1.286)
  Source Clock:         clock100 rising at 0.000ns
  Destination Clock:    clock100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Temp/Mram_RAM421 to VGAzing/buff2/Mram_RAM
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y4.CASCADEOUTB Trcko_CASCOUT         2.259   Temp/Mram_RAM421
                                                          Temp/Mram_RAM421
    RAMB36_X0Y5.CASCADEINB  net (fanout=1)        0.065   Temp/N307
    RAMB36_X0Y5.DOBDO0      Trdo_CASCINDO         0.343   Temp/Mram_RAM42
                                                          Temp/Mram_RAM42
    SLICE_X31Y100.A6        net (fanout=1)        1.871   Temp/N89
    SLICE_X31Y100.A         Tilo                  0.097   out_vol<13>
                                                          Temp/inst_LPM_MUX1311
    SLICE_X63Y100.B4        net (fanout=3)        1.131   out_vol<13>
    SLICE_X63Y100.COUT      Topcyb                0.509   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_lut<13>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.BMUX      Tcinb                 0.358   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.B6        net (fanout=2)        0.535   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.DMUX      Topbd                 0.703   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_lut<17>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_xor<19>
    SLICE_X72Y103.D5        net (fanout=102)      0.861   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
    SLICE_X72Y103.DMUX      Topdd                 0.421   Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_lut<19>_INV_0
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
    SLICE_X71Y108.A1        net (fanout=14)       1.041   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_unary_minus_1_OUT<19>
    SLICE_X71Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o141
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o1121
    SLICE_X68Y108.D5        net (fanout=10)       0.344   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o112
    SLICE_X68Y108.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o1
    SLICE_X68Y109.CX        net (fanout=6)        0.376   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
    SLICE_X68Y109.CMUX      Tcxc                  0.353   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_17_OUT_cy<19>1_SW6
    SLICE_X66Y109.A4        net (fanout=1)        0.431   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
    SLICE_X66Y109.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o_SW0
    SLICE_X62Y108.B1        net (fanout=5)        0.757   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
    SLICE_X62Y108.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o
    SLICE_X62Y108.A4        net (fanout=8)        0.374   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o1
    SLICE_X62Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o121
    SLICE_X61Y109.B3        net (fanout=23)       0.741   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_513_o
    SLICE_X61Y109.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1295
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_532_o11
    SLICE_X63Y107.B3        net (fanout=38)       0.900   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_532_o
    SLICE_X63Y107.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121_SW2
    SLICE_X63Y107.A4        net (fanout=1)        0.297   Inst_vol_control/ent[16]_GND_152_o_div_3/N500
    SLICE_X63Y107.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121
    SLICE_X58Y106.B3        net (fanout=11)       0.712   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_555_o
    SLICE_X58Y106.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1456
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0011_INV_724_o1_SW0
    SLICE_X62Y105.B4        net (fanout=29)       0.734   Inst_vol_control/ent[16]_GND_152_o_div_3/N4
    SLICE_X62Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1341
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_574_o171
    SLICE_X64Y105.B2        net (fanout=13)       0.771   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_581_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>11
    SLICE_X64Y105.A4        net (fanout=9)        0.355   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>
    SLICE_X64Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_595_o121
    SLICE_X67Y105.A2        net (fanout=19)       0.658   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_597_o
    SLICE_X67Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1135
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>_SW0
    SLICE_X66Y102.D1        net (fanout=1)        0.858   Inst_vol_control/ent[16]_GND_152_o_div_3/N839
    SLICE_X66Y102.COUT      Topcyd                0.381   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.AMUX      Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
    SLICE_X69Y100.A1        net (fanout=2)        0.730   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_31_OUT<12>
    SLICE_X69Y100.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N366
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_637_o181
    SLICE_X75Y100.D3        net (fanout=5)        0.768   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_645_o
    SLICE_X75Y100.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o21
    SLICE_X76Y97.B5         net (fanout=50)       0.631   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
    SLICE_X76Y97.BMUX       Topbb                 0.387   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_658_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
    SLICE_X75Y99.A5         net (fanout=11)       0.501   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_35_OUT<7>
    SLICE_X75Y99.A          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1487
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311_SW0
    SLICE_X78Y96.C2         net (fanout=1)        0.918   Inst_vol_control/ent[16]_GND_152_o_div_3/N1389
    SLICE_X78Y96.COUT       Topcyc                0.383   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.AMUX       Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<20>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_xor<20>
    SLICE_X83Y99.B1         net (fanout=8)        0.835   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<17>
    SLICE_X83Y99.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1097
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o23
    SLICE_X79Y96.C2         net (fanout=21)       0.922   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o22
    SLICE_X79Y96.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1351
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>_SW1
    SLICE_X84Y93.A4         net (fanout=1)        0.742   Inst_vol_control/ent[16]_GND_152_o_div_3/N147
    SLICE_X84Y93.COUT       Topcya                0.476   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.BMUX       Tcinb                 0.342   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
    SLICE_X85Y94.D3         net (fanout=4)        0.375   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_41_OUT[20:0]<12>
    SLICE_X85Y94.D          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n125541
    SLICE_X85Y91.C1         net (fanout=3)        1.021   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
    SLICE_X85Y91.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<13>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o22
    SLICE_X88Y90.B2         net (fanout=42)       0.798   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o21
    SLICE_X88Y90.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o24
    SLICE_X87Y91.D2         net (fanout=34)       0.820   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o3
    SLICE_X87Y91.CMUX       Topdc                 0.408   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31_F
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31
    SLICE_X89Y88.C2         net (fanout=1)        0.809   Inst_vol_control/ent[16]_GND_152_o_div_3/N1376
    SLICE_X89Y88.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n1173111
    SLICE_X87Y90.D5         net (fanout=1)        0.377   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
    SLICE_X87Y90.COUT       Topcyd                0.361   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_lutdi3
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.AMUX       Tcina                 0.369   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.A5         net (fanout=2)        0.887   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.COUT       Topcya                0.492   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>_rt
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.COUT       Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.CIN       net (fanout=1)        0.001   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.COUT      Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.DMUX      Tcind                 0.371   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_xor<15>
    SLICE_X63Y78.C6         net (fanout=1)        0.995   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
    SLICE_X63Y78.C          Tilo                  0.097   VGAzing/buff/rescaling<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_o71
    SLICE_X63Y76.A6         net (fanout=4)        0.234   m100<15>
    SLICE_X63Y76.A          Tilo                  0.097   Stereo/I2S_mod/hold_data<15>
                                                          Mmux_out_valid71
    SLICE_X63Y76.B5         net (fanout=3)        0.183   out_valid<15>
    SLICE_X63Y76.B          Tilo                  0.097   Stereo/I2S_mod/hold_data<15>
                                                          VGAzing/buff2/Madd_rescaling_xor<15>11_INV_0
    RAMB18_X1Y29.DIADI6     net (fanout=1)        0.327   VGAzing/buff2/rescaling<15>
    RAMB18_X1Y29.CLKARDCLK  Trdck_DIA             0.577   VGAzing/buff2/Mram_RAM
                                                          VGAzing/buff2/Mram_RAM
    ----------------------------------------------------  ---------------------------
    Total                                        39.601ns (12.915ns logic, 26.686ns route)
                                                          (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point VGAzing/buff/Mram_RAM (RAMB18_X1Y28.DIADI6), 7375403098276909000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Temp/Mram_RAM421 (RAM)
  Destination:          VGAzing/buff/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      39.608ns (Levels of Logic = 47)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.057 - 1.286)
  Source Clock:         clock100 rising at 0.000ns
  Destination Clock:    clock100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Temp/Mram_RAM421 to VGAzing/buff/Mram_RAM
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y4.CASCADEOUTB Trcko_CASCOUT         2.259   Temp/Mram_RAM421
                                                          Temp/Mram_RAM421
    RAMB36_X0Y5.CASCADEINB  net (fanout=1)        0.065   Temp/N307
    RAMB36_X0Y5.DOBDO0      Trdo_CASCINDO         0.343   Temp/Mram_RAM42
                                                          Temp/Mram_RAM42
    SLICE_X31Y100.A6        net (fanout=1)        1.871   Temp/N89
    SLICE_X31Y100.A         Tilo                  0.097   out_vol<13>
                                                          Temp/inst_LPM_MUX1311
    SLICE_X63Y100.B4        net (fanout=3)        1.131   out_vol<13>
    SLICE_X63Y100.COUT      Topcyb                0.509   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_lut<13>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.BMUX      Tcinb                 0.358   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.B6        net (fanout=2)        0.535   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.DMUX      Topbd                 0.703   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_lut<17>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_xor<19>
    SLICE_X72Y103.D5        net (fanout=102)      0.861   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
    SLICE_X72Y103.DMUX      Topdd                 0.421   Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_lut<19>_INV_0
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
    SLICE_X71Y108.A1        net (fanout=14)       1.041   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_unary_minus_1_OUT<19>
    SLICE_X71Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o141
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o1121
    SLICE_X68Y108.D5        net (fanout=10)       0.344   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o112
    SLICE_X68Y108.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o1
    SLICE_X68Y109.CX        net (fanout=6)        0.376   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
    SLICE_X68Y109.CMUX      Tcxc                  0.353   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_17_OUT_cy<19>1_SW6
    SLICE_X66Y109.A4        net (fanout=1)        0.431   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
    SLICE_X66Y109.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o_SW0
    SLICE_X62Y108.B1        net (fanout=5)        0.757   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
    SLICE_X62Y108.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o
    SLICE_X62Y108.A4        net (fanout=8)        0.374   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o1
    SLICE_X62Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o121
    SLICE_X61Y109.B3        net (fanout=23)       0.741   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_513_o
    SLICE_X61Y109.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1295
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_532_o11
    SLICE_X63Y107.B3        net (fanout=38)       0.900   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_532_o
    SLICE_X63Y107.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121_SW2
    SLICE_X63Y107.A4        net (fanout=1)        0.297   Inst_vol_control/ent[16]_GND_152_o_div_3/N500
    SLICE_X63Y107.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121
    SLICE_X58Y106.B3        net (fanout=11)       0.712   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_555_o
    SLICE_X58Y106.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1456
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0011_INV_724_o1_SW0
    SLICE_X62Y105.B4        net (fanout=29)       0.734   Inst_vol_control/ent[16]_GND_152_o_div_3/N4
    SLICE_X62Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1341
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_574_o171
    SLICE_X64Y105.B2        net (fanout=13)       0.771   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_581_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>11
    SLICE_X64Y105.A4        net (fanout=9)        0.355   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>
    SLICE_X64Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_595_o121
    SLICE_X67Y105.A2        net (fanout=19)       0.658   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_597_o
    SLICE_X67Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1135
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>_SW0
    SLICE_X66Y102.D1        net (fanout=1)        0.858   Inst_vol_control/ent[16]_GND_152_o_div_3/N839
    SLICE_X66Y102.COUT      Topcyd                0.381   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.AMUX      Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
    SLICE_X69Y100.A1        net (fanout=2)        0.730   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_31_OUT<12>
    SLICE_X69Y100.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N366
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_637_o181
    SLICE_X75Y100.D3        net (fanout=5)        0.768   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_645_o
    SLICE_X75Y100.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o21
    SLICE_X76Y97.B5         net (fanout=50)       0.631   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
    SLICE_X76Y97.BMUX       Topbb                 0.387   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_658_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
    SLICE_X75Y99.A5         net (fanout=11)       0.501   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_35_OUT<7>
    SLICE_X75Y99.A          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1487
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311_SW0
    SLICE_X78Y96.C2         net (fanout=1)        0.918   Inst_vol_control/ent[16]_GND_152_o_div_3/N1389
    SLICE_X78Y96.COUT       Topcyc                0.383   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.AMUX       Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<20>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_xor<20>
    SLICE_X83Y99.B1         net (fanout=8)        0.835   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<17>
    SLICE_X83Y99.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1097
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o23
    SLICE_X79Y96.C2         net (fanout=21)       0.922   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o22
    SLICE_X79Y96.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1351
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>_SW1
    SLICE_X84Y93.A4         net (fanout=1)        0.742   Inst_vol_control/ent[16]_GND_152_o_div_3/N147
    SLICE_X84Y93.COUT       Topcya                0.476   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.BMUX       Tcinb                 0.342   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
    SLICE_X85Y94.D3         net (fanout=4)        0.375   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_41_OUT[20:0]<12>
    SLICE_X85Y94.D          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n125541
    SLICE_X85Y91.C1         net (fanout=3)        1.021   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
    SLICE_X85Y91.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<13>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o22
    SLICE_X88Y90.B2         net (fanout=42)       0.798   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o21
    SLICE_X88Y90.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o24
    SLICE_X87Y91.D2         net (fanout=34)       0.820   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o3
    SLICE_X87Y91.CMUX       Topdc                 0.408   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31_F
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31
    SLICE_X89Y88.C2         net (fanout=1)        0.809   Inst_vol_control/ent[16]_GND_152_o_div_3/N1376
    SLICE_X89Y88.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n1173111
    SLICE_X87Y90.D5         net (fanout=1)        0.377   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
    SLICE_X87Y90.COUT       Topcyd                0.396   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_lut<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.AMUX       Tcina                 0.369   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.A5         net (fanout=2)        0.887   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.COUT       Topcya                0.492   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>_rt
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.COUT       Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.CIN       net (fanout=1)        0.001   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.COUT      Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.DMUX      Tcind                 0.371   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_xor<15>
    SLICE_X63Y78.C6         net (fanout=1)        0.995   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
    SLICE_X63Y78.C          Tilo                  0.097   VGAzing/buff/rescaling<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_o71
    SLICE_X63Y78.D4         net (fanout=4)        0.335   m100<15>
    SLICE_X63Y78.D          Tilo                  0.097   VGAzing/buff/rescaling<15>
                                                          VGAzing/buff/Madd_rescaling_xor<15>11_INV_0
    RAMB18_X1Y28.DIADI6     net (fanout=1)        0.478   VGAzing/buff/rescaling<15>
    RAMB18_X1Y28.RDCLK      Trdck_DIA             0.577   VGAzing/buff/Mram_RAM
                                                          VGAzing/buff/Mram_RAM
    ----------------------------------------------------  ---------------------------
    Total                                        39.608ns (12.853ns logic, 26.755ns route)
                                                          (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Temp/Mram_RAM421 (RAM)
  Destination:          VGAzing/buff/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      39.608ns (Levels of Logic = 47)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.057 - 1.286)
  Source Clock:         clock100 rising at 0.000ns
  Destination Clock:    clock100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Temp/Mram_RAM421 to VGAzing/buff/Mram_RAM
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y4.CASCADEOUTB Trcko_CASCOUT         2.259   Temp/Mram_RAM421
                                                          Temp/Mram_RAM421
    RAMB36_X0Y5.CASCADEINB  net (fanout=1)        0.065   Temp/N307
    RAMB36_X0Y5.DOBDO0      Trdo_CASCINDO         0.343   Temp/Mram_RAM42
                                                          Temp/Mram_RAM42
    SLICE_X31Y100.A6        net (fanout=1)        1.871   Temp/N89
    SLICE_X31Y100.A         Tilo                  0.097   out_vol<13>
                                                          Temp/inst_LPM_MUX1311
    SLICE_X63Y100.B4        net (fanout=3)        1.131   out_vol<13>
    SLICE_X63Y100.COUT      Topcyb                0.509   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_lut<13>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.BMUX      Tcinb                 0.358   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.B6        net (fanout=2)        0.535   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.DMUX      Topbd                 0.703   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_lut<17>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_xor<19>
    SLICE_X72Y103.D5        net (fanout=102)      0.861   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
    SLICE_X72Y103.DMUX      Topdd                 0.421   Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_lut<19>_INV_0
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
    SLICE_X71Y108.A1        net (fanout=14)       1.041   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_unary_minus_1_OUT<19>
    SLICE_X71Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o141
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o1121
    SLICE_X68Y108.D5        net (fanout=10)       0.344   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o112
    SLICE_X68Y108.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o1
    SLICE_X68Y109.CX        net (fanout=6)        0.376   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
    SLICE_X68Y109.CMUX      Tcxc                  0.353   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_17_OUT_cy<19>1_SW6
    SLICE_X66Y109.A4        net (fanout=1)        0.431   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
    SLICE_X66Y109.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o_SW0
    SLICE_X62Y108.B1        net (fanout=5)        0.757   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
    SLICE_X62Y108.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o
    SLICE_X62Y108.A4        net (fanout=8)        0.374   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o1
    SLICE_X62Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o121
    SLICE_X61Y109.B3        net (fanout=23)       0.741   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_513_o
    SLICE_X61Y109.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1295
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_532_o11
    SLICE_X63Y107.B3        net (fanout=38)       0.900   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_532_o
    SLICE_X63Y107.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121_SW2
    SLICE_X63Y107.A4        net (fanout=1)        0.297   Inst_vol_control/ent[16]_GND_152_o_div_3/N500
    SLICE_X63Y107.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121
    SLICE_X58Y106.B3        net (fanout=11)       0.712   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_555_o
    SLICE_X58Y106.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1456
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0011_INV_724_o1_SW0
    SLICE_X62Y105.B4        net (fanout=29)       0.734   Inst_vol_control/ent[16]_GND_152_o_div_3/N4
    SLICE_X62Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1341
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_574_o171
    SLICE_X64Y105.B2        net (fanout=13)       0.771   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_581_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>11
    SLICE_X64Y105.A4        net (fanout=9)        0.355   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>
    SLICE_X64Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_595_o121
    SLICE_X67Y105.A2        net (fanout=19)       0.658   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_597_o
    SLICE_X67Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1135
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>_SW0
    SLICE_X66Y102.D1        net (fanout=1)        0.858   Inst_vol_control/ent[16]_GND_152_o_div_3/N839
    SLICE_X66Y102.COUT      Topcyd                0.381   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.AMUX      Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
    SLICE_X69Y100.A1        net (fanout=2)        0.730   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_31_OUT<12>
    SLICE_X69Y100.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N366
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_637_o181
    SLICE_X75Y100.D3        net (fanout=5)        0.768   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_645_o
    SLICE_X75Y100.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o21
    SLICE_X76Y97.B5         net (fanout=50)       0.631   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
    SLICE_X76Y97.BMUX       Topbb                 0.387   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_658_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
    SLICE_X75Y99.A5         net (fanout=11)       0.501   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_35_OUT<7>
    SLICE_X75Y99.A          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1487
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311_SW0
    SLICE_X78Y96.C2         net (fanout=1)        0.918   Inst_vol_control/ent[16]_GND_152_o_div_3/N1389
    SLICE_X78Y96.COUT       Topcyc                0.383   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.AMUX       Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<20>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_xor<20>
    SLICE_X83Y99.B1         net (fanout=8)        0.835   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<17>
    SLICE_X83Y99.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1097
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o23
    SLICE_X79Y96.C2         net (fanout=21)       0.922   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o22
    SLICE_X79Y96.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1351
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>_SW1
    SLICE_X84Y93.A4         net (fanout=1)        0.742   Inst_vol_control/ent[16]_GND_152_o_div_3/N147
    SLICE_X84Y93.COUT       Topcya                0.476   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.BMUX       Tcinb                 0.342   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
    SLICE_X85Y94.D3         net (fanout=4)        0.375   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_41_OUT[20:0]<12>
    SLICE_X85Y94.D          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n125541
    SLICE_X85Y91.C1         net (fanout=3)        1.021   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
    SLICE_X85Y91.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<13>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o22
    SLICE_X88Y90.B2         net (fanout=42)       0.798   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o21
    SLICE_X88Y90.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o24
    SLICE_X87Y91.D2         net (fanout=34)       0.820   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o3
    SLICE_X87Y91.CMUX       Topdc                 0.408   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31_F
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31
    SLICE_X89Y88.C2         net (fanout=1)        0.809   Inst_vol_control/ent[16]_GND_152_o_div_3/N1376
    SLICE_X89Y88.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n1173111
    SLICE_X87Y90.D5         net (fanout=1)        0.377   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
    SLICE_X87Y90.COUT       Topcyd                0.396   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_lut<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.AMUX       Tcina                 0.369   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.A5         net (fanout=2)        0.887   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.COUT       Topcya                0.492   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>_rt
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.COUT       Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.CIN       net (fanout=1)        0.001   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.COUT      Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.DMUX      Tcind                 0.371   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_xor<15>
    SLICE_X63Y78.C6         net (fanout=1)        0.995   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
    SLICE_X63Y78.C          Tilo                  0.097   VGAzing/buff/rescaling<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_o71
    SLICE_X63Y78.D4         net (fanout=4)        0.335   m100<15>
    SLICE_X63Y78.D          Tilo                  0.097   VGAzing/buff/rescaling<15>
                                                          VGAzing/buff/Madd_rescaling_xor<15>11_INV_0
    RAMB18_X1Y28.DIADI6     net (fanout=1)        0.478   VGAzing/buff/rescaling<15>
    RAMB18_X1Y28.RDCLK      Trdck_DIA             0.577   VGAzing/buff/Mram_RAM
                                                          VGAzing/buff/Mram_RAM
    ----------------------------------------------------  ---------------------------
    Total                                        39.608ns (12.853ns logic, 26.755ns route)
                                                          (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Temp/Mram_RAM421 (RAM)
  Destination:          VGAzing/buff/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      39.573ns (Levels of Logic = 47)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.057 - 1.286)
  Source Clock:         clock100 rising at 0.000ns
  Destination Clock:    clock100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Temp/Mram_RAM421 to VGAzing/buff/Mram_RAM
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y4.CASCADEOUTB Trcko_CASCOUT         2.259   Temp/Mram_RAM421
                                                          Temp/Mram_RAM421
    RAMB36_X0Y5.CASCADEINB  net (fanout=1)        0.065   Temp/N307
    RAMB36_X0Y5.DOBDO0      Trdo_CASCINDO         0.343   Temp/Mram_RAM42
                                                          Temp/Mram_RAM42
    SLICE_X31Y100.A6        net (fanout=1)        1.871   Temp/N89
    SLICE_X31Y100.A         Tilo                  0.097   out_vol<13>
                                                          Temp/inst_LPM_MUX1311
    SLICE_X63Y100.B4        net (fanout=3)        1.131   out_vol<13>
    SLICE_X63Y100.COUT      Topcyb                0.509   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_lut<13>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.BMUX      Tcinb                 0.358   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.B6        net (fanout=2)        0.535   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.DMUX      Topbd                 0.703   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_lut<17>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_xor<19>
    SLICE_X72Y103.D5        net (fanout=102)      0.861   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
    SLICE_X72Y103.DMUX      Topdd                 0.421   Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_lut<19>_INV_0
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
    SLICE_X71Y108.A1        net (fanout=14)       1.041   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_unary_minus_1_OUT<19>
    SLICE_X71Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o141
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o1121
    SLICE_X68Y108.D5        net (fanout=10)       0.344   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o112
    SLICE_X68Y108.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o1
    SLICE_X68Y109.CX        net (fanout=6)        0.376   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
    SLICE_X68Y109.CMUX      Tcxc                  0.353   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_17_OUT_cy<19>1_SW6
    SLICE_X66Y109.A4        net (fanout=1)        0.431   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
    SLICE_X66Y109.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o_SW0
    SLICE_X62Y108.B1        net (fanout=5)        0.757   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
    SLICE_X62Y108.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o
    SLICE_X62Y108.A4        net (fanout=8)        0.374   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o1
    SLICE_X62Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o121
    SLICE_X61Y109.B3        net (fanout=23)       0.741   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_513_o
    SLICE_X61Y109.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1295
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_532_o11
    SLICE_X63Y107.B3        net (fanout=38)       0.900   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_532_o
    SLICE_X63Y107.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121_SW2
    SLICE_X63Y107.A4        net (fanout=1)        0.297   Inst_vol_control/ent[16]_GND_152_o_div_3/N500
    SLICE_X63Y107.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121
    SLICE_X58Y106.B3        net (fanout=11)       0.712   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_555_o
    SLICE_X58Y106.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1456
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0011_INV_724_o1_SW0
    SLICE_X62Y105.B4        net (fanout=29)       0.734   Inst_vol_control/ent[16]_GND_152_o_div_3/N4
    SLICE_X62Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1341
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_574_o171
    SLICE_X64Y105.B2        net (fanout=13)       0.771   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_581_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>11
    SLICE_X64Y105.A4        net (fanout=9)        0.355   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>
    SLICE_X64Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_595_o121
    SLICE_X67Y105.A2        net (fanout=19)       0.658   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_597_o
    SLICE_X67Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1135
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>_SW0
    SLICE_X66Y102.D1        net (fanout=1)        0.858   Inst_vol_control/ent[16]_GND_152_o_div_3/N839
    SLICE_X66Y102.COUT      Topcyd                0.381   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.AMUX      Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
    SLICE_X69Y100.A1        net (fanout=2)        0.730   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_31_OUT<12>
    SLICE_X69Y100.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N366
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_637_o181
    SLICE_X75Y100.D3        net (fanout=5)        0.768   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_645_o
    SLICE_X75Y100.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o21
    SLICE_X76Y97.B5         net (fanout=50)       0.631   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
    SLICE_X76Y97.BMUX       Topbb                 0.387   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_658_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
    SLICE_X75Y99.A5         net (fanout=11)       0.501   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_35_OUT<7>
    SLICE_X75Y99.A          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1487
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311_SW0
    SLICE_X78Y96.C2         net (fanout=1)        0.918   Inst_vol_control/ent[16]_GND_152_o_div_3/N1389
    SLICE_X78Y96.COUT       Topcyc                0.383   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.AMUX       Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<20>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_xor<20>
    SLICE_X83Y99.B1         net (fanout=8)        0.835   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<17>
    SLICE_X83Y99.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1097
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o23
    SLICE_X79Y96.C2         net (fanout=21)       0.922   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o22
    SLICE_X79Y96.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1351
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>_SW1
    SLICE_X84Y93.A4         net (fanout=1)        0.742   Inst_vol_control/ent[16]_GND_152_o_div_3/N147
    SLICE_X84Y93.COUT       Topcya                0.476   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.BMUX       Tcinb                 0.342   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
    SLICE_X85Y94.D3         net (fanout=4)        0.375   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_41_OUT[20:0]<12>
    SLICE_X85Y94.D          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n125541
    SLICE_X85Y91.C1         net (fanout=3)        1.021   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
    SLICE_X85Y91.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<13>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o22
    SLICE_X88Y90.B2         net (fanout=42)       0.798   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o21
    SLICE_X88Y90.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o24
    SLICE_X87Y91.D2         net (fanout=34)       0.820   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o3
    SLICE_X87Y91.CMUX       Topdc                 0.408   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31_F
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31
    SLICE_X89Y88.C2         net (fanout=1)        0.809   Inst_vol_control/ent[16]_GND_152_o_div_3/N1376
    SLICE_X89Y88.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n1173111
    SLICE_X87Y90.D5         net (fanout=1)        0.377   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
    SLICE_X87Y90.COUT       Topcyd                0.361   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_lutdi3
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.AMUX       Tcina                 0.369   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.A5         net (fanout=2)        0.887   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.COUT       Topcya                0.492   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>_rt
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.COUT       Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.CIN       net (fanout=1)        0.001   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.COUT      Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.DMUX      Tcind                 0.371   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_xor<15>
    SLICE_X63Y78.C6         net (fanout=1)        0.995   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
    SLICE_X63Y78.C          Tilo                  0.097   VGAzing/buff/rescaling<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_o71
    SLICE_X63Y78.D4         net (fanout=4)        0.335   m100<15>
    SLICE_X63Y78.D          Tilo                  0.097   VGAzing/buff/rescaling<15>
                                                          VGAzing/buff/Madd_rescaling_xor<15>11_INV_0
    RAMB18_X1Y28.DIADI6     net (fanout=1)        0.478   VGAzing/buff/rescaling<15>
    RAMB18_X1Y28.RDCLK      Trdck_DIA             0.577   VGAzing/buff/Mram_RAM
                                                          VGAzing/buff/Mram_RAM
    ----------------------------------------------------  ---------------------------
    Total                                        39.573ns (12.818ns logic, 26.755ns route)
                                                          (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point VGAzing/buff2/Mram_RAM (RAMB18_X1Y29.DIADI3), 7375403098276911100000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Temp/Mram_RAM421 (RAM)
  Destination:          VGAzing/buff2/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      39.562ns (Levels of Logic = 47)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.057 - 1.286)
  Source Clock:         clock100 rising at 0.000ns
  Destination Clock:    clock100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Temp/Mram_RAM421 to VGAzing/buff2/Mram_RAM
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y4.CASCADEOUTB Trcko_CASCOUT         2.259   Temp/Mram_RAM421
                                                          Temp/Mram_RAM421
    RAMB36_X0Y5.CASCADEINB  net (fanout=1)        0.065   Temp/N307
    RAMB36_X0Y5.DOBDO0      Trdo_CASCINDO         0.343   Temp/Mram_RAM42
                                                          Temp/Mram_RAM42
    SLICE_X31Y100.A6        net (fanout=1)        1.871   Temp/N89
    SLICE_X31Y100.A         Tilo                  0.097   out_vol<13>
                                                          Temp/inst_LPM_MUX1311
    SLICE_X63Y100.B4        net (fanout=3)        1.131   out_vol<13>
    SLICE_X63Y100.COUT      Topcyb                0.509   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_lut<13>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.BMUX      Tcinb                 0.358   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.B6        net (fanout=2)        0.535   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.DMUX      Topbd                 0.703   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_lut<17>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_xor<19>
    SLICE_X72Y103.D5        net (fanout=102)      0.861   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
    SLICE_X72Y103.DMUX      Topdd                 0.421   Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_lut<19>_INV_0
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
    SLICE_X71Y108.A1        net (fanout=14)       1.041   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_unary_minus_1_OUT<19>
    SLICE_X71Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o141
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o1121
    SLICE_X68Y108.D5        net (fanout=10)       0.344   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o112
    SLICE_X68Y108.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o1
    SLICE_X68Y109.CX        net (fanout=6)        0.376   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
    SLICE_X68Y109.CMUX      Tcxc                  0.353   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_17_OUT_cy<19>1_SW6
    SLICE_X66Y109.A4        net (fanout=1)        0.431   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
    SLICE_X66Y109.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o_SW0
    SLICE_X62Y108.B1        net (fanout=5)        0.757   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
    SLICE_X62Y108.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o
    SLICE_X62Y108.A4        net (fanout=8)        0.374   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o1
    SLICE_X62Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o121
    SLICE_X61Y109.B3        net (fanout=23)       0.741   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_513_o
    SLICE_X61Y109.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1295
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_532_o11
    SLICE_X63Y107.B3        net (fanout=38)       0.900   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_532_o
    SLICE_X63Y107.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121_SW2
    SLICE_X63Y107.A4        net (fanout=1)        0.297   Inst_vol_control/ent[16]_GND_152_o_div_3/N500
    SLICE_X63Y107.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121
    SLICE_X58Y106.B3        net (fanout=11)       0.712   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_555_o
    SLICE_X58Y106.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1456
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0011_INV_724_o1_SW0
    SLICE_X62Y105.B4        net (fanout=29)       0.734   Inst_vol_control/ent[16]_GND_152_o_div_3/N4
    SLICE_X62Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1341
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_574_o171
    SLICE_X64Y105.B2        net (fanout=13)       0.771   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_581_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>11
    SLICE_X64Y105.A4        net (fanout=9)        0.355   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>
    SLICE_X64Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_595_o121
    SLICE_X67Y105.A2        net (fanout=19)       0.658   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_597_o
    SLICE_X67Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1135
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>_SW0
    SLICE_X66Y102.D1        net (fanout=1)        0.858   Inst_vol_control/ent[16]_GND_152_o_div_3/N839
    SLICE_X66Y102.COUT      Topcyd                0.381   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.AMUX      Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
    SLICE_X69Y100.A1        net (fanout=2)        0.730   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_31_OUT<12>
    SLICE_X69Y100.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N366
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_637_o181
    SLICE_X75Y100.D3        net (fanout=5)        0.768   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_645_o
    SLICE_X75Y100.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o21
    SLICE_X76Y97.B5         net (fanout=50)       0.631   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
    SLICE_X76Y97.BMUX       Topbb                 0.387   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_658_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
    SLICE_X75Y99.A5         net (fanout=11)       0.501   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_35_OUT<7>
    SLICE_X75Y99.A          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1487
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311_SW0
    SLICE_X78Y96.C2         net (fanout=1)        0.918   Inst_vol_control/ent[16]_GND_152_o_div_3/N1389
    SLICE_X78Y96.COUT       Topcyc                0.383   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.AMUX       Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<20>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_xor<20>
    SLICE_X83Y99.B1         net (fanout=8)        0.835   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<17>
    SLICE_X83Y99.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1097
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o23
    SLICE_X79Y96.C2         net (fanout=21)       0.922   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o22
    SLICE_X79Y96.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1351
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>_SW1
    SLICE_X84Y93.A4         net (fanout=1)        0.742   Inst_vol_control/ent[16]_GND_152_o_div_3/N147
    SLICE_X84Y93.COUT       Topcya                0.476   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.BMUX       Tcinb                 0.342   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
    SLICE_X85Y94.D3         net (fanout=4)        0.375   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_41_OUT[20:0]<12>
    SLICE_X85Y94.D          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n125541
    SLICE_X85Y91.C1         net (fanout=3)        1.021   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
    SLICE_X85Y91.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<13>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o22
    SLICE_X88Y90.B2         net (fanout=42)       0.798   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o21
    SLICE_X88Y90.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o24
    SLICE_X87Y91.D2         net (fanout=34)       0.820   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o3
    SLICE_X87Y91.CMUX       Topdc                 0.408   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31_F
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31
    SLICE_X89Y88.C2         net (fanout=1)        0.809   Inst_vol_control/ent[16]_GND_152_o_div_3/N1376
    SLICE_X89Y88.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n1173111
    SLICE_X87Y90.D5         net (fanout=1)        0.377   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
    SLICE_X87Y90.COUT       Topcyd                0.396   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_lut<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.AMUX       Tcina                 0.369   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.A5         net (fanout=2)        0.887   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.COUT       Topcya                0.492   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>_rt
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.COUT       Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.CIN       net (fanout=1)        0.001   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.COUT      Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.AMUX      Tcina                 0.286   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_xor<15>
    SLICE_X63Y85.B6         net (fanout=1)        0.852   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<12>
    SLICE_X63Y85.B          Tilo                  0.097   Stereo/I2S_mod/hold_data<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_o41
    SLICE_X63Y85.A4         net (fanout=4)        0.327   m100<12>
    SLICE_X63Y85.A          Tilo                  0.097   Stereo/I2S_mod/hold_data<12>
                                                          Mmux_out_valid41
    RAMB18_X1Y29.DIADI3     net (fanout=2)        0.668   out_valid<12>
    RAMB18_X1Y29.CLKARDCLK  Trdck_DIA             0.577   VGAzing/buff2/Mram_RAM
                                                          VGAzing/buff2/Mram_RAM
    ----------------------------------------------------  ---------------------------
    Total                                        39.562ns (12.768ns logic, 26.794ns route)
                                                          (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Temp/Mram_RAM421 (RAM)
  Destination:          VGAzing/buff2/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      39.562ns (Levels of Logic = 47)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.057 - 1.286)
  Source Clock:         clock100 rising at 0.000ns
  Destination Clock:    clock100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Temp/Mram_RAM421 to VGAzing/buff2/Mram_RAM
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y4.CASCADEOUTB Trcko_CASCOUT         2.259   Temp/Mram_RAM421
                                                          Temp/Mram_RAM421
    RAMB36_X0Y5.CASCADEINB  net (fanout=1)        0.065   Temp/N307
    RAMB36_X0Y5.DOBDO0      Trdo_CASCINDO         0.343   Temp/Mram_RAM42
                                                          Temp/Mram_RAM42
    SLICE_X31Y100.A6        net (fanout=1)        1.871   Temp/N89
    SLICE_X31Y100.A         Tilo                  0.097   out_vol<13>
                                                          Temp/inst_LPM_MUX1311
    SLICE_X63Y100.B4        net (fanout=3)        1.131   out_vol<13>
    SLICE_X63Y100.COUT      Topcyb                0.509   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_lut<13>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.BMUX      Tcinb                 0.358   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.B6        net (fanout=2)        0.535   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.DMUX      Topbd                 0.703   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_lut<17>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_xor<19>
    SLICE_X72Y103.D5        net (fanout=102)      0.861   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
    SLICE_X72Y103.DMUX      Topdd                 0.421   Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_lut<19>_INV_0
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
    SLICE_X71Y108.A1        net (fanout=14)       1.041   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_unary_minus_1_OUT<19>
    SLICE_X71Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o141
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o1121
    SLICE_X68Y108.D5        net (fanout=10)       0.344   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o112
    SLICE_X68Y108.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o1
    SLICE_X68Y109.CX        net (fanout=6)        0.376   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
    SLICE_X68Y109.CMUX      Tcxc                  0.353   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_17_OUT_cy<19>1_SW6
    SLICE_X66Y109.A4        net (fanout=1)        0.431   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
    SLICE_X66Y109.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o_SW0
    SLICE_X62Y108.B1        net (fanout=5)        0.757   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
    SLICE_X62Y108.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o
    SLICE_X62Y108.A4        net (fanout=8)        0.374   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o1
    SLICE_X62Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o121
    SLICE_X61Y109.B3        net (fanout=23)       0.741   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_513_o
    SLICE_X61Y109.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1295
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_532_o11
    SLICE_X63Y107.B3        net (fanout=38)       0.900   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_532_o
    SLICE_X63Y107.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121_SW2
    SLICE_X63Y107.A4        net (fanout=1)        0.297   Inst_vol_control/ent[16]_GND_152_o_div_3/N500
    SLICE_X63Y107.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121
    SLICE_X58Y106.B3        net (fanout=11)       0.712   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_555_o
    SLICE_X58Y106.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1456
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0011_INV_724_o1_SW0
    SLICE_X62Y105.B4        net (fanout=29)       0.734   Inst_vol_control/ent[16]_GND_152_o_div_3/N4
    SLICE_X62Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1341
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_574_o171
    SLICE_X64Y105.B2        net (fanout=13)       0.771   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_581_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>11
    SLICE_X64Y105.A4        net (fanout=9)        0.355   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>
    SLICE_X64Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_595_o121
    SLICE_X67Y105.A2        net (fanout=19)       0.658   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_597_o
    SLICE_X67Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1135
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>_SW0
    SLICE_X66Y102.D1        net (fanout=1)        0.858   Inst_vol_control/ent[16]_GND_152_o_div_3/N839
    SLICE_X66Y102.COUT      Topcyd                0.381   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.AMUX      Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
    SLICE_X69Y100.A1        net (fanout=2)        0.730   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_31_OUT<12>
    SLICE_X69Y100.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N366
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_637_o181
    SLICE_X75Y100.D3        net (fanout=5)        0.768   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_645_o
    SLICE_X75Y100.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o21
    SLICE_X76Y97.B5         net (fanout=50)       0.631   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
    SLICE_X76Y97.BMUX       Topbb                 0.387   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_658_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
    SLICE_X75Y99.A5         net (fanout=11)       0.501   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_35_OUT<7>
    SLICE_X75Y99.A          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1487
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311_SW0
    SLICE_X78Y96.C2         net (fanout=1)        0.918   Inst_vol_control/ent[16]_GND_152_o_div_3/N1389
    SLICE_X78Y96.COUT       Topcyc                0.383   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.AMUX       Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<20>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_xor<20>
    SLICE_X83Y99.B1         net (fanout=8)        0.835   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<17>
    SLICE_X83Y99.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1097
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o23
    SLICE_X79Y96.C2         net (fanout=21)       0.922   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o22
    SLICE_X79Y96.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1351
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>_SW1
    SLICE_X84Y93.A4         net (fanout=1)        0.742   Inst_vol_control/ent[16]_GND_152_o_div_3/N147
    SLICE_X84Y93.COUT       Topcya                0.476   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.BMUX       Tcinb                 0.342   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
    SLICE_X85Y94.D3         net (fanout=4)        0.375   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_41_OUT[20:0]<12>
    SLICE_X85Y94.D          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n125541
    SLICE_X85Y91.C1         net (fanout=3)        1.021   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
    SLICE_X85Y91.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<13>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o22
    SLICE_X88Y90.B2         net (fanout=42)       0.798   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o21
    SLICE_X88Y90.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o24
    SLICE_X87Y91.D2         net (fanout=34)       0.820   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o3
    SLICE_X87Y91.CMUX       Topdc                 0.408   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31_F
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31
    SLICE_X89Y88.C2         net (fanout=1)        0.809   Inst_vol_control/ent[16]_GND_152_o_div_3/N1376
    SLICE_X89Y88.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n1173111
    SLICE_X87Y90.D5         net (fanout=1)        0.377   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
    SLICE_X87Y90.COUT       Topcyd                0.396   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_lut<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.AMUX       Tcina                 0.369   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.A5         net (fanout=2)        0.887   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.COUT       Topcya                0.492   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>_rt
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.COUT       Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.CIN       net (fanout=1)        0.001   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.COUT      Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.AMUX      Tcina                 0.286   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_xor<15>
    SLICE_X63Y85.B6         net (fanout=1)        0.852   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<12>
    SLICE_X63Y85.B          Tilo                  0.097   Stereo/I2S_mod/hold_data<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_o41
    SLICE_X63Y85.A4         net (fanout=4)        0.327   m100<12>
    SLICE_X63Y85.A          Tilo                  0.097   Stereo/I2S_mod/hold_data<12>
                                                          Mmux_out_valid41
    RAMB18_X1Y29.DIADI3     net (fanout=2)        0.668   out_valid<12>
    RAMB18_X1Y29.CLKARDCLK  Trdck_DIA             0.577   VGAzing/buff2/Mram_RAM
                                                          VGAzing/buff2/Mram_RAM
    ----------------------------------------------------  ---------------------------
    Total                                        39.562ns (12.768ns logic, 26.794ns route)
                                                          (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Temp/Mram_RAM421 (RAM)
  Destination:          VGAzing/buff2/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      39.527ns (Levels of Logic = 47)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.057 - 1.286)
  Source Clock:         clock100 rising at 0.000ns
  Destination Clock:    clock100 rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Temp/Mram_RAM421 to VGAzing/buff2/Mram_RAM
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y4.CASCADEOUTB Trcko_CASCOUT         2.259   Temp/Mram_RAM421
                                                          Temp/Mram_RAM421
    RAMB36_X0Y5.CASCADEINB  net (fanout=1)        0.065   Temp/N307
    RAMB36_X0Y5.DOBDO0      Trdo_CASCINDO         0.343   Temp/Mram_RAM42
                                                          Temp/Mram_RAM42
    SLICE_X31Y100.A6        net (fanout=1)        1.871   Temp/N89
    SLICE_X31Y100.A         Tilo                  0.097   out_vol<13>
                                                          Temp/inst_LPM_MUX1311
    SLICE_X63Y100.B4        net (fanout=3)        1.131   out_vol<13>
    SLICE_X63Y100.COUT      Topcyb                0.509   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_lut<13>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<15>
    SLICE_X63Y101.BMUX      Tcinb                 0.358   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.B6        net (fanout=2)        0.535   Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd1_cy<16>
    SLICE_X70Y101.DMUX      Topbd                 0.703   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_lut<17>
                                                          Inst_vol_control/Mmult_ent[16]_GND_152_o_MuLt_2_OUT_Madd2_xor<19>
    SLICE_X72Y103.D5        net (fanout=102)      0.861   Inst_vol_control/ent[16]_GND_152_o_MuLt_2_OUT<19>
    SLICE_X72Y103.DMUX      Topdd                 0.421   Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_lut<19>_INV_0
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Msub_a[20]_unary_minus_1_OUT_cy<19>
    SLICE_X71Y108.A1        net (fanout=14)       1.041   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_unary_minus_1_OUT<19>
    SLICE_X71Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o141
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o1121
    SLICE_X68Y108.D5        net (fanout=10)       0.344   Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_469_o112
    SLICE_X68Y108.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o1
    SLICE_X68Y109.CX        net (fanout=6)        0.376   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0006_INV_729_o
    SLICE_X68Y109.CMUX      Tcxc                  0.353   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_17_OUT_cy<19>1_SW6
    SLICE_X66Y109.A4        net (fanout=1)        0.431   Inst_vol_control/ent[16]_GND_152_o_div_3/N788
    SLICE_X66Y109.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o_SW0
    SLICE_X62Y108.B1        net (fanout=5)        0.757   Inst_vol_control/ent[16]_GND_152_o_div_3/N8
    SLICE_X62Y108.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o
    SLICE_X62Y108.A4        net (fanout=8)        0.374   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0008_INV_727_o1
    SLICE_X62Y108.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_514_o
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_511_o121
    SLICE_X61Y109.B3        net (fanout=23)       0.741   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_513_o
    SLICE_X61Y109.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1295
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_532_o11
    SLICE_X63Y107.B3        net (fanout=38)       0.900   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_532_o
    SLICE_X63Y107.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121_SW2
    SLICE_X63Y107.A4        net (fanout=1)        0.297   Inst_vol_control/ent[16]_GND_152_o_div_3/N500
    SLICE_X63Y107.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1587
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_553_o121
    SLICE_X58Y106.B3        net (fanout=11)       0.712   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_555_o
    SLICE_X58Y106.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1456
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0011_INV_724_o1_SW0
    SLICE_X62Y105.B4        net (fanout=29)       0.734   Inst_vol_control/ent[16]_GND_152_o_div_3/N4
    SLICE_X62Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1341
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_574_o171
    SLICE_X64Y105.B2        net (fanout=13)       0.771   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_581_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>11
    SLICE_X64Y105.A4        net (fanout=9)        0.355   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_27_OUT_cy<16>
    SLICE_X64Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N111
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_595_o121
    SLICE_X67Y105.A2        net (fanout=19)       0.658   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_597_o
    SLICE_X67Y105.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1135
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>_SW0
    SLICE_X66Y102.D1        net (fanout=1)        0.858   Inst_vol_control/ent[16]_GND_152_o_div_3/N839
    SLICE_X66Y102.COUT      Topcyd                0.381   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_lut<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<11>
    SLICE_X66Y103.AMUX      Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_31_OUT_cy<15>
    SLICE_X69Y100.A1        net (fanout=2)        0.730   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_31_OUT<12>
    SLICE_X69Y100.A         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N366
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_637_o181
    SLICE_X75Y100.D3        net (fanout=5)        0.768   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_a[20]_MUX_645_o
    SLICE_X75Y100.D         Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o21
    SLICE_X76Y97.B5         net (fanout=50)       0.631   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0015_INV_720_o2
    SLICE_X76Y97.BMUX       Topbb                 0.387   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_658_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_35_OUT_cy<9>
    SLICE_X75Y99.A5         net (fanout=11)       0.501   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_35_OUT<7>
    SLICE_X75Y99.A          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1487
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311_SW0
    SLICE_X78Y96.C2         net (fanout=1)        0.918   Inst_vol_control/ent[16]_GND_152_o_div_3/N1389
    SLICE_X78Y96.COUT       Topcyc                0.383   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_a[20]_a[20]_MUX_679_o11311
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<8>
    SLICE_X78Y97.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<12>
    SLICE_X78Y98.COUT       Tbyp                  0.092   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_cy<16>
    SLICE_X78Y99.AMUX       Tcina                 0.269   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<20>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_37_OUT_xor<20>
    SLICE_X83Y99.B1         net (fanout=8)        0.835   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_37_OUT<17>
    SLICE_X83Y99.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1097
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o23
    SLICE_X79Y96.C2         net (fanout=21)       0.922   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0018_INV_717_o22
    SLICE_X79Y96.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/N1351
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>_SW1
    SLICE_X84Y93.A4         net (fanout=1)        0.742   Inst_vol_control/ent[16]_GND_152_o_div_3/N147
    SLICE_X84Y93.COUT       Topcya                0.476   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_lut<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<10>
    SLICE_X84Y94.BMUX       Tcinb                 0.342   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_a[20]_GND_154_o_add_41_OUT[20:0]_cy<14>
    SLICE_X85Y94.D3         net (fanout=4)        0.375   Inst_vol_control/ent[16]_GND_152_o_div_3/a[20]_GND_154_o_add_41_OUT[20:0]<12>
    SLICE_X85Y94.D          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n125541
    SLICE_X85Y91.C1         net (fanout=3)        1.021   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<12>
    SLICE_X85Y91.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<13>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o22
    SLICE_X88Y90.B2         net (fanout=42)       0.798   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o21
    SLICE_X88Y90.B          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<10>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o24
    SLICE_X87Y91.D2         net (fanout=34)       0.820   Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0020_INV_715_o3
    SLICE_X87Y91.CMUX       Topdc                 0.408   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31_F
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/BUS_0021_INV_714_o34_SW31
    SLICE_X89Y88.C2         net (fanout=1)        0.809   Inst_vol_control/ent[16]_GND_152_o_div_3/N1376
    SLICE_X89Y88.C          Tilo                  0.097   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_n1173111
    SLICE_X87Y90.D5         net (fanout=1)        0.377   Inst_vol_control/ent[16]_GND_152_o_div_3/n1173<19>
    SLICE_X87Y90.COUT       Topcyd                0.361   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_lutdi3
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<3>
    SLICE_X87Y91.AMUX       Tcina                 0.369   Inst_vol_control/ent[16]_GND_152_o_div_3/n1255<5>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.A5         net (fanout=2)        0.887   Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>
    SLICE_X73Y98.COUT       Topcya                0.492   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mcompar_BUS_0022_INV_713_o_cy<4>_rt
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.CIN        net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<3>
    SLICE_X73Y99.COUT       Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.CIN       net (fanout=1)        0.001   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<7>
    SLICE_X73Y100.COUT      Tbyp                  0.089   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.CIN       net (fanout=1)        0.000   Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_cy<11>
    SLICE_X73Y101.AMUX      Tcina                 0.286   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<15>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Madd_GND_154_o_BUS_0001_add_48_OUT[21:0]_xor<15>
    SLICE_X63Y85.B6         net (fanout=1)        0.852   Inst_vol_control/ent[16]_GND_152_o_div_3/GND_154_o_BUS_0001_add_48_OUT[21:0]<12>
    SLICE_X63Y85.B          Tilo                  0.097   Stereo/I2S_mod/hold_data<12>
                                                          Inst_vol_control/ent[16]_GND_152_o_div_3/Mmux_o41
    SLICE_X63Y85.A4         net (fanout=4)        0.327   m100<12>
    SLICE_X63Y85.A          Tilo                  0.097   Stereo/I2S_mod/hold_data<12>
                                                          Mmux_out_valid41
    RAMB18_X1Y29.DIADI3     net (fanout=2)        0.668   out_valid<12>
    RAMB18_X1Y29.CLKARDCLK  Trdck_DIA             0.577   VGAzing/buff2/Mram_RAM
                                                          VGAzing/buff2/Mram_RAM
    ----------------------------------------------------  ---------------------------
    Total                                        39.527ns (12.733ns logic, 26.794ns route)
                                                          (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Stereo_clock_stereo_TOP_Gen_clkout1 = PERIOD TIMEGRP
        "Stereo_clock_stereo_TOP_Gen_clkout1" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Treble/blk00000003/blk00000006 (DSP48_X1Y17.OPMODE5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Treble/blk00000003/blk00000007 (FF)
  Destination:          Treble/blk00000003/blk00000006 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 0)
  Clock Path Skew:      0.410ns (0.923 - 0.513)
  Source Clock:         clock100 rising at 10.000ns
  Destination Clock:    clock100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Treble/blk00000003/blk00000007 to Treble/blk00000003/blk00000006
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.BQ      Tcko                  0.164   Treble/blk00000003/sig00000029
                                                       Treble/blk00000003/blk00000007
    DSP48_X1Y17.OPMODE5  net (fanout=1)        0.367   Treble/blk00000003/sig00000027
    DSP48_X1Y17.CLK      Tdspckd_OPMODE_OPMODEREG(-Th)     0.113   Treble/blk00000003/blk00000006
                                                       Treble/blk00000003/blk00000006
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.051ns logic, 0.367ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point MachineD/state_FSM_FFd3 (SLICE_X39Y95.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LEFT_SYNC_IMPULSION/OUTPUT (FF)
  Destination:          MachineD/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.271ns (0.840 - 0.569)
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock100 rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Minimum Data Path at Fast Process Corner: LEFT_SYNC_IMPULSION/OUTPUT to MachineD/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y87.DMUX    Tshcko                0.181   bleft2
                                                       LEFT_SYNC_IMPULSION/OUTPUT
    SLICE_X39Y95.C6      net (fanout=3)        0.331   bleft2
    SLICE_X39Y95.CLK     Tah         (-Th)     0.047   MachineD/state_FSM_FFd3
                                                       MachineD/state_FSM_FFd3-In1
                                                       MachineD/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.134ns logic, 0.331ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point VGAzing/buff2/X_data_6 (SLICE_X46Y46.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGAzing/buff2/reading_6 (FF)
  Destination:          VGAzing/buff2/X_data_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.335ns (0.850 - 0.515)
  Source Clock:         clock100 rising at 10.000ns
  Destination Clock:    clock100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGAzing/buff2/reading_6 to VGAzing/buff2/X_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y50.BQ      Tcko                  0.164   VGAzing/buff2/reading<5>
                                                       VGAzing/buff2/reading_6
    SLICE_X46Y46.CX      net (fanout=4)        0.257   VGAzing/buff2/reading<6>
    SLICE_X46Y46.CLK     Tckdi       (-Th)     0.063   VGAzing/X_data_temp2<7>
                                                       VGAzing/buff2/X_data_6
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.101ns logic, 0.257ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Stereo_clock_stereo_TOP_Gen_clkout1 = PERIOD TIMEGRP
        "Stereo_clock_stereo_TOP_Gen_clkout1" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.533ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.467ns (405.351MHz) (Trper_CLKA)
  Physical resource: Temp/Mram_RAM510/CLKARDCLKL
  Logical resource: Temp/Mram_RAM510/CLKARDCLKL
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: clock100
--------------------------------------------------------------------------------
Slack: 7.533ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.467ns (405.351MHz) (Trper_CLK_RF(FMAX_BRAM_RF_DELAYED_WRITE))
  Physical resource: Temp/Mram_RAM510/CLKARDCLKU
  Logical resource: Temp/Mram_RAM510/CLKARDCLKU
  Location pin: RAMB36_X3Y17.CLKARDCLKU
  Clock network: clock100
--------------------------------------------------------------------------------
Slack: 7.533ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.467ns (405.351MHz) (Trper_CLKA)
  Physical resource: Temp/Mram_RAM141/CLKARDCLKL
  Logical resource: Temp/Mram_RAM141/CLKARDCLKL
  Location pin: RAMB36_X2Y13.CLKARDCLKL
  Clock network: clock100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Gene_clkout0 = PERIOD TIMEGRP "Gene_clkout0" 
TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1049 paths analyzed, 154 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.956ns.
--------------------------------------------------------------------------------

Paths for end point PWMM/CMP_12 (SLICE_X73Y71.CIN), 115 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWMM/CMP_3 (FF)
  Destination:          PWMM/CMP_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.862ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.100 - 0.127)
  Source Clock:         clock200M rising at 0.000ns
  Destination Clock:    clock200M rising at 5.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWMM/CMP_3 to PWMM/CMP_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y68.DQ      Tcko                  0.341   PWMM/CMP<3>
                                                       PWMM/CMP_3
    SLICE_X75Y70.D2      net (fanout=3)        0.729   PWMM/CMP<3>
    SLICE_X75Y70.D       Tilo                  0.097   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
                                                       PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv11
    SLICE_X72Y68.D5      net (fanout=11)       0.553   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
    SLICE_X72Y68.D       Tilo                  0.097   PWMM/Mcount_CMP_lut<0>
                                                       PWMM/Mcount_CMP_lut<0>
    SLICE_X73Y68.A5      net (fanout=1)        0.272   PWMM/Mcount_CMP_lut<0>
    SLICE_X73Y68.COUT    Topcya                0.492   PWMM/CMP<3>
                                                       PWMM/Mcount_CMP_lut<0>_rt
                                                       PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.COUT    Tbyp                  0.089   PWMM/CMP<7>
                                                       PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.COUT    Tbyp                  0.089   PWMM/CMP<11>
                                                       PWMM/Mcount_CMP_cy<11>
    SLICE_X73Y71.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<11>
    SLICE_X73Y71.CLK     Tcinck                0.103   PWMM/CMP<12>
                                                       PWMM/Mcount_CMP_xor<12>
                                                       PWMM/CMP_12
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (1.308ns logic, 1.554ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWMM/CMP_7 (FF)
  Destination:          PWMM/CMP_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.765ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.100 - 0.125)
  Source Clock:         clock200M rising at 0.000ns
  Destination Clock:    clock200M rising at 5.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWMM/CMP_7 to PWMM/CMP_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y69.DQ      Tcko                  0.341   PWMM/CMP<7>
                                                       PWMM/CMP_7
    SLICE_X75Y70.D1      net (fanout=3)        0.632   PWMM/CMP<7>
    SLICE_X75Y70.D       Tilo                  0.097   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
                                                       PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv11
    SLICE_X72Y68.D5      net (fanout=11)       0.553   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
    SLICE_X72Y68.D       Tilo                  0.097   PWMM/Mcount_CMP_lut<0>
                                                       PWMM/Mcount_CMP_lut<0>
    SLICE_X73Y68.A5      net (fanout=1)        0.272   PWMM/Mcount_CMP_lut<0>
    SLICE_X73Y68.COUT    Topcya                0.492   PWMM/CMP<3>
                                                       PWMM/Mcount_CMP_lut<0>_rt
                                                       PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.COUT    Tbyp                  0.089   PWMM/CMP<7>
                                                       PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.COUT    Tbyp                  0.089   PWMM/CMP<11>
                                                       PWMM/Mcount_CMP_cy<11>
    SLICE_X73Y71.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<11>
    SLICE_X73Y71.CLK     Tcinck                0.103   PWMM/CMP<12>
                                                       PWMM/Mcount_CMP_xor<12>
                                                       PWMM/CMP_12
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (1.308ns logic, 1.457ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWMM/CMP_3 (FF)
  Destination:          PWMM/CMP_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.723ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.100 - 0.127)
  Source Clock:         clock200M rising at 0.000ns
  Destination Clock:    clock200M rising at 5.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWMM/CMP_3 to PWMM/CMP_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y68.DQ      Tcko                  0.341   PWMM/CMP<3>
                                                       PWMM/CMP_3
    SLICE_X75Y70.D2      net (fanout=3)        0.729   PWMM/CMP<3>
    SLICE_X75Y70.D       Tilo                  0.097   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
                                                       PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv11
    SLICE_X73Y68.B1      net (fanout=11)       0.766   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
    SLICE_X73Y68.COUT    Topcyb                0.509   PWMM/CMP<3>
                                                       PWMM/Mcount_CMP_lut<1>
                                                       PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.COUT    Tbyp                  0.089   PWMM/CMP<7>
                                                       PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.COUT    Tbyp                  0.089   PWMM/CMP<11>
                                                       PWMM/Mcount_CMP_cy<11>
    SLICE_X73Y71.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<11>
    SLICE_X73Y71.CLK     Tcinck                0.103   PWMM/CMP<12>
                                                       PWMM/Mcount_CMP_xor<12>
                                                       PWMM/CMP_12
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (1.228ns logic, 1.495ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point PWMM/CMP_11 (SLICE_X73Y70.CIN), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWMM/CMP_3 (FF)
  Destination:          PWMM/CMP_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.848ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.102 - 0.127)
  Source Clock:         clock200M rising at 0.000ns
  Destination Clock:    clock200M rising at 5.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWMM/CMP_3 to PWMM/CMP_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y68.DQ      Tcko                  0.341   PWMM/CMP<3>
                                                       PWMM/CMP_3
    SLICE_X75Y70.D2      net (fanout=3)        0.729   PWMM/CMP<3>
    SLICE_X75Y70.D       Tilo                  0.097   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
                                                       PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv11
    SLICE_X72Y68.D5      net (fanout=11)       0.553   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
    SLICE_X72Y68.D       Tilo                  0.097   PWMM/Mcount_CMP_lut<0>
                                                       PWMM/Mcount_CMP_lut<0>
    SLICE_X73Y68.A5      net (fanout=1)        0.272   PWMM/Mcount_CMP_lut<0>
    SLICE_X73Y68.COUT    Topcya                0.492   PWMM/CMP<3>
                                                       PWMM/Mcount_CMP_lut<0>_rt
                                                       PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.COUT    Tbyp                  0.089   PWMM/CMP<7>
                                                       PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CLK     Tcinck                0.178   PWMM/CMP<11>
                                                       PWMM/Mcount_CMP_cy<11>
                                                       PWMM/CMP_11
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (1.294ns logic, 1.554ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWMM/CMP_7 (FF)
  Destination:          PWMM/CMP_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.751ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.102 - 0.125)
  Source Clock:         clock200M rising at 0.000ns
  Destination Clock:    clock200M rising at 5.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWMM/CMP_7 to PWMM/CMP_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y69.DQ      Tcko                  0.341   PWMM/CMP<7>
                                                       PWMM/CMP_7
    SLICE_X75Y70.D1      net (fanout=3)        0.632   PWMM/CMP<7>
    SLICE_X75Y70.D       Tilo                  0.097   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
                                                       PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv11
    SLICE_X72Y68.D5      net (fanout=11)       0.553   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
    SLICE_X72Y68.D       Tilo                  0.097   PWMM/Mcount_CMP_lut<0>
                                                       PWMM/Mcount_CMP_lut<0>
    SLICE_X73Y68.A5      net (fanout=1)        0.272   PWMM/Mcount_CMP_lut<0>
    SLICE_X73Y68.COUT    Topcya                0.492   PWMM/CMP<3>
                                                       PWMM/Mcount_CMP_lut<0>_rt
                                                       PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.COUT    Tbyp                  0.089   PWMM/CMP<7>
                                                       PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CLK     Tcinck                0.178   PWMM/CMP<11>
                                                       PWMM/Mcount_CMP_cy<11>
                                                       PWMM/CMP_11
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (1.294ns logic, 1.457ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWMM/CMP_3 (FF)
  Destination:          PWMM/CMP_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.709ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.102 - 0.127)
  Source Clock:         clock200M rising at 0.000ns
  Destination Clock:    clock200M rising at 5.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWMM/CMP_3 to PWMM/CMP_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y68.DQ      Tcko                  0.341   PWMM/CMP<3>
                                                       PWMM/CMP_3
    SLICE_X75Y70.D2      net (fanout=3)        0.729   PWMM/CMP<3>
    SLICE_X75Y70.D       Tilo                  0.097   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
                                                       PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv11
    SLICE_X73Y68.B1      net (fanout=11)       0.766   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
    SLICE_X73Y68.COUT    Topcyb                0.509   PWMM/CMP<3>
                                                       PWMM/Mcount_CMP_lut<1>
                                                       PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.COUT    Tbyp                  0.089   PWMM/CMP<7>
                                                       PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CLK     Tcinck                0.178   PWMM/CMP<11>
                                                       PWMM/Mcount_CMP_cy<11>
                                                       PWMM/CMP_11
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (1.214ns logic, 1.495ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point PWMM/CMP_9 (SLICE_X73Y70.CIN), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWMM/CMP_3 (FF)
  Destination:          PWMM/CMP_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.844ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.102 - 0.127)
  Source Clock:         clock200M rising at 0.000ns
  Destination Clock:    clock200M rising at 5.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWMM/CMP_3 to PWMM/CMP_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y68.DQ      Tcko                  0.341   PWMM/CMP<3>
                                                       PWMM/CMP_3
    SLICE_X75Y70.D2      net (fanout=3)        0.729   PWMM/CMP<3>
    SLICE_X75Y70.D       Tilo                  0.097   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
                                                       PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv11
    SLICE_X72Y68.D5      net (fanout=11)       0.553   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
    SLICE_X72Y68.D       Tilo                  0.097   PWMM/Mcount_CMP_lut<0>
                                                       PWMM/Mcount_CMP_lut<0>
    SLICE_X73Y68.A5      net (fanout=1)        0.272   PWMM/Mcount_CMP_lut<0>
    SLICE_X73Y68.COUT    Topcya                0.492   PWMM/CMP<3>
                                                       PWMM/Mcount_CMP_lut<0>_rt
                                                       PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.COUT    Tbyp                  0.089   PWMM/CMP<7>
                                                       PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CLK     Tcinck                0.174   PWMM/CMP<11>
                                                       PWMM/Mcount_CMP_cy<11>
                                                       PWMM/CMP_9
    -------------------------------------------------  ---------------------------
    Total                                      2.844ns (1.290ns logic, 1.554ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWMM/CMP_7 (FF)
  Destination:          PWMM/CMP_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.102 - 0.125)
  Source Clock:         clock200M rising at 0.000ns
  Destination Clock:    clock200M rising at 5.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWMM/CMP_7 to PWMM/CMP_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y69.DQ      Tcko                  0.341   PWMM/CMP<7>
                                                       PWMM/CMP_7
    SLICE_X75Y70.D1      net (fanout=3)        0.632   PWMM/CMP<7>
    SLICE_X75Y70.D       Tilo                  0.097   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
                                                       PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv11
    SLICE_X72Y68.D5      net (fanout=11)       0.553   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
    SLICE_X72Y68.D       Tilo                  0.097   PWMM/Mcount_CMP_lut<0>
                                                       PWMM/Mcount_CMP_lut<0>
    SLICE_X73Y68.A5      net (fanout=1)        0.272   PWMM/Mcount_CMP_lut<0>
    SLICE_X73Y68.COUT    Topcya                0.492   PWMM/CMP<3>
                                                       PWMM/Mcount_CMP_lut<0>_rt
                                                       PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.COUT    Tbyp                  0.089   PWMM/CMP<7>
                                                       PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CLK     Tcinck                0.174   PWMM/CMP<11>
                                                       PWMM/Mcount_CMP_cy<11>
                                                       PWMM/CMP_9
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (1.290ns logic, 1.457ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWMM/CMP_3 (FF)
  Destination:          PWMM/CMP_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.705ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.102 - 0.127)
  Source Clock:         clock200M rising at 0.000ns
  Destination Clock:    clock200M rising at 5.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWMM/CMP_3 to PWMM/CMP_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y68.DQ      Tcko                  0.341   PWMM/CMP<3>
                                                       PWMM/CMP_3
    SLICE_X75Y70.D2      net (fanout=3)        0.729   PWMM/CMP<3>
    SLICE_X75Y70.D       Tilo                  0.097   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
                                                       PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv11
    SLICE_X73Y68.B1      net (fanout=11)       0.766   PWMM/CMP[12]_PWR_15_o_LessThan_2_o_inv_inv1
    SLICE_X73Y68.COUT    Topcyb                0.509   PWMM/CMP<3>
                                                       PWMM/Mcount_CMP_lut<1>
                                                       PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<3>
    SLICE_X73Y69.COUT    Tbyp                  0.089   PWMM/CMP<7>
                                                       PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CIN     net (fanout=1)        0.000   PWMM/Mcount_CMP_cy<7>
    SLICE_X73Y70.CLK     Tcinck                0.174   PWMM/CMP<11>
                                                       PWMM/Mcount_CMP_cy<11>
                                                       PWMM/CMP_9
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (1.210ns logic, 1.495ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Gene_clkout0 = PERIOD TIMEGRP "Gene_clkout0" TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PWMM/CMP_1 (SLICE_X73Y68.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PWMM/CMP_10 (FF)
  Destination:          PWMM/CMP_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.078 - 0.062)
  Source Clock:         clock200M rising at 5.000ns
  Destination Clock:    clock200M rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PWMM/CMP_10 to PWMM/CMP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y70.CQ      Tcko                  0.141   PWMM/CMP<11>
                                                       PWMM/CMP_10
    SLICE_X73Y68.B6      net (fanout=13)       0.155   PWMM/CMP<10>
    SLICE_X73Y68.CLK     Tah         (-Th)    -0.005   PWMM/CMP<3>
                                                       PWMM/Mcount_CMP_lut<1>
                                                       PWMM/Mcount_CMP_cy<3>
                                                       PWMM/CMP_1
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.146ns logic, 0.155ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point PWMM/CMP_5 (SLICE_X73Y69.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PWMM/CMP_10 (FF)
  Destination:          PWMM/CMP_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.077 - 0.062)
  Source Clock:         clock200M rising at 5.000ns
  Destination Clock:    clock200M rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PWMM/CMP_10 to PWMM/CMP_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y70.CQ      Tcko                  0.141   PWMM/CMP<11>
                                                       PWMM/CMP_10
    SLICE_X73Y69.B6      net (fanout=13)       0.164   PWMM/CMP<10>
    SLICE_X73Y69.CLK     Tah         (-Th)    -0.005   PWMM/CMP<7>
                                                       PWMM/Mcount_CMP_lut<5>
                                                       PWMM/Mcount_CMP_cy<7>
                                                       PWMM/CMP_5
    -------------------------------------------------  ---------------------------
    Total                                      0.310ns (0.146ns logic, 0.164ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point PWMM/CMP_4 (SLICE_X73Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PWMM/CMP_10 (FF)
  Destination:          PWMM/CMP_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.077 - 0.062)
  Source Clock:         clock200M rising at 5.000ns
  Destination Clock:    clock200M rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PWMM/CMP_10 to PWMM/CMP_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y70.CQ      Tcko                  0.141   PWMM/CMP<11>
                                                       PWMM/CMP_10
    SLICE_X73Y69.A6      net (fanout=13)       0.165   PWMM/CMP<10>
    SLICE_X73Y69.CLK     Tah         (-Th)    -0.010   PWMM/CMP<7>
                                                       PWMM/Mcount_CMP_lut<4>
                                                       PWMM/Mcount_CMP_cy<7>
                                                       PWMM/CMP_4
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.151ns logic, 0.165ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Gene_clkout0 = PERIOD TIMEGRP "Gene_clkout0" TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.408ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: Gene/clkout1_buf/I0
  Logical resource: Gene/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: Gene/clkout0
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: PWMM/CMP<3>/CLK
  Logical resource: PWMM/CMP_0/CK
  Location pin: SLICE_X73Y68.CLK
  Clock network: clock200M
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: PWMM/CMP<3>/CLK
  Logical resource: PWMM/CMP_0/CK
  Location pin: SLICE_X73Y68.CLK
  Clock network: clock200M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|    206.474ns|            0|           52|         2145|353785756527944570000000000|
| TS_Stereo_clock_stereo_TOP_Gen|     44.306ns|      2.460ns|          N/A|            0|            0|          329|            0|
| _clkout0                      |             |             |             |             |             |             |             |
| TS_Stereo_clock_stereo_TOP_Gen|     10.000ns|    206.474ns|          N/A|           52|            0|353785756527944570000000000|            0|
| _clkout1                      |             |             |             |             |             |             |             |
| TS_Gene_clkout0               |      5.000ns|      2.956ns|          N/A|            0|            0|         1049|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   39.942|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 52  Score: 1336804  (Setup/Max: 1336804, Hold: 0)

Constraints cover 353785756527944440000000000 paths, 0 nets, and 13947 connections

Design statistics:
   Minimum period: 206.474ns{1}   (Maximum frequency:   4.843MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 23 08:29:58 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 698 MB



