

================================================================
== Synthesis Summary Report of 'histogram'
================================================================
+ General Information: 
    * Date:           Tue Apr  4 23:55:15 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        test_histogram
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |   Modules   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ histogram  |     -|  0.17|     6997|  3.498e+04|         -|     6998|     -|        no|     -|  2 (~0%)|  471 (~0%)|  451 (~0%)|    -|
    | o LOOP_I    |    II|  5.00|     6995|  3.498e+04|        10|        7|   999|       yes|     -|        -|          -|          -|    -|
    +-------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| feature_address0 | 10       |
| feature_q0       | 32       |
| hist_address0    | 10       |
| hist_d0          | 32       |
| hist_q0          | 32       |
| weight_address0  | 10       |
| weight_q0        | 32       |
+------------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| n         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| feature  | in        | int*     |
| weight   | in        | float*   |
| hist     | inout     | float*   |
| n        | in        | float    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| feature  | feature_address0 | port    | offset   |
| feature  | feature_ce0      | port    |          |
| feature  | feature_q0       | port    |          |
| weight   | weight_address0  | port    | offset   |
| weight   | weight_ce0       | port    |          |
| weight   | weight_q0        | port    |          |
| hist     | hist_address0    | port    | offset   |
| hist     | hist_ce0         | port    |          |
| hist     | hist_we0         | port    |          |
| hist     | hist_d0          | port    |          |
| hist     | hist_q0          | port    |          |
| n        | n                | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                | DSP | Pragma | Variable | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+----------+------+---------+---------+
| + histogram                         | 2   |        |          |      |         |         |
|   add_ln11_fu_129_p2                | -   |        | add_ln11 | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_6_full_dsp_1_U1 | 2   |        | add      | fadd | fulldsp | 5       |
+-------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

