{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1649442193995 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1649442193996 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1649442193996 ""}
{ "Info" "" "" "2022.04.08.20:23:28 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2022.04.08.20:23:28 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1649442208996 ""}
{ "Info" "" "" "2022.04.08.20:23:29 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2022.04.08.20:23:29 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1649442209020 ""}
{ "Info" "soc_system_generation.rpt" "" "2022.04.08.20:23:42 Info: Saving generation log to /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Saving generation log to /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1649442222808 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Starting: Create simulation model" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1649442222809 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEBA6U23I7" "" "2022.04.08.20:23:42 Info: qsys-generate /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2022.04.08.20:23:42 Info: qsys-generate /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1649442222812 ""}
{ "Info" "soc_system.qsys" "" "2022.04.08.20:23:42 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1649442222841 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Reading input file" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Reading input file" 0 0 "Shell" 0 -1 1649442222859 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Adding ILC \[interrupt_latency_counter 20.1\]\n2022.04.08.20:23:42 Info: Parameterizing module ILC" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Adding ILC \[interrupt_latency_counter 20.1\]\n2022.04.08.20:23:42 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1649442222862 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Adding button_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1649442222862 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Parameterizing module button_pio" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1649442222862 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Adding clk_0 \[clock_source 20.1\]\n2022.04.08.20:23:42 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Adding clk_0 \[clock_source 20.1\]\n2022.04.08.20:23:42 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1649442222863 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1649442222864 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1649442222864 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1649442222864 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1649442222865 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1649442222865 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1649442222866 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1649442222866 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Parameterizing module hps_0" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1649442222868 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1649442222872 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1649442222873 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1649442222873 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1649442222874 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Adding led_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1649442222874 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Parameterizing module led_pio" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1649442222875 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" 0 0 "Shell" 0 -1 1649442222875 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1649442222875 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1649442222876 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1649442222876 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Building connections" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Building connections" 0 0 "Shell" 0 -1 1649442222877 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Parameterizing connections" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1649442222878 ""}
{ "Info" "" "" "2022.04.08.20:23:42 Info: Validating" {  } {  } 0 0 "2022.04.08.20:23:42 Info: Validating" 0 0 "Shell" 0 -1 1649442222879 ""}
{ "Info" "" "" "2022.04.08.20:23:48 Info: Done reading input file" {  } {  } 0 0 "2022.04.08.20:23:48 Info: Done reading input file" 0 0 "Shell" 0 -1 1649442228117 ""}
{ "Info" "" "" "2022.04.08.20:23:49 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.04.08.20:23:49 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1649442229628 ""}
{ "Info" "" "" "2022.04.08.20:23:49 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.04.08.20:23:49 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1649442229628 ""}
{ "Info" "" "" "2022.04.08.20:23:49 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.04.08.20:23:49 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1649442229629 ""}
{ "Info" "" "" "2022.04.08.20:23:49 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.04.08.20:23:49 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1649442229629 ""}
{ "Info" "" "" "2022.04.08.20:23:49 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.04.08.20:23:49 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1649442229632 ""}
{ "Info" "" "" "2022.04.08.20:23:49 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.04.08.20:23:49 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1649442229632 ""}
{ "Info" "" "" "2022.04.08.20:23:49 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.04.08.20:23:49 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1649442229632 ""}
{ "Info" "" "" "2022.04.08.20:23:50 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2022.04.08.20:23:50 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1649442230791 ""}
{ "Info" "" "" "2022.04.08.20:23:53 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2022.04.08.20:23:53 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1649442233174 ""}
{ "Info" "" "" "2022.04.08.20:23:54 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2022.04.08.20:23:54 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1649442234495 ""}
{ "Info" "" "" "2022.04.08.20:23:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2022.04.08.20:23:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1649442234732 ""}
{ "Info" "" "" "2022.04.08.20:23:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2022.04.08.20:23:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1649442234732 ""}
{ "Info" "" "" "2022.04.08.20:23:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2022.04.08.20:23:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1649442234732 ""}
{ "Info" "" "" "2022.04.08.20:23:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2022.04.08.20:23:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1649442234733 ""}
{ "Warning" "" "" "2022.04.08.20:23:54 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2022.04.08.20:23:54 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1649442234905 ""}
{ "Warning" "" "" "2022.04.08.20:23:54 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2022.04.08.20:23:54 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1649442234906 ""}
{ "Warning" "" "" "2022.04.08.20:23:54 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2022.04.08.20:23:54 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1649442234907 ""}
{ "Warning" "" "" "2022.04.08.20:23:54 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2022.04.08.20:23:54 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1649442234907 ""}
{ "Info" "" "" "2022.04.08.20:23:57 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2022.04.08.20:23:57 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1649442237359 ""}
{ "Info" "" "" "2022.04.08.20:23:57 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2022.04.08.20:23:57 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1649442237383 ""}
{ "Info" "  ]" "" "2022.04.08.20:23:57 Info: button_pio:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9090_6005699807664072540.dir/0003_button_pio_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9090_6005699807664072540.dir/0003_button_pio_gen" {  } {  } 0 0 "2022.04.08.20:23:57 Info: button_pio:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9090_6005699807664072540.dir/0003_button_pio_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9090_6005699807664072540.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1649442237383 ""}
{ "Info" "" "" "2022.04.08.20:23:57 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2022.04.08.20:23:57 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1649442237759 ""}
{ "Info" "" "" "2022.04.08.20:23:57 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2022.04.08.20:23:57 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1649442237760 ""}
{ "Info" "" "" "2022.04.08.20:23:57 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2022.04.08.20:23:57 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1649442237776 ""}
{ "Info" "  ]" "" "2022.04.08.20:23:57 Info: dipsw_pio:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9090_6005699807664072540.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9090_6005699807664072540.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2022.04.08.20:23:57 Info: dipsw_pio:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9090_6005699807664072540.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9090_6005699807664072540.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1649442237777 ""}
{ "Info" "" "" "2022.04.08.20:23:57 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2022.04.08.20:23:57 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1649442237914 ""}
{ "Info" "" "" "2022.04.08.20:23:57 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2022.04.08.20:23:57 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1649442237915 ""}
{ "Info" "" "" "2022.04.08.20:23:57 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2022.04.08.20:23:57 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1649442237999 ""}
{ "Info" "" "" "2022.04.08.20:23:58 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2022.04.08.20:23:58 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1649442238000 ""}
{ "Info" "" "" "2022.04.08.20:23:58 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.04.08.20:23:58 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1649442238529 ""}
{ "Info" "" "" "2022.04.08.20:23:58 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.04.08.20:23:58 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1649442238916 ""}
{ "Info" "" "" "2022.04.08.20:23:59 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2022.04.08.20:23:59 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1649442239672 ""}
{ "Info" "" "" "2022.04.08.20:23:59 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.04.08.20:23:59 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1649442239678 ""}
{ "Info" "  ]" "" "2022.04.08.20:23:59 Info: jtag_uart:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9090_6005699807664072540.dir/0005_jtag_uart_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9090_6005699807664072540.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2022.04.08.20:23:59 Info: jtag_uart:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9090_6005699807664072540.dir/0005_jtag_uart_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9090_6005699807664072540.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1649442239679 ""}
{ "Info" "" "" "2022.04.08.20:23:59 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.04.08.20:23:59 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1649442239838 ""}
{ "Info" "" "" "2022.04.08.20:23:59 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2022.04.08.20:23:59 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1649442239839 ""}
{ "Info" "" "" "2022.04.08.20:23:59 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.04.08.20:23:59 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1649442239844 ""}
{ "Info" "  ]" "" "2022.04.08.20:23:59 Info: led_pio:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9090_6005699807664072540.dir/0006_led_pio_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9090_6005699807664072540.dir/0006_led_pio_gen" {  } {  } 0 0 "2022.04.08.20:23:59 Info: led_pio:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9090_6005699807664072540.dir/0006_led_pio_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9090_6005699807664072540.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1649442239844 ""}
{ "Info" "" "" "2022.04.08.20:23:59 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.04.08.20:23:59 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1649442239955 ""}
{ "Info" "" "" "2022.04.08.20:23:59 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2022.04.08.20:23:59 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1649442239956 ""}
{ "Info" "" "" "2022.04.08.20:23:59 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2022.04.08.20:23:59 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1649442239967 ""}
{ "Info" "" "" "2022.04.08.20:23:59 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2022.04.08.20:23:59 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1649442239982 ""}
{ "Info" "" "" "2022.04.08.20:24:00 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:24:00 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442240119 ""}
{ "Info" "" "" "2022.04.08.20:24:00 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2022.04.08.20:24:00 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1649442240215 ""}
{ "Info" "" "" "2022.04.08.20:24:00 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:24:00 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442240597 ""}
{ "Info" "" "" "2022.04.08.20:24:00 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:24:00 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442240627 ""}
{ "Info" "" "" "2022.04.08.20:24:00 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:24:00 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442240659 ""}
{ "Info" "" "" "2022.04.08.20:24:00 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:24:00 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442240701 ""}
{ "Info" "" "" "2022.04.08.20:24:00 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:24:00 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442240746 ""}
{ "Info" "" "" "2022.04.08.20:24:00 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:24:00 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442240790 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1649442241083 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1649442241201 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:24:01 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442241308 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1649442241404 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1649442241420 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1649442241422 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1649442241424 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1649442241437 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1649442241443 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1649442241449 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1649442241451 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1649442241452 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1649442241453 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1649442241454 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1649442241457 ""}
{ "Info" "" "" "2022.04.08.20:24:01 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2022.04.08.20:24:01 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1649442241459 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1649442265657 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265658 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265659 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265672 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1649442265750 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1649442265751 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265752 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1649442265759 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265761 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1649442265763 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265763 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265764 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1649442265773 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1649442265782 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1649442265784 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265785 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265785 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265785 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265786 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265786 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265787 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265787 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265787 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265788 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265788 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1649442265791 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1649442265800 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265800 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1649442265803 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1649442265812 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265812 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1649442265833 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1649442265834 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265834 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1649442265835 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265835 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1649442265845 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1649442265850 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1649442265858 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265858 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265858 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1649442265861 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1649442265870 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265870 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1649442265875 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1649442265885 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265885 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1649442265888 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265889 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265889 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265889 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1649442265895 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1649442265900 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1649442265904 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1649442265912 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265912 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1649442265915 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1649442265924 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265924 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1649442265926 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265927 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265927 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1649442265933 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1649442265939 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1649442265942 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1649442265950 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265951 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1649442265959 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:25 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442265960 ""}
{ "Info" "" "" "2022.04.08.20:24:25 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.04.08.20:24:25 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1649442265981 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2022.04.08.20:24:26 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1649442266056 ""}
{ "Info" "verbosity_pkg.sv" "" "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442266057 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442266057 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442266057 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442266057 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442266058 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442266058 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1649442266058 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.04.08.20:24:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1649442266062 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.04.08.20:24:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1649442266065 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: soc_system: Done \"soc_system\" with 65 modules, 194 files" {  } {  } 0 0 "2022.04.08.20:24:26 Info: soc_system: Done \"soc_system\" with 65 modules, 194 files" 0 0 "Shell" 0 -1 1649442266065 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.04.08.20:24:26 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1649442266098 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Finished: Create simulation model" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1649442266098 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2022.04.08.20:24:26 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1649442266099 ""}
{ "Info" " --use-relative-paths=true" "" "2022.04.08.20:24:26 Info: sim-script-gen --spd=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.04.08.20:24:26 Info: sim-script-gen --spd=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1649442266099 ""}
{ "Info" " --use-relative-paths=true" "" "2022.04.08.20:24:26 Info: Doing: ip-make-simscript --spd=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Doing: ip-make-simscript --spd=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1649442266101 ""}
{ "Info" " directory:" "" "2022.04.08.20:24:26 Info: Generating the following file(s) for MODELSIM simulator in /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Generating the following file(s) for MODELSIM simulator in /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1649442266899 ""}
{ "Info" "msim_setup.tcl" "" "2022.04.08.20:24:26 Info:     mentor" {  } {  } 0 0 "2022.04.08.20:24:26 Info:     mentor" 0 0 "Shell" 0 -1 1649442266899 ""}
{ "Info" " directory:" "" "2022.04.08.20:24:26 Info: Generating the following file(s) for VCS simulator in /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Generating the following file(s) for VCS simulator in /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1649442266906 ""}
{ "Info" "vcs_setup.sh" "" "2022.04.08.20:24:26 Info:     synopsys/vcs" {  } {  } 0 0 "2022.04.08.20:24:26 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1649442266907 ""}
{ "Info" " directory:" "" "2022.04.08.20:24:26 Info: Generating the following file(s) for VCSMX simulator in /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Generating the following file(s) for VCSMX simulator in /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1649442266923 ""}
{ "Info" "synopsys_sim.setup" "" "2022.04.08.20:24:26 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.04.08.20:24:26 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1649442266924 ""}
{ "Info" "vcsmx_setup.sh" "" "2022.04.08.20:24:26 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.04.08.20:24:26 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1649442266924 ""}
{ "Info" " directory:" "" "2022.04.08.20:24:26 Info: Generating the following file(s) for NCSIM simulator in /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Generating the following file(s) for NCSIM simulator in /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1649442266941 ""}
{ "Info" "cds.lib" "" "2022.04.08.20:24:26 Info:     cadence" {  } {  } 0 0 "2022.04.08.20:24:26 Info:     cadence" 0 0 "Shell" 0 -1 1649442266941 ""}
{ "Info" "hdl.var" "" "2022.04.08.20:24:26 Info:     cadence" {  } {  } 0 0 "2022.04.08.20:24:26 Info:     cadence" 0 0 "Shell" 0 -1 1649442266944 ""}
{ "Info" "ncsim_setup.sh" "" "2022.04.08.20:24:26 Info:     cadence" {  } {  } 0 0 "2022.04.08.20:24:26 Info:     cadence" 0 0 "Shell" 0 -1 1649442266945 ""}
{ "Info" " directory" "" "2022.04.08.20:24:26 Info:     47 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2022.04.08.20:24:26 Info:     47 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1649442266945 ""}
{ "Info" " directory:" "" "2022.04.08.20:24:26 Info: Generating the following file(s) for RIVIERA simulator in /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Generating the following file(s) for RIVIERA simulator in /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1649442266951 ""}
{ "Info" "rivierapro_setup.tcl" "" "2022.04.08.20:24:26 Info:     aldec" {  } {  } 0 0 "2022.04.08.20:24:26 Info:     aldec" 0 0 "Shell" 0 -1 1649442266952 ""}
{ "Info" "." "" "2022.04.08.20:24:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.04.08.20:24:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1649442266952 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2022.04.08.20:24:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1649442266952 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2022.04.08.20:24:26 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1649442266952 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1649442266952 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEBA6U23I7" "" "2022.04.08.20:24:26 Info: qsys-generate /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2022.04.08.20:24:26 Info: qsys-generate /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1649442266953 ""}
{ "Info" "soc_system.qsys" "" "2022.04.08.20:24:26 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1649442266955 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Reading input file" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Reading input file" 0 0 "Shell" 0 -1 1649442266963 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Adding ILC \[interrupt_latency_counter 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Adding ILC \[interrupt_latency_counter 20.1\]" 0 0 "Shell" 0 -1 1649442266965 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing module ILC" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1649442266965 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Adding button_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1649442266967 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing module button_pio" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1649442266967 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1649442266969 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1649442266970 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1649442266970 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1649442266970 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1649442266971 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1649442266971 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1649442266972 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1649442266973 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1649442266974 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing module hps_0" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1649442266975 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1649442266985 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1649442266986 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1649442266986 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1649442266986 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Adding led_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1649442266987 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing module led_pio" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1649442266987 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" 0 0 "Shell" 0 -1 1649442266987 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1649442266988 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1649442266988 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1649442266988 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Building connections" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Building connections" 0 0 "Shell" 0 -1 1649442266989 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Parameterizing connections" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1649442266990 ""}
{ "Info" "" "" "2022.04.08.20:24:26 Info: Validating" {  } {  } 0 0 "2022.04.08.20:24:26 Info: Validating" 0 0 "Shell" 0 -1 1649442266991 ""}
{ "Info" "" "" "2022.04.08.20:24:32 Info: Done reading input file" {  } {  } 0 0 "2022.04.08.20:24:32 Info: Done reading input file" 0 0 "Shell" 0 -1 1649442272080 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.04.08.20:24:33 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1649442273506 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.04.08.20:24:33 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1649442273506 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.04.08.20:24:33 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1649442273507 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.04.08.20:24:33 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1649442273507 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.04.08.20:24:33 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1649442273508 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.04.08.20:24:33 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1649442273508 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.04.08.20:24:33 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1649442273508 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.04.08.20:24:33 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1649442273939 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1649442273939 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info:" {  } {  } 0 0 "2022.04.08.20:24:33 Info:" 0 0 "Shell" 0 -1 1649442273939 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1649442273939 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEBA6U23I7" "" "2022.04.08.20:24:33 Info: qsys-generate /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2022.04.08.20:24:33 Info: qsys-generate /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1649442273939 ""}
{ "Info" "soc_system.qsys" "" "2022.04.08.20:24:33 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1649442273942 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Reading input file" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Reading input file" 0 0 "Shell" 0 -1 1649442273950 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Adding ILC \[interrupt_latency_counter 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Adding ILC \[interrupt_latency_counter 20.1\]" 0 0 "Shell" 0 -1 1649442273951 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Parameterizing module ILC" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1649442273951 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Adding button_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1649442273952 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Parameterizing module button_pio" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1649442273952 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1649442273952 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1649442273952 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]\n2022.04.08.20:24:33 Info: Parameterizing module dipsw_pio\n2022.04.08.20:24:33 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]\n2022.04.08.20:24:33 Info: Parameterizing module dipsw_pio\n2022.04.08.20:24:33 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1649442273953 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1649442273953 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1649442273953 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1649442273953 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1649442273954 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Parameterizing module hps_0" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1649442273955 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1649442273958 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1649442273959 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1649442273959 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1649442273959 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Adding led_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1649442273959 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Parameterizing module led_pio" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1649442273960 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" 0 0 "Shell" 0 -1 1649442273960 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1649442273960 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1649442273960 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1649442273960 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Building connections" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Building connections" 0 0 "Shell" 0 -1 1649442273961 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Parameterizing connections" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1649442273962 ""}
{ "Info" "" "" "2022.04.08.20:24:33 Info: Validating" {  } {  } 0 0 "2022.04.08.20:24:33 Info: Validating" 0 0 "Shell" 0 -1 1649442273963 ""}
{ "Info" "" "" "2022.04.08.20:24:39 Info: Done reading input file" {  } {  } 0 0 "2022.04.08.20:24:39 Info: Done reading input file" 0 0 "Shell" 0 -1 1649442279098 ""}
{ "Info" "" "" "2022.04.08.20:24:40 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.04.08.20:24:40 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1649442280517 ""}
{ "Info" "" "" "2022.04.08.20:24:40 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.04.08.20:24:40 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1649442280518 ""}
{ "Info" "" "" "2022.04.08.20:24:40 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.04.08.20:24:40 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1649442280518 ""}
{ "Info" "" "" "2022.04.08.20:24:40 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.04.08.20:24:40 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1649442280518 ""}
{ "Info" "" "" "2022.04.08.20:24:40 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.04.08.20:24:40 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1649442280519 ""}
{ "Info" "" "" "2022.04.08.20:24:40 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.04.08.20:24:40 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1649442280520 ""}
{ "Info" "" "" "2022.04.08.20:24:40 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.04.08.20:24:40 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1649442280520 ""}
{ "Info" "" "" "2022.04.08.20:25:07 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2022.04.08.20:25:07 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1649442307959 ""}
{ "Info" "" "" "2022.04.08.20:25:09 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2022.04.08.20:25:09 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1649442309625 ""}
{ "Info" "" "" "2022.04.08.20:25:10 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2022.04.08.20:25:10 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1649442310437 ""}
{ "Info" "" "" "2022.04.08.20:25:10 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2022.04.08.20:25:10 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1649442310596 ""}
{ "Info" "" "" "2022.04.08.20:25:10 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2022.04.08.20:25:10 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1649442310596 ""}
{ "Info" "" "" "2022.04.08.20:25:10 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2022.04.08.20:25:10 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1649442310596 ""}
{ "Info" "" "" "2022.04.08.20:25:10 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2022.04.08.20:25:10 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1649442310596 ""}
{ "Warning" "" "" "2022.04.08.20:25:10 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2022.04.08.20:25:10 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1649442310764 ""}
{ "Warning" "" "" "2022.04.08.20:25:10 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2022.04.08.20:25:10 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1649442310764 ""}
{ "Warning" "" "" "2022.04.08.20:25:10 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2022.04.08.20:25:10 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1649442310765 ""}
{ "Warning" "" "" "2022.04.08.20:25:10 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2022.04.08.20:25:10 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1649442310765 ""}
{ "Info" "" "" "2022.04.08.20:25:12 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2022.04.08.20:25:12 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1649442312971 ""}
{ "Info" "" "" "2022.04.08.20:25:12 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2022.04.08.20:25:12 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1649442312977 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2022.04.08.20:25:12 Info: button_pio:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9090_6005699807664072540.dir/0059_button_pio_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0059_button_pio_gen/" {  } {  } 0 0 "2022.04.08.20:25:12 Info: button_pio:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9090_6005699807664072540.dir/0059_button_pio_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0059_button_pio_gen/" 0 0 "Shell" 0 -1 1649442312977 ""}
{ "Info" "" "" "2022.04.08.20:25:13 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2022.04.08.20:25:13 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1649442313100 ""}
{ "Info" "" "" "2022.04.08.20:25:13 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2022.04.08.20:25:13 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1649442313101 ""}
{ "Info" "" "" "2022.04.08.20:25:13 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2022.04.08.20:25:13 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1649442313115 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2022.04.08.20:25:13 Info: dipsw_pio:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9090_6005699807664072540.dir/0060_dipsw_pio_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0060_dipsw_pio_gen/" {  } {  } 0 0 "2022.04.08.20:25:13 Info: dipsw_pio:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9090_6005699807664072540.dir/0060_dipsw_pio_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0060_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1649442313115 ""}
{ "Info" "" "" "2022.04.08.20:25:13 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2022.04.08.20:25:13 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1649442313241 ""}
{ "Info" "" "" "2022.04.08.20:25:13 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2022.04.08.20:25:13 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1649442313242 ""}
{ "Info" "" "" "2022.04.08.20:25:13 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2022.04.08.20:25:13 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1649442313294 ""}
{ "Info" "" "" "2022.04.08.20:25:13 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2022.04.08.20:25:13 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1649442313294 ""}
{ "Info" "" "" "2022.04.08.20:25:13 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.04.08.20:25:13 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1649442313863 ""}
{ "Info" "" "" "2022.04.08.20:25:14 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.04.08.20:25:14 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1649442314257 ""}
{ "Info" "" "" "2022.04.08.20:25:14 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2022.04.08.20:25:14 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1649442314656 ""}
{ "Info" "" "" "2022.04.08.20:25:14 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.04.08.20:25:14 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1649442314661 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2022.04.08.20:25:14 Info: jtag_uart:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9090_6005699807664072540.dir/0061_jtag_uart_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0061_jtag_uart_gen/" {  } {  } 0 0 "2022.04.08.20:25:14 Info: jtag_uart:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt9090_6005699807664072540.dir/0061_jtag_uart_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0061_jtag_uart_gen/" 0 0 "Shell" 0 -1 1649442314661 ""}
{ "Info" "" "" "2022.04.08.20:25:14 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.04.08.20:25:14 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1649442314817 ""}
{ "Info" "" "" "2022.04.08.20:25:14 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2022.04.08.20:25:14 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1649442314818 ""}
{ "Info" "" "" "2022.04.08.20:25:14 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.04.08.20:25:14 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1649442314823 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2022.04.08.20:25:14 Info: led_pio:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9090_6005699807664072540.dir/0062_led_pio_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0062_led_pio_gen/" {  } {  } 0 0 "2022.04.08.20:25:14 Info: led_pio:   Generation command is \[exec /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/jmecodol/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/jmecodol/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jmecodol/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9090_6005699807664072540.dir/0062_led_pio_gen/ --quartus_dir=/home/jmecodol/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9090_6005699807664072540.dir/0062_led_pio_gen/" 0 0 "Shell" 0 -1 1649442314823 ""}
{ "Info" "" "" "2022.04.08.20:25:14 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.04.08.20:25:14 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1649442314933 ""}
{ "Info" "" "" "2022.04.08.20:25:14 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2022.04.08.20:25:14 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1649442314934 ""}
{ "Info" "" "" "2022.04.08.20:25:14 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2022.04.08.20:25:14 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1649442314934 ""}
{ "Info" "" "" "2022.04.08.20:25:14 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2022.04.08.20:25:14 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1649442314936 ""}
{ "Info" "" "" "2022.04.08.20:25:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:25:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442315019 ""}
{ "Info" "" "" "2022.04.08.20:25:15 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2022.04.08.20:25:15 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1649442315108 ""}
{ "Info" "" "" "2022.04.08.20:25:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:25:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442315541 ""}
{ "Info" "" "" "2022.04.08.20:25:15 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:25:15 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442315571 ""}
{ "Info" "" "" "2022.04.08.20:25:15 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:25:15 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442315598 ""}
{ "Info" "" "" "2022.04.08.20:25:15 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:25:15 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442315625 ""}
{ "Info" "" "" "2022.04.08.20:25:15 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:25:15 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442315651 ""}
{ "Info" "" "" "2022.04.08.20:25:15 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:25:15 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442315676 ""}
{ "Info" "" "" "2022.04.08.20:25:15 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2022.04.08.20:25:15 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1649442315926 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1649442316049 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.04.08.20:25:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1649442316174 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1649442316257 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1649442316259 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1649442316261 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1649442316263 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1649442316267 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1649442316269 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1649442316273 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1649442316273 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1649442316274 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1649442316274 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1649442316275 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1649442316278 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1649442316280 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1649442316362 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1649442316418 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1649442316419 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1649442316420 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1649442316421 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1649442316426 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1649442316431 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1649442316433 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316434 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316434 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316434 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1649442316436 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1649442316445 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1649442316447 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1649442316455 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316455 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1649442316472 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1649442316473 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1649442316474 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1649442316479 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1649442316485 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1649442316486 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316486 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316487 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1649442316489 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1649442316497 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316498 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1649442316500 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1649442316509 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316510 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1649442316511 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316511 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316511 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316511 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1649442316517 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1649442316522 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1649442316525 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1649442316542 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316542 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1649442316545 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1649442316553 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316554 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1649442316555 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316555 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316555 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1649442316561 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1649442316566 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1649442316568 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1649442316576 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316576 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1649442316584 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.04.08.20:25:16 Info: Reusing file /home/jmecodol/de10nano-wd/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1649442316585 ""}
{ "Info" "" "" "2022.04.08.20:25:16 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.04.08.20:25:16 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1649442316619 ""}
{ "Info" "" "" "2022.04.08.20:25:30 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2022.04.08.20:25:30 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1649442330368 ""}
{ "Info" "" "" "2022.04.08.20:25:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.04.08.20:25:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1649442330378 ""}
{ "Info" "" "" "2022.04.08.20:25:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.04.08.20:25:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1649442330381 ""}
{ "Info" "" "" "2022.04.08.20:25:30 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2022.04.08.20:25:30 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1649442330381 ""}
{ "Info" "" "" "2022.04.08.20:25:30 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.04.08.20:25:30 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1649442330920 ""}
{ "Info" "" "" "2022.04.08.20:25:30 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2022.04.08.20:25:30 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1649442330920 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1649442336996 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1649442336996 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1649442337926 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1649442337926 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/jmecodol/intelFPGA_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/jmecodol/intelFPGA_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1649442343652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 8 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649442343653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  8 20:25:43 2022 " "Processing ended: Fri Apr  8 20:25:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649442343653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:38 " "Elapsed time: 00:02:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649442343653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:40 " "Total CPU time (on all processors): 00:04:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649442343653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1649442343653 ""}
