
===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _34080_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM00
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.24    1.39   16.39 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.24    0.01   16.40 v wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.27    1.22   17.62 v wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.27    0.05   17.67 v _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.61    0.65   18.32 ^ _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.61    0.00   18.32 ^ _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.62    1.11   19.43 v _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.63    0.07   19.50 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.57   20.08 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   20.08 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.35 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.35 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.44   20.79 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.37    0.02   20.81 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.36   21.16 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   21.17 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34   21.51 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00   21.51 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   21.80 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.80 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   22.05 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   22.05 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32   22.37 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   22.37 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   22.72 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   22.73 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.32   23.04 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.04 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   23.35 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.35 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.81    0.74   24.09 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.81    0.01   24.10 v clkbuf_leaf_1091_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.40   24.50 v clkbuf_leaf_1091_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1091_clock_ctrl.core_clk (net)
                  0.10    0.00   24.50 v _34080_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.28    0.83   25.34 v _34080_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.28    0.00   25.34 v _18284_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.01    0.68   26.01 ^ _18284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.12                           clock_ctrl.resetb_sync (net)
                  1.01    0.01   26.02 ^ _18285_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.43    0.33   26.36 v _18285_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.12                           mgmt_buffers.user_reset (net)
                  0.43    0.00   26.36 v wire1430/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.15    1.00   27.36 v wire1430/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    12    0.28                           net1430 (net)
                  1.17    0.07   27.43 v wire1429/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.72    1.49   28.92 v wire1429/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     2    0.22                           net1429 (net)
                  1.72    0.03   28.95 v soc.core.sram.ram512x32.RAM00/CEN (gf180_ram_512x8_wrapper)
                                 28.95   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.25    0.93   30.93 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.08                           net1 (net)
                  1.25    0.01   30.94 ^ wire1934/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.05   31.99 ^ wire1934/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1934 (net)
                  1.32    0.04   32.04 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.28    0.27   32.31 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.04                           _07922_ (net)
                  0.28    0.00   32.31 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.95    1.15   33.46 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.22                           clock_ctrl.core_clk (net)
                  1.96    0.06   33.52 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.44   33.95 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.96 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.20 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.20 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35   34.55 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.31    0.02   34.57 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.85 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.86 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   35.15 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.19    0.00   35.15 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   35.41 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.42 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.64 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.64 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   35.92 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.19    0.00   35.93 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31   36.24 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.21    0.00   36.24 ^ clkbuf_5_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   36.51 ^ clkbuf_5_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.52 ^ clkbuf_6_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.78 ^ clkbuf_6_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.79 ^ clkbuf_7_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.53    0.49   37.27 ^ clkbuf_7_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.25                           clknet_7_0_0_clock_ctrl.core_clk (net)
                  0.53    0.00   37.28 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.29    0.42   37.70 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.31                           clknet_opt_1_0_clock_ctrl.core_clk (net)
                  0.29    0.01   37.71 ^ soc.core.sram.ram512x32.RAM00/CLK (gf180_ram_512x8_wrapper)
                         -0.10   37.61   clock uncertainty
                          0.54   38.15   clock reconvergence pessimism
                         -0.65   37.50   library setup time
                                 37.50   data required time
-----------------------------------------------------------------------------
                                 37.50   data required time
                                -28.95   data arrival time
-----------------------------------------------------------------------------
                                  8.55   slack (MET)


Startpoint: _34874_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34864_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.41    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.41    0.00    0.00 ^ fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.91    0.69    0.69 ^ fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.91    0.05    0.74 ^ wire1554/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.37    1.14    1.88 ^ wire1554/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.17                           net1554 (net)
                  1.37    0.02    1.90 ^ wire1553/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.16    0.82    2.71 ^ wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1553 (net)
                  1.19    0.11    2.82 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.42    3.24 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.41    0.01    3.25 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    3.65 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.40    0.01    3.66 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.05 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    4.06 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39    4.45 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    4.45 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.64    0.54    4.99 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.64    0.01    5.00 ^ _34874_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.42    1.79    6.80 ^ _34874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.09                           gpio_control_in_2[13].shift_register[9] (net)
                  1.42    0.01    6.81 ^ _34864_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  6.81   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.27    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.27    0.00   25.00 v fanout1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.54    0.51   25.51 v fanout1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.22                           net1552 (net)
                  0.56    0.04   25.56 v wire1554/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.31    1.06   26.62 v wire1554/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.17                           net1554 (net)
                  1.31    0.02   26.64 v wire1553/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.80   27.43 v wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1553 (net)
                  0.74    0.10   27.53 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.47   28.00 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.26    0.01   28.01 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   28.36 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.25    0.01   28.37 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   28.74 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.25    0.01   28.74 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   29.09 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.26    0.01   29.10 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.43   29.53 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.39    0.02   29.55 v _34864_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   29.45   clock uncertainty
                          0.35   29.80   clock reconvergence pessimism
                         -0.27   29.53   library setup time
                                 29.53   data required time
-----------------------------------------------------------------------------
                                 29.53   data required time
                                 -6.81   data arrival time
-----------------------------------------------------------------------------
                                 22.73   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
