// Seed: 245154843
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_8 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd72,
    parameter id_8 = 32'd63
) (
    output supply0 id_0
    , id_13,
    output tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    output wand id_4,
    output wire _id_5,
    input tri id_6,
    input tri0 id_7,
    output wand _id_8,
    output wire id_9,
    output wire id_10,
    output supply0 id_11
);
  logic [id_5  ==  id_8 : -1] id_14;
  ;
  module_0 modCall_1 (
      id_13,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13,
      id_14
  );
  assign id_1 = {id_14{-1}};
endmodule
