{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575188512897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575188512903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:21:52 2019 " "Processing started: Sun Dec 01 17:21:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575188512903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188512903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmsdk_apb_uart -c cmsdk_apb_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmsdk_apb_uart -c cmsdk_apb_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188512903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575188513408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575188513408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/common/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/common/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521572 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521572 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521572 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521572 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521572 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521576 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(154) " "Verilog HDL warning at uart_b_dp.v(154): extended using \"x\" or \"z\"" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(157) " "Verilog HDL warning at uart_b_dp.v(157): extended using \"x\" or \"z\"" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(159) " "Verilog HDL warning at uart_b_dp.v(159): extended using \"x\" or \"z\"" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 159 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_b_dp " "Found entity 1: uart_b_dp" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_cp.v(19) " "Verilog HDL warning at uart_b_cp.v(19): extended using \"x\" or \"z\"" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521580 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_cp.v(21) " "Verilog HDL warning at uart_b_cp.v(21): extended using \"x\" or \"z\"" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_b_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_b_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_b_cp " "Found entity 1: uart_b_cp" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521580 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_dp.v(16) " "Verilog HDL warning at tx_dp.v(16): extended using \"x\" or \"z\"" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_dp.v(18) " "Verilog HDL warning at tx_dp.v(18): extended using \"x\" or \"z\"" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_dp " "Found entity 1: tx_dp" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(23) " "Verilog HDL warning at tx_cp.v(23): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521584 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(25) " "Verilog HDL warning at tx_cp.v(25): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521584 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(27) " "Verilog HDL warning at tx_cp.v(27): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521584 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(29) " "Verilog HDL warning at tx_cp.v(29): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_cp " "Found entity 1: tx_cp" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_tx " "Found entity 1: tb_uart_tx" {  } { { "tb_uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_tx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_rx " "Found entity 1: tb_uart_rx" {  } { { "tb_uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521589 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(37) " "Verilog HDL warning at sg_uart_tx.v(37): extended using \"x\" or \"z\"" {  } { { "sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_tx.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521590 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(41) " "Verilog HDL warning at sg_uart_tx.v(41): extended using \"x\" or \"z\"" {  } { { "sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_tx.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521590 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(45) " "Verilog HDL warning at sg_uart_tx.v(45): extended using \"x\" or \"z\"" {  } { { "sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_tx.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521590 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_tx.v(49) " "Verilog HDL warning at sg_uart_tx.v(49): extended using \"x\" or \"z\"" {  } { { "sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_tx.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sg_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file sg_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_uart_tx " "Found entity 1: sg_uart_tx" {  } { { "sg_uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(45) " "Verilog HDL warning at sg_uart_rx.v(45): extended using \"x\" or \"z\"" {  } { { "sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_rx.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(49) " "Verilog HDL warning at sg_uart_rx.v(49): extended using \"x\" or \"z\"" {  } { { "sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_rx.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(53) " "Verilog HDL warning at sg_uart_rx.v(53): extended using \"x\" or \"z\"" {  } { { "sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_rx.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sg_uart_rx.v(58) " "Verilog HDL warning at sg_uart_rx.v(58): extended using \"x\" or \"z\"" {  } { { "sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_rx.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sg_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file sg_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_uart_rx " "Found entity 1: sg_uart_rx" {  } { { "sg_uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/sg_uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(25) " "Verilog HDL warning at rx_dp.v(25): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(27) " "Verilog HDL warning at rx_dp.v(27): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(29) " "Verilog HDL warning at rx_dp.v(29): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521594 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rx_dp.v(23) " "Verilog HDL information at rx_dp.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575188521594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_dp " "Found entity 1: rx_dp" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521595 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(22) " "Verilog HDL warning at rx_cp.v(22): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(24) " "Verilog HDL warning at rx_cp.v(24): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(26) " "Verilog HDL warning at rx_cp.v(26): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(28) " "Verilog HDL warning at rx_cp.v(28): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575188521596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_cp " "Found entity 1: rx_cp" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmsdk_clkreset.v 1 1 " "Found 1 design units, including 1 entities, in source file cmsdk_clkreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_clkreset " "Found entity 1: cmsdk_clkreset" {  } { { "cmsdk_clkreset.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_clkreset.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575188521602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmsdk_apb_uart " "Elaborating entity \"cmsdk_apb_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575188521630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_b_cp uart_b_cp:uart_cp " "Elaborating entity \"uart_b_cp\" for hierarchy \"uart_b_cp:uart_cp\"" {  } { { "cmsdk_apb_uart.v" "uart_cp" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188521632 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_b_cp.v(17) " "Verilog HDL Case Statement warning at uart_b_cp.v(17): incomplete case statement has no default case item" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521633 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_tr uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_tr\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521633 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_ctrl uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521633 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_baud uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521633 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521633 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready uart_b_cp.v(17) " "Inferred latch for \"ready\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521633 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_baud uart_b_cp.v(17) " "Inferred latch for \"sel_baud\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521633 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ctrl uart_b_cp.v(17) " "Inferred latch for \"sel_ctrl\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521633 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_tr uart_b_cp.v(17) " "Inferred latch for \"sel_tr\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521633 "|cmsdk_apb_uart|uart_b_cp:uart_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_b_dp uart_b_dp:uart_dp " "Elaborating entity \"uart_b_dp\" for hierarchy \"uart_b_dp:uart_dp\"" {  } { { "cmsdk_apb_uart.v" "uart_dp" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188521635 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_t uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"sel_t\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_r uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"sel_r\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"din\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tr_ctrl uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"tr_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "baud uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[0\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[0\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[1\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[1\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[2\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[2\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[3\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[3\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[4\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[4\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[5\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[5\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[6\] uart_b_dp.v(154) " "Inferred latch for \"tr_ctrl\[6\]\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_r uart_b_dp.v(154) " "Inferred latch for \"sel_r\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_t uart_b_dp.v(154) " "Inferred latch for \"sel_t\" at uart_b_dp.v(154)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[0\] uart_b_dp.v(58) " "Inferred latch for \"baud\[0\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[1\] uart_b_dp.v(58) " "Inferred latch for \"baud\[1\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[2\] uart_b_dp.v(58) " "Inferred latch for \"baud\[2\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[3\] uart_b_dp.v(58) " "Inferred latch for \"baud\[3\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[4\] uart_b_dp.v(58) " "Inferred latch for \"baud\[4\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[5\] uart_b_dp.v(58) " "Inferred latch for \"baud\[5\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[6\] uart_b_dp.v(58) " "Inferred latch for \"baud\[6\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[7\] uart_b_dp.v(58) " "Inferred latch for \"baud\[7\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[8\] uart_b_dp.v(58) " "Inferred latch for \"baud\[8\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[9\] uart_b_dp.v(58) " "Inferred latch for \"baud\[9\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[10\] uart_b_dp.v(58) " "Inferred latch for \"baud\[10\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[11\] uart_b_dp.v(58) " "Inferred latch for \"baud\[11\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521637 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[12\] uart_b_dp.v(58) " "Inferred latch for \"baud\[12\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[13\] uart_b_dp.v(58) " "Inferred latch for \"baud\[13\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[14\] uart_b_dp.v(58) " "Inferred latch for \"baud\[14\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[15\] uart_b_dp.v(58) " "Inferred latch for \"baud\[15\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[16\] uart_b_dp.v(58) " "Inferred latch for \"baud\[16\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[17\] uart_b_dp.v(58) " "Inferred latch for \"baud\[17\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[18\] uart_b_dp.v(58) " "Inferred latch for \"baud\[18\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[19\] uart_b_dp.v(58) " "Inferred latch for \"baud\[19\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[0\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[1\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[2\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[3\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[4\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[5\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[6\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[7\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[8\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[9\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[10\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[11\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[12\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[13\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[14\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[15\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[16\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[16\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[17\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[17\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[18\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[18\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[19\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[19\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[20\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[20\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[21\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[21\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[22\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[22\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[23\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[23\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[24\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[24\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[25\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[25\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[26\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[26\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[27\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[27\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[28\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[28\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[29\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[29\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[30\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[30\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[31\] uart_b_dp.v(58) " "Inferred latch for \"data_in\[31\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[0\] uart_b_dp.v(58) " "Inferred latch for \"din\[0\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521638 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[1\] uart_b_dp.v(58) " "Inferred latch for \"din\[1\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521639 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[2\] uart_b_dp.v(58) " "Inferred latch for \"din\[2\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521639 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[3\] uart_b_dp.v(58) " "Inferred latch for \"din\[3\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521639 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[4\] uart_b_dp.v(58) " "Inferred latch for \"din\[4\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521639 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[5\] uart_b_dp.v(58) " "Inferred latch for \"din\[5\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521639 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[6\] uart_b_dp.v(58) " "Inferred latch for \"din\[6\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521639 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[7\] uart_b_dp.v(58) " "Inferred latch for \"din\[7\]\" at uart_b_dp.v(58)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521639 "|cmsdk_apb_uart|uart_b_dp:uart_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_b_dp:uart_dp\|uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\"" {  } { { "uart_b_dp.v" "uart_tx" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188521639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cp uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp " "Elaborating entity \"tx_cp\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\"" {  } { { "uart_tx.v" "tx_cp" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188521641 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_cp.v(21) " "Verilog HDL Case Statement warning at tx_cp.v(21): incomplete case statement has no default case item" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521641 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en tx_cp.v(21) " "Verilog HDL Always Construct warning at tx_cp.v(21): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521641 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn tx_cp.v(21) " "Verilog HDL Always Construct warning at tx_cp.v(21): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[0\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[1\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[2\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[3\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[4\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[5\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[6\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[7\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[8\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] tx_cp.v(21) " "Inferred latch for \"bit_cntn\[9\]\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en tx_cp.v(21) " "Inferred latch for \"tx_en\" at tx_cp.v(21)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_dp uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp " "Elaborating entity \"tx_dp\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\"" {  } { { "uart_tx.v" "tx_dp" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188521642 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_dp.v(14) " "Verilog HDL Case Statement warning at tx_dp.v(14): incomplete case statement has no default case item" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521643 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_out tx_dp.v(14) " "Verilog HDL Always Construct warning at tx_dp.v(14): inferring latch(es) for variable \"tx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521643 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_out tx_dp.v(14) " "Inferred latch for \"tx_out\" at tx_dp.v(14)" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521643 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter uart_b_dp:uart_dp\|uart_tx:uart_tx\|baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|baud_counter:baud_counter\"" {  } { { "uart_tx.v" "baud_counter" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188521644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_baud baud_counter.v(14) " "Verilog HDL or VHDL warning at baud_counter.v(14): object \"valid_baud\" assigned a value but never read" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/baud_counter.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575188521644 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_tx:uart_tx|baud_counter:baud_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:bit_cnt\"" {  } { { "uart_tx.v" "bit_cnt" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188521645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:baud_cnt\"" {  } { { "uart_tx.v" "baud_cnt" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188521647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_b_dp:uart_dp\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_b_dp:uart_dp\|uart_rx:uart_rx\"" {  } { { "uart_b_dp.v" "uart_rx" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188521648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cp uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp " "Elaborating entity \"rx_cp\" for hierarchy \"uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\"" {  } { { "uart_rx.v" "rx_cp" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_rx.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188521649 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_cp.v(20) " "Verilog HDL Case Statement warning at rx_cp.v(20): incomplete case statement has no default case item" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521650 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn rx_cp.v(20) " "Verilog HDL Always Construct warning at rx_cp.v(20): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575188521650 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[0\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521650 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[1\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521650 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[2\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521650 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[3\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521650 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[4\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521651 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[5\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521651 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[6\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521651 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[7\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521651 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[8\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521651 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] rx_cp.v(20) " "Inferred latch for \"bit_cntn\[9\]\" at rx_cp.v(20)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188521651 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_dp uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_dp:rx_dp " "Elaborating entity \"rx_dp\" for hierarchy \"uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_dp:rx_dp\"" {  } { { "uart_rx.v" "rx_dp" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_rx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188521651 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "rx_dp.v(27) " "Verilog HDL Casex/Casez warning at rx_dp.v(27): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 27 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(29) " "Verilog HDL Case Statement warning at rx_dp.v(29): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 29 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(31) " "Verilog HDL Case Statement warning at rx_dp.v(31): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 31 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(32) " "Verilog HDL Case Statement warning at rx_dp.v(32): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 32 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(33) " "Verilog HDL Case Statement warning at rx_dp.v(33): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 33 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(34) " "Verilog HDL Case Statement warning at rx_dp.v(34): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 34 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(35) " "Verilog HDL Case Statement warning at rx_dp.v(35): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 35 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(36) " "Verilog HDL Case Statement warning at rx_dp.v(36): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 36 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(37) " "Verilog HDL Case Statement warning at rx_dp.v(37): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 37 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(38) " "Verilog HDL Case Statement warning at rx_dp.v(38): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rx_dp.v(39) " "Verilog HDL Case Statement warning at rx_dp.v(39): case item expression covers a value already covered by a previous case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 39 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "rx_dp.v(23) " "Verilog HDL warning at rx_dp.v(23): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 23 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_dp.v(23) " "Verilog HDL Case Statement warning at rx_dp.v(23): incomplete case statement has no default case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575188521652 "|cmsdk_apb_uart|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|ready " "Latch uart_b_cp:uart_cp\|ready has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_cp:uart_cp\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal uart_b_cp:uart_cp\|WideNor0" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188522196 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188522196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\|tx_out " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\|tx_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188522196 ""}  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188522196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|tx_en " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188522196 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188522196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|sel_t " "Latch uart_b_dp:uart_dp\|sel_t has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|tr_ctrl\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|tr_ctrl\[0\]" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188522196 ""}  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188522196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[0\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188522197 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188522197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[2\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188522197 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188522197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[3\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor3" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188522197 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188522197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[1\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor3" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188522197 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188522197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|sel_tr " "Latch uart_b_cp:uart_cp\|sel_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188522197 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188522197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|sel_baud " "Latch uart_b_cp:uart_cp\|sel_baud has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188522197 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188522197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|sel_ctrl " "Latch uart_b_cp:uart_cp\|sel_ctrl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESETn " "Ports D and ENA on the latch are fed by the same signal PRESETn" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575188522197 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575188522197 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[0\] GND " "Pin \"PRDATA\[0\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[1\] GND " "Pin \"PRDATA\[1\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[2\] GND " "Pin \"PRDATA\[2\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[3\] GND " "Pin \"PRDATA\[3\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[4\] GND " "Pin \"PRDATA\[4\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[5\] GND " "Pin \"PRDATA\[5\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[6\] GND " "Pin \"PRDATA\[6\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[7\] GND " "Pin \"PRDATA\[7\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[8\] GND " "Pin \"PRDATA\[8\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[9\] GND " "Pin \"PRDATA\[9\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[10\] GND " "Pin \"PRDATA\[10\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[11\] GND " "Pin \"PRDATA\[11\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[12\] GND " "Pin \"PRDATA\[12\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[13\] GND " "Pin \"PRDATA\[13\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[14\] GND " "Pin \"PRDATA\[14\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[15\] GND " "Pin \"PRDATA\[15\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[16\] GND " "Pin \"PRDATA\[16\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[17\] GND " "Pin \"PRDATA\[17\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[18\] GND " "Pin \"PRDATA\[18\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[19\] GND " "Pin \"PRDATA\[19\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[20\] GND " "Pin \"PRDATA\[20\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[21\] GND " "Pin \"PRDATA\[21\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[22\] GND " "Pin \"PRDATA\[22\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[23\] GND " "Pin \"PRDATA\[23\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[24\] GND " "Pin \"PRDATA\[24\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[25\] GND " "Pin \"PRDATA\[25\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[26\] GND " "Pin \"PRDATA\[26\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[27\] GND " "Pin \"PRDATA\[27\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[28\] GND " "Pin \"PRDATA\[28\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[29\] GND " "Pin \"PRDATA\[29\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[30\] GND " "Pin \"PRDATA\[30\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PRDATA\[31\] GND " "Pin \"PRDATA\[31\]\" is stuck at GND" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575188522226 "|cmsdk_apb_uart|PRDATA[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575188522226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575188522302 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575188522462 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/output_files/cmsdk_apb_uart.map.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/output_files/cmsdk_apb_uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188522489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575188522559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575188522559 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWRITE " "No output dependent on input pin \"PWRITE\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWRITE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[20\] " "No output dependent on input pin \"PWDATA\[20\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWDATA[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[21\] " "No output dependent on input pin \"PWDATA\[21\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWDATA[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[22\] " "No output dependent on input pin \"PWDATA\[22\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWDATA[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[23\] " "No output dependent on input pin \"PWDATA\[23\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWDATA[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[24\] " "No output dependent on input pin \"PWDATA\[24\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWDATA[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[25\] " "No output dependent on input pin \"PWDATA\[25\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWDATA[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[26\] " "No output dependent on input pin \"PWDATA\[26\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWDATA[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[27\] " "No output dependent on input pin \"PWDATA\[27\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWDATA[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[28\] " "No output dependent on input pin \"PWDATA\[28\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWDATA[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[29\] " "No output dependent on input pin \"PWDATA\[29\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWDATA[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[30\] " "No output dependent on input pin \"PWDATA\[30\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWDATA[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWDATA\[31\] " "No output dependent on input pin \"PWDATA\[31\]\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|PWDATA[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RXD " "No output dependent on input pin \"RXD\"" {  } { { "cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575188522583 "|cmsdk_apb_uart|RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575188522583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575188522584 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575188522584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575188522584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575188522584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575188522599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:22:02 2019 " "Processing ended: Sun Dec 01 17:22:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575188522599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575188522599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575188522599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575188522599 ""}
