
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.251166                       # Number of seconds simulated
sim_ticks                                251165925500                       # Number of ticks simulated
final_tick                               3446836847000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 251294                       # Simulator instruction rate (inst/s)
host_op_rate                                   253161                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12922764                       # Simulator tick rate (ticks/s)
host_mem_usage                                 982120                       # Number of bytes of host memory used
host_seconds                                 19435.93                       # Real time elapsed on the host
sim_insts                                  4884128535                       # Number of instructions simulated
sim_ops                                    4920420055                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker        51584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        11328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst       335616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     12554688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker        35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       435392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     12559552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker        33920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       650240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     13438848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker        32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker         5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       392640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     12180352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.dtb.walker        31744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.itb.walker         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       361728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data     12226496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.dtb.walker        43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.itb.walker        14656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       387584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data     12315648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.dtb.walker        55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.itb.walker        26240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       662976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data     12998528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.dtb.walker        37504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.itb.walker         8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst       482560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data     12592256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     30590848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          135571456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       335616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       435392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       650240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       392640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       361728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       387584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       662976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst       482560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3709248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16396736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide         8192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16404928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker          806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         5244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       196167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker          550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker          110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         6803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       196243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        10160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       209982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker          514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker           92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         6135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       190318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.dtb.walker          496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.itb.walker           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         5652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data       191039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.dtb.walker          675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.itb.walker          229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         6056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data       192432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.dtb.walker          872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.itb.walker          410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst        10359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data       203102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.dtb.walker          586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.itb.walker          131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst         7540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data       196754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       477982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2118304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        256199                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide          128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256327                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       205378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        45102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      1336232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     49985634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       140146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker        28029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1733484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     50005000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       135050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        16053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2588886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     53505857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       130973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        23443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1563269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     48495241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.dtb.walker       126387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.itb.walker        20130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      1440195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     48678960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.dtb.walker       171998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.itb.walker        58352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      1543139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     49033912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.dtb.walker       222196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.itb.walker       104473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      2639594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     51752753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.dtb.walker       149320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.itb.walker        33380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      1921280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data     50135208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     121795375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst              1019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data               764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst               255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data               510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst               764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data               764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             539768505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1336232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1733484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2588886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1563269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      1440195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      1543139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      2639594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      1921280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst         1019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst          255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst          764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14768118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        65282486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide         32616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             65315102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        65282486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       205378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        45102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1336232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     49985634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       140146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker        28029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1733484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     50005000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       135050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        16053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2588886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     53505857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       130973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        23443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1563269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     48495241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.dtb.walker       126387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.itb.walker        20130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      1440195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     48678960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.dtb.walker       171998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.itb.walker        58352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      1543139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     49033912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.dtb.walker       222196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.itb.walker       104473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      2639594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     51752753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.dtb.walker       149320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.itb.walker        33380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      1921280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data     50135208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide         32616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    121795375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst             1019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data              764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst              255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data              510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst              764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data              764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            605083606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2118290                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256327                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2118290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256327                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              135451008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  119552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16403776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               135570560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16404928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1868                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        37104                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            131345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            164022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            181831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            162206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            136036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            110374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            127004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            121615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            121560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            125849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           125064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           110566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            94403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           137666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           142929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15036                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  251165899500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2118290                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256327                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1296965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  418238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  130224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   69748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   48061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   38228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   31174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   26063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   21095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   8297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1176437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.077586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.313782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   136.060567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       677408     57.58%     57.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       373296     31.73%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        80235      6.82%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13757      1.17%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9352      0.79%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5091      0.43%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2899      0.25%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2042      0.17%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12357      1.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1176437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     138.802046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     93.411397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    201.733893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15243     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15246                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.811557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.774463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.153477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9502     62.32%     62.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              321      2.11%     64.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4686     30.74%     95.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              516      3.38%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              116      0.76%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               50      0.33%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.16%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15246                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  49593546393                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             89276458893                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                10582110000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23432.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42182.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       539.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        65.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    539.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1125712                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70568                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     105771.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     3042441552                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      8386820000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    239732078448                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4798899000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4094783280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2618446875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2234256750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0             8847883200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1             7658859000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0             893617920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1             767264400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0         16404619920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1         16404619920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        165646099440                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        164139018300                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0          5393199750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1          6715200750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          204602766105                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          202014002400                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           814.626874                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           804.319699                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            6623611                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           6623545                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           65                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2988                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2988                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           601173                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1038783                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          220069                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         40468                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         260537                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1307                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1307                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           314239                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          314239                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       165835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1119183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        12847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       309550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       247968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1025401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side        16274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       313497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       803042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1413624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        25886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       373618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       197040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       978727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side         9388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       304513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       200034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       984019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side         9514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       301651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       254182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      1054613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        14364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       311868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       470682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1353224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side        26217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       329809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       298708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      1068135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side        18521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       315995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14327929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5306688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     36004651                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        23600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       610944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      7934976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     31643852                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side        22400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       607496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     25696768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     46216876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        39108                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       702972                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6305280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     30314988                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        15628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       602104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      6401024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     30606956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side        15552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       593640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      8133376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     33223116                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        26320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       617704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     15061376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     44240880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        40640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       634372                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      9558592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     33313908                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side        25360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       609076                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              375150223                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1717520                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          8853084                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.117350                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.321837                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               7814171     88.26%     88.26% # Request fanout histogram
system.tol2bus.snoop_fanout::48               1038913     11.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8853084                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4523946998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         125342949                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         825285192                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6982168                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         157059919                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         187487075                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         790840731                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          10697442                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         161827437                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        604474958                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1027312108                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         16138929                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        198115370                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy        149113730                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        755787806                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          5508438                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        154184942                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy        151315124                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        758612400                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          5651947                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        153436963                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy        192054354                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        798891626                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          7840412                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        157668713                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy        355252037                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        977870441                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer38.occupancy         16144651                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.occupancy        171487888                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.occupancy        225787624                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer43.occupancy        812105922                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy         12216673                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        163952408                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.1                       # Layer utilization (%)
system.membus.trans_dist::ReadReq             2099922                       # Transaction distribution
system.membus.trans_dist::ReadResp            2099920                       # Transaction distribution
system.membus.trans_dist::WriteReq               2988                       # Transaction distribution
system.membus.trans_dist::WriteResp              2988                       # Transaction distribution
system.membus.trans_dist::Writeback            256199                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           216396                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          39321                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           37104                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25733                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21707                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        12344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4789656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4802274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4802532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          251                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        24688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    151968192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    151993131                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               152001323                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           222641                       # Total snoops (count)
system.membus.snoop_fanout::samples           2634378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2634378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2634378                       # Request fanout histogram
system.membus.reqLayer0.occupancy              272496                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            10230902                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          4991051070                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             154991                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        19822822350                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      151751756                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    101668494                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      6302112                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     58082755                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       52496325                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    90.381947                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS       25147274                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect        45085                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            30486891                       # DTB read hits
system.switch_cpus0.dtb.read_misses             81348                       # DTB read misses
system.switch_cpus0.dtb.write_hits           13123384                       # DTB write hits
system.switch_cpus0.dtb.write_misses            12427                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            7843                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults               78                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          9087                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              124                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses        30568239                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       13135811                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                 43610275                       # DTB hits
system.switch_cpus0.dtb.misses                  93775                       # DTB misses
system.switch_cpus0.dtb.accesses             43704050                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits           294045306                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              3929                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            2854                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults             2735                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       294049235                       # ITB inst accesses
system.switch_cpus0.itb.hits                294045306                       # DTB hits
system.switch_cpus0.itb.misses                   3929                       # DTB misses
system.switch_cpus0.itb.accesses            294049235                       # DTB accesses
system.switch_cpus0.numCycles               484398873                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles      7549487                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             892368728                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          151751756                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     77643599                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            469344162                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       12646712                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             84634                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        39003                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       102945                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       185908                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         7461                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        294042263                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20604                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes            739                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    483636956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.873927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.055668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        32179487      6.65%      6.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       207282694     42.86%     49.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        33506459      6.93%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       210668316     43.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    483636956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.313279                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.842219                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        30742001                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     49315592                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        373520074                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     23766795                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       6292487                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     23879998                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        31362                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     852819074                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     27158169                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       6292487                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        60471151                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       21106128                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2631632                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        366857175                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     26278376                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     824065876                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     13950611                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      9283715                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       7139340                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         21653                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       1920567                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   1165320523                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   3821009009                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1146576432                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         1387                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    956745629                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       208574826                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       126414                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       106742                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         41340606                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30446545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     13290942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      5323278                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2486811                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         810458279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       161241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        713198459                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued     14498725                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    130248327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    472673088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        13933                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    483636956                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.474657                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.848480                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83833713     17.33%     17.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    114066841     23.59%     40.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    260375153     53.84%     94.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     23063723      4.77%     99.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      2297487      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           39      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    483636956                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu      204421397     92.90%     92.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        587489      0.27%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      11049717      5.02%     98.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      3993959      1.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           30      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    662740784     92.93%     92.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      6438158      0.90%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          351      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     93.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     30763312      4.31%     98.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     13255824      1.86%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     713198459                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.472337                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          220052562                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.308543                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2144580356                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    940868820                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    709431505                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         4803                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         1800                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         1408                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     933247902                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           3089                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      5176788                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2117138                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          770                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         2782                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       120280                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       316460                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        53509                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       6292487                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       18564051                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       245944                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    810630072                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30446545                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     13290942                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       110740                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        130426                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        38742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         2782                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      4641582                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2756680                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      7398262                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    709956834                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     30505411                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3147872                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                10552                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            43725020                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       119846696                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          13219609                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.465645                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             709460311                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            709432913                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        546292096                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       1510708654                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.464564                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.361613                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    117448600                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       147308                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      6271243                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    465922846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.459028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.252253                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     97419562     20.91%     20.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    180422590     38.72%     59.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    115967188     24.89%     84.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     41191999      8.84%     93.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     20421571      4.38%     97.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5121182      1.10%     98.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2672008      0.57%     99.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1116503      0.24%     99.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1590243      0.34%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    465922846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    666442230                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     679794670                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              41500055                       # Number of memory references committed
system.switch_cpus0.commit.loads             28329397                       # Number of loads committed
system.switch_cpus0.commit.membars              39173                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         114546871                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              1408                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        609984043                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls     17455455                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    631857398     92.95%     92.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      6436866      0.95%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          351      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.90% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     28329397      4.17%     98.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     13170658      1.94%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    679794670                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      1590243                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads          1261400661                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1612195065                       # The number of ROB writes
system.switch_cpus0.timesIdled                  18004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 761917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            17932959                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          666435926                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            679788366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.726850                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.726850                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.375800                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.375800                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       893294328                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      490218323                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             1159                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             544                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2220744732                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       511345175                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads      868699746                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        143972                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      141518301                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     97427126                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      6431548                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     59170299                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       47194979                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    79.761265                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       22132362                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        47629                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits            19794046                       # DTB read hits
system.switch_cpus1.dtb.read_misses             86311                       # DTB read misses
system.switch_cpus1.dtb.write_hits            3680340                       # DTB write hits
system.switch_cpus1.dtb.write_misses             6287                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            7165                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults              106                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          9430                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults              498                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses        19880357                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses        3686627                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                 23474386                       # DTB hits
system.switch_cpus1.dtb.misses                  92598                       # DTB misses
system.switch_cpus1.dtb.accesses             23566984                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits           270475180                       # ITB inst hits
system.switch_cpus1.itb.inst_misses              5749                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            2891                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             3746                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       270480929                       # ITB inst accesses
system.switch_cpus1.itb.hits                270475180                       # DTB hits
system.switch_cpus1.itb.misses                   5749                       # DTB misses
system.switch_cpus1.itb.accesses            270480929                       # DTB accesses
system.switch_cpus1.numCycles               445176550                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles      8237421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             828203461                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          141518301                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     69327341                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            428818800                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       12929474                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             77226                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        53510                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       147029                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       327021                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles        11319                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        270471057                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        29294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           1033                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    444137063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.872194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.059178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        29470693      6.64%      6.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       192726292     43.39%     50.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        27035585      6.09%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       194904493     43.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    444137063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.317893                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.860393                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        26492330                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     40143882                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        354138909                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     17030651                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       6331290                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     20227914                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       134296                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     776500787                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     28089417                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       6331290                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        52970630                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       20053164                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3381330                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        344353486                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     17047162                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     747681552                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     14080686                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      4959646                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       6377583                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         26151                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        511920                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   1074726341                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   3457238499                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   1039758329                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         4887                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    866179445                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       208546828                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       143494                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       111143                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         26318037                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20030491                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3884306                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3171960                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1744497                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         733937823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       206693                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        636813888                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     14464665                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    130229246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    471262037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        20702                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    444137063                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.433823                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.826591                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81631162     18.38%     18.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    103301383     23.26%     41.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    244550706     55.06%     96.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     14204195      3.20%     99.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       449577      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5           40      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    444137063                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      191724700     96.05%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            26      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       6818738      3.42%     99.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1068650      0.54%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass           68      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    608233344     95.51%     95.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      4614727      0.72%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            2      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          933      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20138594      3.16%     99.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3826220      0.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     636813888                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.430475                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          199612114                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.313454                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   1931822746                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    864369776                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    633164840                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        18870                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         7040                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         5025                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     836413661                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          12273                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      3059984                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2240994                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          504                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3068                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       157928                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads       109828                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        45149                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       6331290                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       18307648                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       217964                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    734166608                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20030491                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3884306                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       117106                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        124451                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        19408                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3068                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      4613564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      2813793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      7427357                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    633521533                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19863537                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3199786                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                22092                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23659768                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       109179642                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3796231                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.423079                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             633207068                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            633169865                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        494203617                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       1384568545                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.422289                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356937                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    117599625                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       185991                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      6298101                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    426403436                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.414900                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.145955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89717240     21.04%     21.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    164400549     38.56%     59.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    110358793     25.88%     85.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     37371587      8.76%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     19160075      4.49%     98.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      4012439      0.94%     99.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       617223      0.14%     99.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       444883      0.10%     99.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       320647      0.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    426403436                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    600665495                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     603318086                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21515861                       # Number of memory references committed
system.switch_cpus1.commit.loads             17789487                       # Number of loads committed
system.switch_cpus1.commit.membars              70857                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         103876952                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              5024                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        537291742                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     14346408                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    577186810     95.67%     95.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      4614483      0.76%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          932      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     17789487      2.95%     99.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite      3726374      0.62%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    603318086                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events       320647                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads          1146734056                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         1459562059                       # The number of ROB writes
system.switch_cpus1.timesIdled                  25094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1039487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            57155282                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          600651842                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            603304433                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.741156                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.741156                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.349244                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.349244                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       798237123                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      432989200                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             3771                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            2288                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       1959857039                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       479646165                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads      767235717                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        171004                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      145510418                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    100406870                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      6729585                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     64485846                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       48863194                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    75.773518                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       22540593                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        57698                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            23137449                       # DTB read hits
system.switch_cpus2.dtb.read_misses            116962                       # DTB read misses
system.switch_cpus2.dtb.write_hits            6170180                       # DTB write hits
system.switch_cpus2.dtb.write_misses            14401                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries            7384                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              266                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          9634                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              917                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        23254411                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses        6184581                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                 29307629                       # DTB hits
system.switch_cpus2.dtb.misses                 131363                       # DTB misses
system.switch_cpus2.dtb.accesses             29438992                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits           276350989                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              8579                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            3263                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults             6231                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       276359568                       # ITB inst accesses
system.switch_cpus2.itb.hits                276350989                       # DTB hits
system.switch_cpus2.itb.misses                   8579                       # DTB misses
system.switch_cpus2.itb.accesses            276359568                       # DTB accesses
system.switch_cpus2.numCycles               465100756                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     12092945                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             848464595                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          145510418                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     71403787                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            443768270                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       13604764                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles            116566                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        58181                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       196494                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       492807                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        27631                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        276344332                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       101629                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1978                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    463555276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.846298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.077790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        38163889      8.23%      8.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       195848791     42.25%     50.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        28615573      6.17%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       200927023     43.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    463555276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.312858                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.824260                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30363972                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     46954762                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        361950093                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     17702886                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       6583562                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     20716134                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       221771                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     796512088                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     29269623                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       6583562                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        57876578                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       21950888                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      7211004                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        351775937                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     18157306                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     766690776                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts     14427348                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      5247733                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       6254456                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         42562                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       1179917                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   1094788948                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3542518073                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1061490126                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         5904                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    881805803                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       212983142                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       330666                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       266204                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         27541786                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     23737363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6619179                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      3337315                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2323500                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         752175978                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       495816                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        653946191                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued     14672536                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    133440446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    479253812                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        48244                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    463555276                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.410719                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.846130                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     91839723     19.81%     19.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    106850970     23.05%     42.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    248133609     53.53%     96.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     16096055      3.47%     99.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       634757      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          162      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    463555276                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu      193466757     94.98%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            30      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     94.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       7973476      3.91%     98.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      2241815      1.10%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          200      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    619186156     94.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      4623850      0.71%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1083      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     23692091      3.62%     99.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6442811      0.99%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     653946191                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.406031                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          203682078                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.311466                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   1989784504                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    886115546                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    649721656                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        17768                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         7548                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         6180                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     857617462                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          10607                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      2949277                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2987935                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1279                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        10955                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       444027                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       127256                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        83335                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       6583562                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       18903547                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       239804                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    752810632                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     23737363                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6619179                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       270708                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        131035                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        26783                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        10955                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      4724933                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      2939946                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      7664879                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    650282130                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     23244473                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3532837                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               138838                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29598035                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       111778469                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6353562                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.398153                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             649812805                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            649727836                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        502685282                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       1398367635                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.396961                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.359480                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    120526453                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       447571                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      6510765                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    445314114                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.389263                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.172493                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    101594643     22.81%     22.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    168226802     37.78%     60.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    111793455     25.10%     85.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     38063049      8.55%     94.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     19347707      4.34%     98.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      4288019      0.96%     99.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       796572      0.18%     99.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       585737      0.13%     99.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       618130      0.14%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    445314114                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    613178523                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     618658413                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              26924578                       # Number of memory references committed
system.switch_cpus2.commit.loads             20749427                       # Number of loads committed
system.switch_cpus2.commit.membars             181256                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         106235733                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              6176                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        550643419                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     14588901                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    587109333     94.90%     94.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      4623419      0.75%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc         1083      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     20749427      3.35%     99.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      6175151      1.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    618658413                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       618130                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads          1183371068                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1496604688                       # The number of ROB writes
system.switch_cpus2.timesIdled                  51398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1545480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            37231080                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          613067460                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            618547350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.758645                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.758645                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.318139                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.318139                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       816853399                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      443070165                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             4451                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            2112                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       2019187069                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       486559391                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads      805328519                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        383405                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      140868276                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     96979504                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      6404274                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     58085530                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       46919274                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    80.776183                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       22039094                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect        47704                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb           45                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits            19264536                       # DTB read hits
system.switch_cpus3.dtb.read_misses             81207                       # DTB read misses
system.switch_cpus3.dtb.write_hits            3294785                       # DTB write hits
system.switch_cpus3.dtb.write_misses             4746                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            4772                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults               94                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults         10113                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults              236                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses        19345743                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses        3299531                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                 22559321                       # DTB hits
system.switch_cpus3.dtb.misses                  85953                       # DTB misses
system.switch_cpus3.dtb.accesses             22645274                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits           269404960                       # ITB inst hits
system.switch_cpus3.itb.inst_misses              3036                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            1834                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults             3516                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       269407996                       # ITB inst accesses
system.switch_cpus3.itb.hits                269404960                       # DTB hits
system.switch_cpus3.itb.misses                   3036                       # DTB misses
system.switch_cpus3.itb.accesses            269407996                       # DTB accesses
system.switch_cpus3.numCycles               441576756                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles      7855001                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             824934347                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          140868276                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     68958368                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            425946668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       12852212                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             49179                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        49865                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       100889                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       229336                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         9538                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        269401120                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes            722                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    440666582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.878283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.055555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        27822502      6.31%      6.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       192109555     43.60%     49.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        26616373      6.04%     55.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       194118152     44.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    440666582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.319012                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.868156                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        25964894                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     38498785                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        353096826                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     16806815                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       6299261                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     20138814                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred       127584                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     773329066                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     27976160                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       6299261                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        52215326                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       19841884                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2287015                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        343318136                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     16704959                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     744659909                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     14045673                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      5061210                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       6233077                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         25302                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        375181                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1071206731                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   3443286697                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1036352781                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         1845                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    863035652                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       208171007                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        91649                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        70976                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         25675919                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19486053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3471596                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      3025399                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1649195                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         731018975                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       134506                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        633947151                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued     14444756                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    129962234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    470563694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        16542                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    440666582                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.438610                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.823574                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     79937349     18.14%     18.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    102342563     23.22%     41.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    243980087     55.37%     96.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     13981954      3.17%     99.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       424593      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           36      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    440666582                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      191448484     96.28%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            28      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     96.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       6519653      3.28%     99.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       881419      0.44%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass           46      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    606321788     95.64%     95.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      4611449      0.73%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          832      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     19591291      3.09%     99.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3421745      0.54%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     633947151                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.435644                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          198849584                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.313669                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   1921848444                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    861115904                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    630351001                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         6778                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         2544                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         1952                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     832792338                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4351                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      2969327                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2199832                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          323                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         2743                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       129632                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       109833                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        30164                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       6299261                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       18297822                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       214264                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    731171758                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19486053                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3471596                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        76383                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        122979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        18867                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         2743                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      4603562                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      2800490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      7404052                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    630679921                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19327605                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3181304                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                18277                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22724861                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       108714792                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3397256                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.428245                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             630380480                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            630352953                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        492647038                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1381794729                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.427505                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356527                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    117344549                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       117964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      6277429                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    422989903                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.419914                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.141565                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87615903     20.71%     20.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    163617339     38.68%     59.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    110156065     26.04%     85.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     37291035      8.82%     94.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     19031519      4.50%     98.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      3973575      0.94%     99.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       597953      0.14%     99.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       427107      0.10%     99.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       279407      0.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    422989903                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    598364868                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     600609248                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              20628173                       # Number of memory references committed
system.switch_cpus3.commit.loads             17286212                       # Number of loads committed
system.switch_cpus3.commit.membars              44789                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         103437987                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              1952                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        534940171                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     14295412                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    575369048     95.80%     95.80% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      4611195      0.77%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          832      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     17286212      2.88%     99.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite      3341961      0.56%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    600609248                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events       279407                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads          1140490676                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         1453577791                       # The number of ROB writes
system.switch_cpus3.timesIdled                  21175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 910174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            60755078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          598353942                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            600598322                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.737986                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.737986                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.355039                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.355039                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       795108954                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      431213770                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             1475                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             848                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       1949752856                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       478201962                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads      760267435                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        109828                       # number of misc regfile writes
system.switch_cpus4.branchPred.lookups      141211916                       # Number of BP lookups
system.switch_cpus4.branchPred.condPredicted     97259702                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.condIncorrect      6420084                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.BTBLookups     59706642                       # Number of BTB lookups
system.switch_cpus4.branchPred.BTBHits       47076451                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    78.846255                       # BTB Hit Percentage
system.switch_cpus4.branchPred.usedRAS       22068932                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPred.RASInCorrect        47645                       # Number of incorrect RAS predictions.
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb           45                       # Number of times complete TLB was flushed
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits            19529798                       # DTB read hits
system.switch_cpus4.dtb.read_misses             81184                       # DTB read misses
system.switch_cpus4.dtb.write_hits            3409010                       # DTB write hits
system.switch_cpus4.dtb.write_misses             4929                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries            4621                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults               93                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults          8784                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults              268                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses        19610982                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses        3413939                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                 22938808                       # DTB hits
system.switch_cpus4.dtb.misses                  86113                       # DTB misses
system.switch_cpus4.dtb.accesses             23024921                       # DTB accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.inst_hits           269920644                       # ITB inst hits
system.switch_cpus4.itb.inst_misses              3087                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries            1821                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults             3568                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses       269923731                       # ITB inst accesses
system.switch_cpus4.itb.hits                269920644                       # DTB hits
system.switch_cpus4.itb.misses                   3087                       # DTB misses
system.switch_cpus4.itb.accesses            269923731                       # DTB accesses
system.switch_cpus4.numCycles               442788954                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.fetch.icacheStallCycles      7871843                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             826674465                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches          141211916                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     69145383                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles            427170470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles       12884600                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.TlbCycles             49935                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus4.fetch.MiscStallCycles        51423                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles       103503                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.PendingQuiesceStallCycles       239477                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles         9810                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines        269916806                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        24698                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.ItlbSquashes            669                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    441938761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.877051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.056432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        28254863      6.39%      6.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1       192356293     43.53%     49.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2        26797546      6.06%     55.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3       194530059     44.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    441938761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.318915                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               1.866972                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        26091968                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     38899339                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles        353707692                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles     16924838                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       6314923                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved     20166471                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred       128181                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     775037082                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts     28045152                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       6314923                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        52413451                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       19993952                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      2448475                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles        343975639                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles     16792320                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     746296280                       # Number of instructions processed by rename
system.switch_cpus4.rename.SquashedInsts     14083527                       # Number of squashed instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents      5069803                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents       6263553                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LQFullEvents         24400                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.SQFullEvents        374057                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.RenamedOperands   1073509147                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups   3450748474                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups   1038272273                       # Number of integer rename lookups
system.switch_cpus4.rename.fp_rename_lookups         1736                       # Number of floating rename lookups
system.switch_cpus4.rename.CommittedMaps    864877283                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps       208631799                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        97185                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        74952                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts         25839201                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     19760470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3588869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads      3126172                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1744418                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         732607885                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded       144121                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        635353485                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued     14482282                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined    130254104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined    471483320                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved        16619                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    441938761                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.437651                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     0.824152                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     80343667     18.18%     18.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1    102767174     23.25%     41.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2    244328327     55.29%     96.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     14068755      3.18%     99.90% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       430798      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5           40      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    441938761                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu      191595337     96.21%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult            24      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     96.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       6662903      3.35%     99.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       883710      0.44%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass           51      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    607343183     95.59%     95.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      4613477      0.73%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            2      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            3      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          607      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     19859655      3.13%     99.44% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3536507      0.56%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     635353485                       # Type of FU issued
system.switch_cpus4.iq.rate                  1.434890                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt          199141974                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.313435                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads   1926263962                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    863006792                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    631739685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads         6023                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes         2360                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses         1776                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     834491602                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses           3806                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads      3061788                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2227675                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          349                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         3058                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       137331                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads       110421                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked        27998                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       6314923                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       18301453                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       211673                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    732775358                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     19760470                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3588869                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        81224                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        123064                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents        16392                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         3058                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      4614376                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      2806886                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      7421262                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    632072044                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     19591707                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      3195353                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                23352                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            23102477                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches       108972233                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3510770                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            1.427479                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             631769983                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            631741461                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers        493558124                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers       1383563466                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              1.426733                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.356730                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitSquashedInsts    117610960                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls       127502                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      6292707                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    424218139                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.418887                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.143237                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     88238764     20.80%     20.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1    163954304     38.65%     59.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2    110231564     25.98%     85.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3     37334985      8.80%     94.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4     19146162      4.51%     98.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      3982009      0.94%     99.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       604167      0.14%     99.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       433789      0.10%     99.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       292395      0.07%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    424218139                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    599597091                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     601917765                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              20984320                       # Number of memory references committed
system.switch_cpus4.commit.loads             17532785                       # Number of loads committed
system.switch_cpus4.commit.membars              49708                       # Number of memory barriers committed
system.switch_cpus4.commit.branches         103679952                       # Number of branches committed
system.switch_cpus4.commit.fp_insts              1776                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        536035516                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls     14310121                       # Number of function calls committed.
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu    576319603     95.75%     95.75% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult      4613235      0.77%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc          607      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.51% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead     17532785      2.91%     99.43% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite      3451535      0.57%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total    601917765                       # Class of committed instruction
system.switch_cpus4.commit.bw_lim_events       292395                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads          1143280922                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes         1456771300                       # The number of ROB writes
system.switch_cpus4.timesIdled                  21099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 850193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.quiesceCycles            59542883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus4.committedInsts          599581405                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            601902079                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      0.738497                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                0.738497                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      1.354102                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                1.354102                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       796678884                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      432046349                       # number of integer regfile writes
system.switch_cpus4.fp_regfile_reads             1287                       # number of floating regfile reads
system.switch_cpus4.fp_regfile_writes             816                       # number of floating regfile writes
system.switch_cpus4.cc_regfile_reads       1954692198                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes       479330317                       # number of cc regfile writes
system.switch_cpus4.misc_regfile_reads      762416429                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes        117717                       # number of misc regfile writes
system.switch_cpus5.branchPred.lookups      141438033                       # Number of BP lookups
system.switch_cpus5.branchPred.condPredicted     97434139                       # Number of conditional branches predicted
system.switch_cpus5.branchPred.condIncorrect      6423362                       # Number of conditional branches incorrect
system.switch_cpus5.branchPred.BTBLookups     54419372                       # Number of BTB lookups
system.switch_cpus5.branchPred.BTBHits       47173432                       # Number of BTB hits
system.switch_cpus5.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.branchPred.BTBHitPct    86.684999                       # BTB Hit Percentage
system.switch_cpus5.branchPred.usedRAS       22088238                       # Number of times the RAS was used to get a target.
system.switch_cpus5.branchPred.RASInCorrect        47784                       # Number of incorrect RAS predictions.
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits            19959447                       # DTB read hits
system.switch_cpus5.dtb.read_misses             84381                       # DTB read misses
system.switch_cpus5.dtb.write_hits            3826098                       # DTB write hits
system.switch_cpus5.dtb.write_misses             5567                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries            7524                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults               95                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults          9678                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults              672                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses        20043828                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses        3831665                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                 23785545                       # DTB hits
system.switch_cpus5.dtb.misses                  89948                       # DTB misses
system.switch_cpus5.dtb.accesses             23875493                       # DTB accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb            3                       # Number of times complete TLB was flushed
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.itb.inst_hits           270324394                       # ITB inst hits
system.switch_cpus5.itb.inst_misses              4422                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries            3232                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults             3701                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses       270328816                       # ITB inst accesses
system.switch_cpus5.itb.hits                270324394                       # DTB hits
system.switch_cpus5.itb.misses                   4422                       # DTB misses
system.switch_cpus5.itb.accesses            270328816                       # DTB accesses
system.switch_cpus5.numCycles               444807991                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.fetch.icacheStallCycles      8247656                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             827963034                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches          141438033                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     69261670                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles            428698480                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles       12899860                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.TlbCycles             82661                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus5.fetch.MiscStallCycles        53418                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles       101015                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.PendingQuiesceStallCycles       218975                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles         9378                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines        270319955                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        30279                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.ItlbSquashes           1197                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    443861513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     1.872920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.059351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        29396111      6.62%      6.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1       192655082     43.40%     50.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2        26769082      6.03%     56.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3       195041238     43.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    443861513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.317975                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               1.861394                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        26519720                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     39852139                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles        354020264                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles     17154685                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       6314704                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved     20186541                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred       136102                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     776647377                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts     28069320                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       6314704                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        53023900                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       19819399                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2819814                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles        344335843                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles     17547852                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     747914990                       # Number of instructions processed by rename
system.switch_cpus5.rename.SquashedInsts     14065235                       # Number of squashed instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents      5354089                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents       6259649                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LQFullEvents         23860                       # Number of times rename has blocked due to LQ full
system.switch_cpus5.rename.SQFullEvents        778963                       # Number of times rename has blocked due to SQ full
system.switch_cpus5.rename.RenamedOperands   1075502354                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups   3458784615                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups   1040241124                       # Number of integer rename lookups
system.switch_cpus5.rename.fp_rename_lookups         7201                       # Number of floating rename lookups
system.switch_cpus5.rename.CommittedMaps    867066995                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps       208435290                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts       111760                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        87378                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts         26467877                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     20154100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      4010886                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads      3319737                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1802336                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         734234928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded       162385                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        637096040                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued     14476057                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined    130147825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined    471152148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved        18745                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    443861513                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     1.435349                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     0.825208                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     81104992     18.27%     18.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1    103436950     23.30%     41.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2    244747342     55.14%     96.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3     14124537      3.18%     99.90% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       447665      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5           27      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    443861513                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu      191610573     95.99%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult            14      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       6867879      3.44%     99.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite      1145782      0.57%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass           94      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    608235125     95.47%     95.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      4613750      0.72%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift           28      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1059      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     20289403      3.18%     99.38% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3956581      0.62%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     637096040                       # Type of FU issued
system.switch_cpus5.iq.rate                  1.432295                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt          199624248                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.313335                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads   1932131639                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    864540283                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    633445284                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads        22257                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes         8080                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses         6844                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     836705494                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses          14700                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads      3242051                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2208487                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          392                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3239                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       141157                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads       113898                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked        70647                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       6314704                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       18201201                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       210459                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    734410793                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     20154100                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      4010886                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        92278                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        122298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents        16818                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3239                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      4610593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      2805626                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      7416219                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    633814379                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     20021174                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      3191735                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                13480                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23950063                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches       109196498                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3928889                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            1.424917                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             633484219                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            633452128                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers        494443077                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers       1385207010                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              1.424102                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.356945                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitSquashedInsts    117514927                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls       143640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      6288136                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    426152324                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     1.416524                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.145094                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     89290780     20.95%     20.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1    164518679     38.61%     59.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2    110305809     25.88%     85.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3     37354305      8.77%     94.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4     19335980      4.54%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      4001027      0.94%     99.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       609390      0.14%     99.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       434435      0.10%     99.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       301919      0.07%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    426152324                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    600919348                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     603655004                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21815329                       # Number of memory references committed
system.switch_cpus5.commit.loads             17945603                       # Number of loads committed
system.switch_cpus5.commit.membars              53473                       # Number of memory barriers committed
system.switch_cpus5.commit.branches         103913033                       # Number of branches committed
system.switch_cpus5.commit.fp_insts              6816                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        537583482                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls     14325292                       # Number of function calls committed.
system.switch_cpus5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntAlu    577225305     95.62%     95.62% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntMult      4613311      0.76%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntDiv            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatAdd            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCmp            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCvt            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatMult            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatDiv            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatSqrt            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAdd            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAddAcc            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAlu            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCmp            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCvt            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMisc            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMult            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMultAcc            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShift            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShiftAcc            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdSqrt            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAdd            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAlu            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCmp            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCvt            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatDiv            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMisc         1059      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMult            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.39% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemRead     17945603      2.97%     99.36% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemWrite      3869726      0.64%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::total    603655004                       # Class of committed instruction
system.switch_cpus5.commit.bw_lim_events       301919                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads          1146812856                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes         1460042105                       # The number of ROB writes
system.switch_cpus5.timesIdled                  24670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 946478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.quiesceCycles            57523841                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus5.committedInsts          600912052                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            603647708                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.cpi                      0.740221                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                0.740221                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      1.350947                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                1.350947                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       798781296                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      433152784                       # number of integer regfile writes
system.switch_cpus5.fp_regfile_reads             6881                       # number of floating regfile reads
system.switch_cpus5.fp_regfile_writes             880                       # number of floating regfile writes
system.switch_cpus5.cc_regfile_reads       1961141720                       # number of cc regfile reads
system.switch_cpus5.cc_regfile_writes       480330437                       # number of cc regfile writes
system.switch_cpus5.misc_regfile_reads      766151175                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes        131423                       # number of misc regfile writes
system.switch_cpus6.branchPred.lookups      142287308                       # Number of BP lookups
system.switch_cpus6.branchPred.condPredicted     97814259                       # Number of conditional branches predicted
system.switch_cpus6.branchPred.condIncorrect      6498325                       # Number of conditional branches incorrect
system.switch_cpus6.branchPred.BTBLookups     57528663                       # Number of BTB lookups
system.switch_cpus6.branchPred.BTBHits       47468560                       # Number of BTB hits
system.switch_cpus6.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.branchPred.BTBHitPct    82.512886                       # BTB Hit Percentage
system.switch_cpus6.branchPred.usedRAS       22300025                       # Number of times the RAS was used to get a target.
system.switch_cpus6.branchPred.RASInCorrect        50774                       # Number of incorrect RAS predictions.
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits            20748464                       # DTB read hits
system.switch_cpus6.dtb.read_misses             96028                       # DTB read misses
system.switch_cpus6.dtb.write_hits            5176994                       # DTB write hits
system.switch_cpus6.dtb.write_misses             9634                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries           11288                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults              114                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults         10077                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults             1464                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses        20844492                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses        5186628                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                 25925458                       # DTB hits
system.switch_cpus6.dtb.misses                 105662                       # DTB misses
system.switch_cpus6.dtb.accesses             26031120                       # DTB accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.itb.inst_hits           272133772                       # ITB inst hits
system.switch_cpus6.itb.inst_misses              8792                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries            5301                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults             4705                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses       272142564                       # ITB inst accesses
system.switch_cpus6.itb.hits                272133772                       # DTB hits
system.switch_cpus6.itb.misses                   8792                       # DTB misses
system.switch_cpus6.itb.accesses            272142564                       # DTB accesses
system.switch_cpus6.numCycles               453273653                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.fetch.icacheStallCycles      9863420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             832975697                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches          142287308                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     69768585                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles            434543608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles       13118128                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.TlbCycles            139630                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus6.fetch.MiscStallCycles        57100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles       178486                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.PendingQuiesceStallCycles       389729                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles        16396                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines        272128085                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        53743                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.ItlbSquashes           1941                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    451747433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     1.856414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.069949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        33976076      7.52%      7.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1       193738964     42.89%     50.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2        27205860      6.02%     56.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3       196826533     43.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    451747433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.313910                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               1.837688                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        27919912                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     43915729                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles        356243337                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles     17272318                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       6396131                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved     20407399                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred       164182                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     782056328                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts     28357455                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       6396131                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        54622580                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       20260303                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5804326                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles        346472948                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles     18191139                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     752982861                       # Number of instructions processed by rename
system.switch_cpus6.rename.SquashedInsts     14125518                       # Number of squashed instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents      5048551                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents       6197944                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LQFullEvents         35512                       # Number of times rename has blocked due to LQ full
system.switch_cpus6.rename.SQFullEvents       1752265                       # Number of times rename has blocked due to SQ full
system.switch_cpus6.rename.RenamedOperands   1078303837                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups   3482535391                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups   1046255696                       # Number of integer rename lookups
system.switch_cpus6.rename.fp_rename_lookups         9293                       # Number of floating rename lookups
system.switch_cpus6.rename.CommittedMaps    869094514                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps       209209253                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts       250297                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts       200837                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts         26455633                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     20978836                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      5462145                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads      3075749                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1950892                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         739033341                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded       360826                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        641879097                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued     14511192                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined    130822979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined    472859580                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved        36606                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    451747433                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     1.420880                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     0.836318                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     86494716     19.15%     19.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1    104517276     23.14%     42.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2    245386865     54.32%     96.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3     14806254      3.28%     99.88% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       542281      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5           41      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    451747433                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu      192093589     95.53%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult            23      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     95.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       7067384      3.51%     99.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite      1927246      0.96%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass          275      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    610762535     95.15%     95.15% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      4616598      0.72%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1561      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     95.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     21137778      3.29%     99.16% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      5360350      0.84%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     641879097                       # Type of FU issued
system.switch_cpus6.iq.rate                  1.416096                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt          201088242                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.313281                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads   1951070471                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    870211158                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    638020188                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads        34588                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes        12690                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses         9888                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     842944532                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses          22532                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads      2833246                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2361214                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          938                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         6717                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       250355                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads       122423                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked       167886                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       6396131                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       18194655                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       234611                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    739418503                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     20978836                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      5462145                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts       202358                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        124932                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents        35199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         6717                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      4629901                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      2838896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      7468797                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    638510838                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     20827756                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      3262679                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                24336                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            26140767                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches       109626674                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           5313011                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            1.408665                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             638089566                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            638030076                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers        495814819                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers       1386878422                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              1.407605                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.357504                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitSquashedInsts    118164250                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls       324220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      6335392                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    433902844                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     1.401113                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.155519                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     94879350     21.87%     21.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1    165885288     38.23%     60.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2    110803555     25.54%     85.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3     37575092      8.66%     94.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4     19026363      4.38%     98.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      4134465      0.95%     99.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       678453      0.16%     99.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       481340      0.11%     99.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       438938      0.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    433902844                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    603419891                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     607947053                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              23829399                       # Number of memory references committed
system.switch_cpus6.commit.loads             18617612                       # Number of loads committed
system.switch_cpus6.commit.membars             120941                       # Number of memory barriers committed
system.switch_cpus6.commit.branches         104290091                       # Number of branches committed
system.switch_cpus6.commit.fp_insts              9888                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        541637932                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls     14442389                       # Number of function calls committed.
system.switch_cpus6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntAlu    579500081     95.32%     95.32% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntMult      4616012      0.76%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntDiv            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatAdd            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCmp            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCvt            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatMult            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatDiv            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatSqrt            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAdd            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAddAcc            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAlu            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCmp            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCvt            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMisc            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMult            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMultAcc            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShift            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShiftAcc            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdSqrt            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAdd            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAlu            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCmp            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCvt            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatDiv            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMisc         1561      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMult            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.08% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemRead     18617612      3.06%     99.14% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemWrite      5211787      0.86%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::total    607947053                       # Class of committed instruction
system.switch_cpus6.commit.bw_lim_events       438938                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads          1159121789                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes         1470060309                       # The number of ROB writes
system.switch_cpus6.timesIdled                  38091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1526220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.quiesceCycles            49058182                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus6.committedInsts          603405314                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            607932476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.cpi                      0.751193                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                0.751193                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      1.331216                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                1.331216                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       804105745                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      436073543                       # number of integer regfile writes
system.switch_cpus6.fp_regfile_reads             7787                       # number of floating regfile reads
system.switch_cpus6.fp_regfile_writes            3008                       # number of floating regfile writes
system.switch_cpus6.cc_regfile_reads       1977491346                       # number of cc regfile reads
system.switch_cpus6.cc_regfile_writes       479576521                       # number of cc regfile writes
system.switch_cpus6.misc_regfile_reads      782071779                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes        284334                       # number of misc regfile writes
system.switch_cpus7.branchPred.lookups      141846200                       # Number of BP lookups
system.switch_cpus7.branchPred.condPredicted     97643188                       # Number of conditional branches predicted
system.switch_cpus7.branchPred.condIncorrect      6453087                       # Number of conditional branches incorrect
system.switch_cpus7.branchPred.BTBLookups     57929864                       # Number of BTB lookups
system.switch_cpus7.branchPred.BTBHits       47331653                       # Number of BTB hits
system.switch_cpus7.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.branchPred.BTBHitPct    81.705099                       # BTB Hit Percentage
system.switch_cpus7.branchPred.usedRAS       22182068                       # Number of times the RAS was used to get a target.
system.switch_cpus7.branchPred.RASInCorrect        48829                       # Number of incorrect RAS predictions.
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits            20078307                       # DTB read hits
system.switch_cpus7.dtb.read_misses             88989                       # DTB read misses
system.switch_cpus7.dtb.write_hits            3957788                       # DTB write hits
system.switch_cpus7.dtb.write_misses             6732                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries            8154                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults               99                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults          8695                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults              555                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses        20167296                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses        3964520                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                 24036095                       # DTB hits
system.switch_cpus7.dtb.misses                  95721                       # DTB misses
system.switch_cpus7.dtb.accesses             24131816                       # DTB accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.itb.inst_hits           271055002                       # ITB inst hits
system.switch_cpus7.itb.inst_misses              6542                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                 255                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva            3988                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries            3476                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults             4049                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses       271061544                       # ITB inst accesses
system.switch_cpus7.itb.hits                271055002                       # DTB hits
system.switch_cpus7.itb.misses                   6542                       # DTB misses
system.switch_cpus7.itb.accesses            271061544                       # DTB accesses
system.switch_cpus7.numCycles               447463741                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.fetch.icacheStallCycles      8609653                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             830047062                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches          141846200                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     69513721                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles            430545506                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles       12988268                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.TlbCycles             89676                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus7.fetch.MiscStallCycles        56437                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles       149855                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.PendingQuiesceStallCycles       360301                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles        13601                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines        271050541                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        36015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.ItlbSquashes           1188                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    446319163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     1.868224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.062144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        30656909      6.87%      6.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1       193069076     43.26%     50.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2        27024598      6.05%     56.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3       195568580     43.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    446319163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.317000                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               1.855004                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        26881510                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     41174380                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles        354798888                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles     17111299                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       6353076                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved     20286637                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred       141995                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     778305535                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts     28176143                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       6353076                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        53381553                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       20224685                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4171569                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles        345070730                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles     17117531                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     749404646                       # Number of instructions processed by rename
system.switch_cpus7.rename.SquashedInsts     14098169                       # Number of squashed instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents      5137620                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents       6279948                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LQFullEvents         26698                       # Number of times rename has blocked due to LQ full
system.switch_cpus7.rename.SQFullEvents        583720                       # Number of times rename has blocked due to SQ full
system.switch_cpus7.rename.RenamedOperands   1076179105                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups   3464981247                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups   1041612020                       # Number of integer rename lookups
system.switch_cpus7.rename.fp_rename_lookups         4717                       # Number of floating rename lookups
system.switch_cpus7.rename.CommittedMaps    867273722                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps       208905315                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts       181184                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts       142552                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts         26239858                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     20352853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      4186731                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads      3158804                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1807482                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         735563923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded       267555                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        638366490                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued     14492962                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined    130517052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined    471972340                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved        25849                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    446319163                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     1.430291                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     0.829537                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     83022210     18.60%     18.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1    103592645     23.21%     41.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2    244809391     54.85%     96.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3     14424655      3.23%     99.89% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       470212      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5           50      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    446319163                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu      191879889     95.97%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult            23      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     95.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       6866510      3.43%     99.41% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite      1180687      0.59%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass          120      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    609194669     95.43%     95.43% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      4614478      0.72%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            1      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          983      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     20443981      3.20%     99.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      4112258      0.64%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     638366490                       # Type of FU issued
system.switch_cpus7.iq.rate                  1.426633                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt          199927109                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.313185                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads   1937452800                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    866345246                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    634672253                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads        19412                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes         7472                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses         5104                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     838281056                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses          12423                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads      2994688                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2300569                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          559                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         4204                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       192819                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads       112853                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked        43346                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       6353076                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       18365350                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       220047                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    735863149                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     20352853                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      4186731                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts       148165                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        124087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents        21571                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         4204                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      4621080                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      2821300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      7442380                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    635043580                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     20154609                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      3227225                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                31671                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            24230834                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches       109383172                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           4076225                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            1.419207                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             634721091                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            634677357                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers        494873975                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers       1385428017                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              1.418388                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.357199                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitSquashedInsts    117864350                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls       241706                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      6312029                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    428539599                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     1.411120                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.149520                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     91228298     21.29%     21.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1    164770441     38.45%     59.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2    110470275     25.78%     85.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3     37434508      8.74%     94.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4     19124873      4.46%     98.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      4049283      0.94%     99.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       636236      0.15%     99.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       462402      0.11%     99.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       363283      0.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    428539599                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    601742212                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     604720916                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              22046182                       # Number of memory references committed
system.switch_cpus7.commit.loads             18052274                       # Number of loads committed
system.switch_cpus7.commit.membars              95741                       # Number of memory barriers committed
system.switch_cpus7.commit.branches         104062894                       # Number of branches committed
system.switch_cpus7.commit.fp_insts              5104                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        538533244                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls     14377227                       # Number of function calls committed.
system.switch_cpus7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntAlu    578059532     95.59%     95.59% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntMult      4614219      0.76%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntDiv            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatAdd            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCmp            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCvt            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatMult            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatDiv            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatSqrt            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAdd            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAddAcc            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAlu            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCmp            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCvt            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMisc            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMult            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMultAcc            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShift            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShiftAcc            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdSqrt            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAdd            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAlu            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCmp            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCvt            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatDiv            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMisc          983      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMult            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemRead     18052274      2.99%     99.34% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemWrite      3993908      0.66%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::total    604720916                       # Class of committed instruction
system.switch_cpus7.commit.bw_lim_events       363283                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads          1150444214                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes         1462943062                       # The number of ROB writes
system.switch_cpus7.timesIdled                  27913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1144578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.quiesceCycles            54868093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus7.committedInsts          601720557                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            604699261                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.cpi                      0.743640                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                0.743640                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      1.344736                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                1.344736                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       799828708                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      433928918                       # number of integer regfile writes
system.switch_cpus7.fp_regfile_reads             3415                       # number of floating regfile reads
system.switch_cpus7.fp_regfile_writes            2720                       # number of floating regfile writes
system.switch_cpus7.cc_regfile_reads       1965270981                       # number of cc regfile reads
system.switch_cpus7.cc_regfile_writes       479874337                       # number of cc regfile writes
system.switch_cpus7.misc_regfile_reads      771469453                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes        214903                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     2                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                       8192                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            2                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified     12113907                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr       614888                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache     10382132                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher       298752                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit        30234                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued       787901                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page       940181                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                   2113275                       # number of replacements
system.l2.tags.tagsinuse                 32466.559383                       # Cycle average of tags in use
system.l2.tags.total_refs                     5089019                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2145709                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.371719                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              3214482864000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3833.035165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    11.249252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     1.687388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    71.801863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2848.434660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker     6.310649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     0.668626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    95.529879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  2918.291020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     7.726077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     0.312897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   132.120290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3087.894486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     7.084456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     0.499857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    93.703176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2903.016398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     6.214500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.itb.walker     0.510123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    74.907026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  2909.373842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     7.908313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.itb.walker     1.902793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    84.663248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  2936.932284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.dtb.walker     9.622471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.itb.walker     1.846225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   154.814601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  3060.321171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.dtb.walker     7.652589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.itb.walker     0.995304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   108.369466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  2930.266951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  4150.628691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.149283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.033337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.008118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.024855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         0.029858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data         0.018196                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.116975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.086927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.089059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.094235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.088593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.itb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.002286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.088787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.itb.walker     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.002584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.089628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.dtb.walker     0.000294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.itb.walker     0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.004725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.093394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.dtb.walker     0.000234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.itb.walker     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.003307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.089425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.126667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990801                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          3562                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            82                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         28790                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          722                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4097                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15799                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8066                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.108704                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002502                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.878601                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59402287                       # Number of tag accesses
system.l2.tags.data_accesses                 59402287                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker       151884                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker         5706                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst        76646                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       230718                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker       151298                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         5477                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       115398                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       230086                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker       175178                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker         9697                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       387995                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       330799                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker       149983                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker         3800                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst        90773                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       225922                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.dtb.walker       147892                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.itb.walker         3799                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst        92755                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data       227614                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.dtb.walker       153724                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.itb.walker         6333                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst       119166                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data       236038                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.dtb.walker       157680                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.itb.walker         9735                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst       222399                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data       285571                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.dtb.walker       151651                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.itb.walker         6195                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst       139750                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data       241232                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst                   1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4542895                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           601173                       # number of Writeback hits
system.l2.Writeback_hits::total                601173                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         3270                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          513                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          588                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          501                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data          479                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          707                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data         1352                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data          907                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8317                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          128                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          128                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          140                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          137                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data          121                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data          123                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data          224                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data          146                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1147                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        44365                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        19566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        52435                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        14518                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data        14068                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        27215                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data        67680                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data        21496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                261343                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker       151884                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker         5706                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst        76646                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       275083                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker       151298                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         5477                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       115398                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       249652                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker       175178                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker         9697                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       387995                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       383234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker       149983                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker         3800                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        90773                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       240440                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.dtb.walker       147892                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.itb.walker         3799                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst        92755                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       241682                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.dtb.walker       153724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.itb.walker         6333                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst       119166                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       263253                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.dtb.walker       157680                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.itb.walker         9735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst       222399                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       353251                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.dtb.walker       151651                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.itb.walker         6195                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst       139750                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       262728                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4804238                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker       151884                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker         5706                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst        76646                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       275083                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker       151298                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         5477                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       115398                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       249652                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker       175178                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker         9697                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       387995                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       383234                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker       149983                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker         3800                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        90773                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       240440                       # number of overall hits
system.l2.overall_hits::switch_cpus4.dtb.walker       147892                       # number of overall hits
system.l2.overall_hits::switch_cpus4.itb.walker         3799                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst        92755                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       241682                       # number of overall hits
system.l2.overall_hits::switch_cpus5.dtb.walker       153724                       # number of overall hits
system.l2.overall_hits::switch_cpus5.itb.walker         6333                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst       119166                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       263253                       # number of overall hits
system.l2.overall_hits::switch_cpus6.dtb.walker       157680                       # number of overall hits
system.l2.overall_hits::switch_cpus6.itb.walker         9735                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst       222399                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       353251                       # number of overall hits
system.l2.overall_hits::switch_cpus7.dtb.walker       151651                       # number of overall hits
system.l2.overall_hits::switch_cpus7.itb.walker         6195                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst       139750                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       262728                       # number of overall hits
system.l2.overall_hits::cpu0.inst                   1                       # number of overall hits
system.l2.overall_hits::total                 4804238                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker          852                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker          194                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst         6266                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       193903                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker          576                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker          123                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         8586                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       194456                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker          565                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker           80                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        13517                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       208112                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker          543                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker          107                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         7747                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       189066                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.dtb.walker          518                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.itb.walker           89                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst         7261                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data       189892                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.dtb.walker          702                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.itb.walker          247                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst         7918                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data       190332                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.dtb.walker          913                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.itb.walker          425                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst        12934                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data       198621                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.dtb.walker          618                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.itb.walker          145                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst         9600                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data       194884                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1639805                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         2983                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         3371                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         4844                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         2294                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data         2218                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         2495                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         4618                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         4253                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              27076                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          631                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          665                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          674                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          635                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          613                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          672                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          780                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          714                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5384                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5860                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2820                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         4603                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         2080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         2085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         3670                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         7138                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data         3540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31799                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker          852                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          194                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst         6266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       199763                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker          576                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker          123                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         8586                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       197276                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker          565                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker           80                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        13517                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       212715                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker          543                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          107                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         7747                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       191146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.dtb.walker          518                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.itb.walker           89                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         7261                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data       191977                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.dtb.walker          702                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.itb.walker          247                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         7918                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data       194002                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.dtb.walker          913                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.itb.walker          425                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst        12934                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data       205759                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.dtb.walker          618                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.itb.walker          145                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst         9600                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data       198424                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::total                1671604                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker          852                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          194                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst         6266                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       199763                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker          576                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker          123                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         8586                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       197276                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker          565                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker           80                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        13517                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       212715                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker          543                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          107                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         7747                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       191146                       # number of overall misses
system.l2.overall_misses::switch_cpus4.dtb.walker          518                       # number of overall misses
system.l2.overall_misses::switch_cpus4.itb.walker           89                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         7261                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data       191977                       # number of overall misses
system.l2.overall_misses::switch_cpus5.dtb.walker          702                       # number of overall misses
system.l2.overall_misses::switch_cpus5.itb.walker          247                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         7918                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data       194002                       # number of overall misses
system.l2.overall_misses::switch_cpus6.dtb.walker          913                       # number of overall misses
system.l2.overall_misses::switch_cpus6.itb.walker          425                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst        12934                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data       205759                       # number of overall misses
system.l2.overall_misses::switch_cpus7.dtb.walker          618                       # number of overall misses
system.l2.overall_misses::switch_cpus7.itb.walker          145                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst         9600                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data       198424                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 4                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu6.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu6.data                 2                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 3                       # number of overall misses
system.l2.overall_misses::cpu7.data                 3                       # number of overall misses
system.l2.overall_misses::total               1671604                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker     75196986                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker     17898739                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst    537122288                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  14268230781                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker     47756496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker     11228747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    716030016                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  14373083030                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     46470244                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker      6938499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1059478791                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  15318705523                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker     45463742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker      8348500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    641812562                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  13921753269                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.dtb.walker     44684245                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.itb.walker      7902500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst    599933334                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data  13921274759                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.dtb.walker     58421247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.itb.walker     21758250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst    657589546                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data  14064338536                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.dtb.walker     75262735                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.itb.walker     37495240                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst   1067739187                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data  14678743884                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.dtb.walker     51274995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.itb.walker     13626242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst    803612964                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data  14343176116                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    121542351993                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      5195317                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      4611834                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      5099754                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      2789897                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus4.data      3351861                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus5.data      4586816                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus6.data      8505570                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus7.data      8573612                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     42714661                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       938970                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       117494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       729963                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       254489                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus4.data        90496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus5.data       330486                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus6.data       899955                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus7.data      1071464                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4433317                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    514912171                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    233932703                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    293718787                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    170348568                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data    166812253                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data    276594088                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data    515751575                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data    242522804                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2414592949                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker     75196986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     17898739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    537122288                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  14783142952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker     47756496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker     11228747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    716030016                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  14607015733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     46470244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker      6938499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1059478791                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  15612424310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker     45463742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker      8348500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    641812562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  14092101837                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.dtb.walker     44684245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.itb.walker      7902500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst    599933334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data  14088087012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.dtb.walker     58421247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.itb.walker     21758250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst    657589546                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data  14340932624                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.dtb.walker     75262735                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.itb.walker     37495240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst   1067739187                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data  15194495459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.dtb.walker     51274995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.itb.walker     13626242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst    803612964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data  14585698920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     123956944942                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker     75196986                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     17898739                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    537122288                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  14783142952                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker     47756496                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker     11228747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    716030016                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  14607015733                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     46470244                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker      6938499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1059478791                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  15612424310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker     45463742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker      8348500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    641812562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  14092101837                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.dtb.walker     44684245                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.itb.walker      7902500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst    599933334                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data  14088087012                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.dtb.walker     58421247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.itb.walker     21758250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst    657589546                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data  14340932624                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.dtb.walker     75262735                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.itb.walker     37495240                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst   1067739187                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data  15194495459                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.dtb.walker     51274995                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.itb.walker     13626242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst    803612964                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data  14585698920                       # number of overall miss cycles
system.l2.overall_miss_latency::total    123956944942                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker       152736                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker         5900                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst        82912                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       424621                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker       151874                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         5600                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       123984                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       424542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker       175743                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker         9777                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       401512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       538911                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker       150526                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker         3907                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst        98520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       414988                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.dtb.walker       148410                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.itb.walker         3888                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst       100016                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data       417506                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.dtb.walker       154426                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.itb.walker         6580                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst       127084                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data       426370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.dtb.walker       158593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.itb.walker        10160                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst       235333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data       484192                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.dtb.walker       152269                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.itb.walker         6340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst       149350                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data       436116                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst               1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data               1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             6182700                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       601173                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            601173                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         6253                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3884                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         5432                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2795                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data         2697                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         3202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         5970                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         5160                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            35393                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          759                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          793                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          814                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          772                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          734                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          795                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data         1004                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          860                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6531                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        50225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        22386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        57038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        16598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data        16153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        30885                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data        74818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data        25036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            293142                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker       152736                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker         5900                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst        82912                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       474846                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker       151874                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         5600                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       123984                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       446928                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker       175743                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker         9777                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       401512                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       595949                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker       150526                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         3907                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        98520                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       431586                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.dtb.walker       148410                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.itb.walker         3888                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst       100016                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data       433659                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.dtb.walker       154426                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.itb.walker         6580                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst       127084                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data       457255                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.dtb.walker       158593                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.itb.walker        10160                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst       235333                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       559010                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.dtb.walker       152269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.itb.walker         6340                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst       149350                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data       461152                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6475842                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker       152736                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker         5900                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        82912                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       474846                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker       151874                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         5600                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       123984                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       446928                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker       175743                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker         9777                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       401512                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       595949                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker       150526                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         3907                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        98520                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       431586                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.dtb.walker       148410                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.itb.walker         3888                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst       100016                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data       433659                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.dtb.walker       154426                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.itb.walker         6580                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst       127084                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data       457255                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.dtb.walker       158593                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.itb.walker        10160                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst       235333                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       559010                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.dtb.walker       152269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.itb.walker         6340                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst       149350                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data       461152                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6475842                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.005578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.032881                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.075574                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.456650                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.003793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.021964                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.069251                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.458037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.003215                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.008182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.033665                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.386171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.003607                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.027387                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.078634                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.455594                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.dtb.walker     0.003490                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.itb.walker     0.022891                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.072598                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.454825                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.dtb.walker     0.004546                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.itb.walker     0.037538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.062305                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.446401                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.dtb.walker     0.005757                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.itb.walker     0.041831                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.054960                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.410211                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.dtb.walker     0.004059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.itb.walker     0.022871                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.064279                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.446863                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.800000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.265225                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.477051                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.867920                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.891753                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.820751                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.822395                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.779200                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.773534                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.824225                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.765010                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.831357                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.838588                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.828010                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.822539                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.835150                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.845283                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.776892                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.830233                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.824376                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.116675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.125972                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.080701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.125316                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.129078                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.118828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.095405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.141396                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.108476                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.005578                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.032881                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.075574                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.420690                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.003793                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.021964                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.069251                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.441404                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.003215                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.008182                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.033665                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.356935                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.003607                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.027387                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.078634                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.442892                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.dtb.walker     0.003490                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.itb.walker     0.022891                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.072598                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.442691                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.dtb.walker     0.004546                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.itb.walker     0.037538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.062305                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.424275                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.dtb.walker     0.005757                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.itb.walker     0.041831                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.054960                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.368077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.dtb.walker     0.004059                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.itb.walker     0.022871                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.064279                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.430279                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.800000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258129                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.005578                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.032881                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.075574                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.420690                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.003793                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.021964                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.069251                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.441404                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.003215                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.008182                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.033665                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.356935                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.003607                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.027387                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.078634                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.442892                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.dtb.walker     0.003490                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.itb.walker     0.022891                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.072598                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.442691                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.dtb.walker     0.004546                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.itb.walker     0.037538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.062305                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.424275                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.dtb.walker     0.005757                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.itb.walker     0.041831                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.054960                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.368077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.dtb.walker     0.004059                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.itb.walker     0.022871                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.064279                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.430279                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.800000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258129                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 88259.373239                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 92261.541237                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85720.122566                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 73584.373532                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 82910.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 91290.626016                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 83395.063592                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 73914.320103                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 82248.219469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 86731.237500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 78381.208182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 73607.987636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 83726.965009                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 78023.364486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 82846.593778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 73634.356621                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.dtb.walker 86263.021236                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.itb.walker 88792.134831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 82624.064729                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 73311.538975                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.dtb.walker 83221.149573                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.itb.walker 88090.080972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 83049.955292                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 73893.714856                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.dtb.walker 82434.539978                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.itb.walker 88224.094118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 82552.898330                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 73903.282553                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.dtb.walker 82969.247573                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.itb.walker 93974.082759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 83709.683750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 73598.531003                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 74120.003289                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1741.641636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1368.090774                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  1052.798101                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1216.171316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus4.data  1511.208747                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus5.data  1838.403206                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus6.data  1841.829796                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus7.data  2015.897484                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1577.583875                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1488.066561                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data   176.682707                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  1083.031157                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data   400.770079                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus4.data   147.628059                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus5.data   491.794643                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus6.data  1153.788462                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus7.data  1500.649860                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   823.424406                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 87868.971160                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 82954.859220                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 63810.294808                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 81898.350000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 80005.876739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 75366.236512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 72254.353460                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 68509.266667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75932.983710                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 88259.373239                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 92261.541237                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85720.122566                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 74003.408799                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 82910.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 91290.626016                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 83395.063592                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 74043.551841                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 82248.219469                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 86731.237500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 78381.208182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 73395.972592                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 83726.965009                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 78023.364486                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 82846.593778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 73724.283202                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.dtb.walker 86263.021236                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.itb.walker 88792.134831                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 82624.064729                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 73384.244008                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.dtb.walker 83221.149573                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.itb.walker 88090.080972                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 83049.955292                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 73921.571035                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.dtb.walker 82434.539978                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.itb.walker 88224.094118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 82552.898330                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 73846.079438                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.dtb.walker 82969.247573                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.itb.walker 93974.082759                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 83709.683750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 73507.735556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74154.491699                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 88259.373239                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 92261.541237                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85720.122566                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 74003.408799                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 82910.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 91290.626016                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 83395.063592                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 74043.551841                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 82248.219469                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 86731.237500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 78381.208182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 73395.972592                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 83726.965009                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 78023.364486                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 82846.593778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 73724.283202                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.dtb.walker 86263.021236                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.itb.walker 88792.134831                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 82624.064729                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 73384.244008                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.dtb.walker 83221.149573                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.itb.walker 88090.080972                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 83049.955292                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 73921.571035                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.dtb.walker 82434.539978                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.itb.walker 88224.094118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 82552.898330                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 73846.079438                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.dtb.walker 82969.247573                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.itb.walker 93974.082759                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 83709.683750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 73507.735556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74154.491699                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             507619                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets            18771                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     28601                       # number of cycles access was blocked
system.l2.blocked::no_targets                     157                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.748296                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   119.560510                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               256199                       # number of writebacks
system.l2.writebacks::total                    256199                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker           46                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.itb.walker           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         1030                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data          345                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker           26                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         1793                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          584                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker           35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         3382                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         1006                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker           29                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         1621                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          528                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.dtb.walker           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.itb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.inst         1614                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.data          587                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.dtb.walker           27                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.itb.walker           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.inst         1875                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.data          536                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.dtb.walker           41                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.itb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.inst         2587                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.data          646                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.dtb.walker           32                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.itb.walker           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.inst         2073                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.data          700                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              21284                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         3148                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data          172                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data          505                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data          143                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus4.data          122                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus5.data          356                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus6.data          806                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus7.data          208                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5460                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         1030                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         3493                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         1793                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          756                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         3382                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         1511                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker           29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1621                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          671                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.dtb.walker           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.itb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.inst         1614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.data          709                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.dtb.walker           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.itb.walker           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.inst         1875                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.data          892                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.dtb.walker           41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.itb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.inst         2587                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.data         1452                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.dtb.walker           32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.itb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.inst         2073                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.data          908                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               26744                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         1030                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         3493                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         1793                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          756                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         3382                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         1511                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker           29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1621                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          671                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.dtb.walker           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.itb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.inst         1614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.data          709                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.dtb.walker           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.itb.walker           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.inst         1875                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.data          892                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.dtb.walker           41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.itb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.inst         2587                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.data         1452                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.dtb.walker           32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.itb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.inst         2073                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.data          908                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              26744                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker          806                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker          177                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         5236                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       193558                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker          550                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         6793                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       193872                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker          530                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker           63                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        10135                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       207106                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker          514                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         6126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       188538                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.dtb.walker          496                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.itb.walker           79                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst         5647                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data       189305                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.dtb.walker          675                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.itb.walker          229                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst         6043                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data       189796                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.dtb.walker          872                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.itb.walker          410                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst        10347                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data       197975                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.dtb.walker          586                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.itb.walker          131                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst         7527                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data       194184                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1618508                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher       787897                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         787897                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         2983                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         3371                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         4844                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         2294                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus4.data         2218                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus5.data         2495                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus6.data         4618                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus7.data         4253                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         27076                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          631                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          665                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          674                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          635                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus4.data          613                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus5.data          672                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus6.data          780                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus7.data          714                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         5384                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         2712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         2648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         4098                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         1937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data         1963                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data         3314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data         6332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data         3332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26336                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker          806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         5236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       196270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker          550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         6793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       196520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker          530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker           63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        10135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       211204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker          514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         6126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       190475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.dtb.walker          496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.itb.walker           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst         5647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data       191268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.dtb.walker          675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.itb.walker          229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst         6043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data       193110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.dtb.walker          872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.itb.walker          410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst        10347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data       204307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.dtb.walker          586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.itb.walker          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst         7527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data       197516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1644844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker          806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         5236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       196270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker          550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         6793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       196520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker          530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        10135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       211204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         6126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       190475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.dtb.walker          496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.itb.walker           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst         5647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data       191268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.dtb.walker          675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.itb.walker          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst         6043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data       193110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.dtb.walker          872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.itb.walker          410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst        10347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data       204307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.dtb.walker          586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.itb.walker          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst         7527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data       197516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       787897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2432741                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker     64491988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     15038995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    427835651                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  12584691594                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker     41383250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      9325748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    539806687                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  12666580605                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     39685002                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker      5040500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    761775956                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  13474076843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker     39181997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker      6317750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    481164181                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  12263716603                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.dtb.walker     38858499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.itb.walker      6276000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst    445987202                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data  12254461095                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.dtb.walker     50579252                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.itb.walker     18267250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst    478529685                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data  12398255096                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.dtb.walker     65392989                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.itb.walker     32630493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst    807682658                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data  12932329735                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.dtb.walker     44114247                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.itb.walker     11312744                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst    597737693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data  12625674212                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 106228202200                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  42244833230                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  42244833230                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     26774318                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     27379033                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     36420530                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     18566805                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus4.data     18518210                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus5.data     21358452                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus6.data     35743199                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus7.data     38155685                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    222916232                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      5237535                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      5407556                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      5865284                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      5067021                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus4.data      5274495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus5.data      5791534                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus6.data      5962181                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus7.data      6202080                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     44807686                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    227173316                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    199673705                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    220210629                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    145374358                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data    142500435                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data    212361573                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data    392498024                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data    201437092                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1741229132                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker     64491988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     15038995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    427835651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  12811864910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker     41383250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      9325748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    539806687                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  12866254310                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     39685002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker      5040500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    761775956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  13694287472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker     39181997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker      6317750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    481164181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  12409090961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.dtb.walker     38858499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.itb.walker      6276000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst    445987202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data  12396961530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.dtb.walker     50579252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.itb.walker     18267250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst    478529685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data  12610616669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.dtb.walker     65392989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.itb.walker     32630493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst    807682658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data  13324827759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.dtb.walker     44114247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.itb.walker     11312744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst    597737693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data  12827111304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 107969431332                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker     64491988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     15038995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    427835651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  12811864910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker     41383250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      9325748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    539806687                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  12866254310                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     39685002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker      5040500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    761775956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  13694287472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker     39181997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker      6317750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    481164181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  12409090961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.dtb.walker     38858499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.itb.walker      6276000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst    445987202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data  12396961530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.dtb.walker     50579252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.itb.walker     18267250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst    478529685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data  12610616669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.dtb.walker     65392989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.itb.walker     32630493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst    807682658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data  13324827759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.dtb.walker     44114247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.itb.walker     11312744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst    597737693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data  12827111304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  42244833230                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 150214264562                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     10996996                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      8255748                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      8028997                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      8188000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus4.data      7122998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus5.data      8141998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus6.data     10169503                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus7.data      8217994                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     69122234                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     25589500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      6573753                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      6960504                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      6217501                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus4.data      5930501                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      6888501                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus6.data      8695005                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      6810750                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     73666015                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     36586496                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     14829501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     14989501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     14405501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus4.data     13053499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus5.data     15030499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus6.data     18864508                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus7.data     15028744                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    142788249                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.005277                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.030000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.063151                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.455837                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.003621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.019643                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.054789                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.456662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.003016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.006444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.025242                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.384305                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.003415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.023547                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.062180                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.454322                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.dtb.walker     0.003342                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.itb.walker     0.020319                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.056461                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.453419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.dtb.walker     0.004371                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.itb.walker     0.034802                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.047551                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.445144                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.dtb.walker     0.005498                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.itb.walker     0.040354                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.043967                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.408877                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.dtb.walker     0.003848                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.itb.walker     0.020662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.050398                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.445258                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.261780                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.477051                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.867920                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.891753                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.820751                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus4.data     0.822395                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus5.data     0.779200                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus6.data     0.773534                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus7.data     0.824225                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.765010                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.831357                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.838588                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.828010                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.822539                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus4.data     0.835150                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus5.data     0.845283                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus6.data     0.776892                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus7.data     0.830233                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.824376                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.053997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.118288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.071847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.116701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.121525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.107301                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.084632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.133088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.089840                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.005277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.030000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.063151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.413334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.003621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.019643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.054789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.439713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.003016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.006444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.025242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.354399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.003415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.023547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.062180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.441337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.dtb.walker     0.003342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.itb.walker     0.020319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.056461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.441056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.dtb.walker     0.004371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.itb.walker     0.034802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.047551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.422325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.dtb.walker     0.005498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.itb.walker     0.040354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.043967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.365480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.dtb.walker     0.003848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.itb.walker     0.020662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.050398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.428310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.253997                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.005277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.030000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.063151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.413334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.003621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.019643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.054789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.439713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.003016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.006444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.025242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.354399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.003415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.023547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.062180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.441337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.dtb.walker     0.003342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.itb.walker     0.020319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.056461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.441056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.dtb.walker     0.004371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.itb.walker     0.034802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.047551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.422325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.dtb.walker     0.005498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.itb.walker     0.040354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.043967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.365480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.dtb.walker     0.003848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.itb.walker     0.020662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.050398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.428310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.375664                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 80014.873449                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 84966.073446                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 81710.399351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 65017.677358                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 75242.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 84779.527273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79465.138672                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65334.760074                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 74877.362264                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 80007.936508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 75162.896497                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 65058.843505                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 76229.566148                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 68671.195652                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 78544.593699                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 65046.391725                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.dtb.walker 78343.747984                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.itb.walker 79443.037975                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 78977.723039                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 64733.953646                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.dtb.walker 74932.225185                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.itb.walker 79769.650655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 79187.437531                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 65324.111657                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.dtb.walker 74991.959862                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.itb.walker 79586.568293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 78059.597758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 65323.044501                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.dtb.walker 75280.284983                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.itb.walker 86356.824427                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 79412.474160                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 65019.127281                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65633.411883                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 53617.202794                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 53617.202794                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  8975.634596                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  8121.932068                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  7518.689100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  8093.637751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  8349.057710                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  8560.501804                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  7739.973798                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  8971.475429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  8232.982420                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  8300.372425                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  8131.663158                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  8702.201780                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7979.560630                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  8604.396411                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  8618.354167                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  7643.821795                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  8686.386555                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  8322.378529                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 83765.971976                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 75405.477719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 53736.122255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 75051.294786                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 72593.191544                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 64080.136693                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 61986.421984                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 60455.309724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66115.929982                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 80014.873449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 84966.073446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 81710.399351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 65276.735670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 75242.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 84779.527273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 79465.138672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 65470.457511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 74877.362264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 80007.936508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 75162.896497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 64839.148274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 76229.566148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 68671.195652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 78544.593699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 65148.134721                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.dtb.walker 78343.747984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.itb.walker 79443.037975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 78977.723039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 64814.613683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.dtb.walker 74932.225185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.itb.walker 79769.650655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 79187.437531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 65302.763549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.dtb.walker 74991.959862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.itb.walker 79586.568293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 78059.597758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 65219.633977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.dtb.walker 75280.284983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.itb.walker 86356.824427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 79412.474160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 64942.137872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65641.137598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 80014.873449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 84966.073446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 81710.399351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 65276.735670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 75242.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 84779.527273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 79465.138672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 65470.457511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 74877.362264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 80007.936508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 75162.896497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 64839.148274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 76229.566148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 68671.195652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 78544.593699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 65148.134721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.dtb.walker 78343.747984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.itb.walker 79443.037975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 78977.723039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 64814.613683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.dtb.walker 74932.225185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.itb.walker 79769.650655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 79187.437531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 65302.763549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.dtb.walker 74991.959862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.itb.walker 79586.568293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 78059.597758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 65219.633977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.dtb.walker 75280.284983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.itb.walker 86356.824427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 79412.474160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 64942.137872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 53617.202794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61746.920269                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                   34                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  34                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 232                       # Transaction distribution
system.iobus.trans_dist::WriteResp                233                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          274                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     534                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          222                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio           29                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          251                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side         8208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total         8208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               203000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1158982                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              169000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              132009                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          8                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      47                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       2                       # DTB read accesses
system.cpu0.dtb.write_accesses                      8                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                               10                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                           10                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      27                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_store_insts                         8                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    3876                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            82405                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.441605                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          293955990                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            82917                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3545.183617                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3212650265000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.440461                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.001144                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.996954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.996956                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        588167338                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       588167338                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    293955984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      293955990                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    293955984                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       293955990                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    293955984                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::total      293955990                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        86215                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        86220                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        86215                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         86220                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        86215                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::total        86220                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   1291234271                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1291234271                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   1291234271                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1291234271                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   1291234271                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1291234271                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    294042199                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    294042210                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    294042199                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    294042210                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    294042199                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    294042210                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000293                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000293                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.454545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000293                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000293                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.454545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000293                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 14976.909714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14976.041185                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 14976.909714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14976.041185                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 14976.909714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14976.041185                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       137312                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             7285                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    18.848593                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         3302                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3302                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         3302                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3302                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         3302                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3302                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        82913                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        82913                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        82913                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        82913                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        82913                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        82913                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   1083195291                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1083195291                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   1083195291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1083195291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   1083195291                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1083195291                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000282                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000282                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000282                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000282                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 13064.239516                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13064.239516                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 13064.239516                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13064.239516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 13064.239516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13064.239516                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           477914                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1018.672039                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           37042980                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           478937                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            77.344160                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3195798402500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1018.670898                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.001140                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.994796                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994797                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          769                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         76571990                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        76571990                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     22789696                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       22789696                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     12635732                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            7                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      12635739                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data      1531406                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      1531406                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18605                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18605                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        15496                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15496                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     35425428                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        35425435                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     36956834                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::total       36956841                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       198666                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       198668                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       419769                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       419770                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data       412313                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       412313                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         3229                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3229                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3329                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3329                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       618435                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        618438                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      1030748                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1030751                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4934990120                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4934990120                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   6294067949                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6294067949                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     40576326                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     40576326                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     24126043                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     24126043                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data      1046999                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1046999                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11229058069                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11229058069                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11229058069                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11229058069                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     22988362                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22988364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     13055501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13055509                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data      1943719                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1943719                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        18825                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        18825                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     36043863                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     36043873                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     37987582                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37987592                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008642                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008642                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.032153                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.125000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032153                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.212126                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.212126                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.147889                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.147889                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.176839                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.176839                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017158                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017158                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.027134                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.027134                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24840.637653                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24840.387581                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 14994.122837                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14994.087117                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 12566.220502                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12566.220502                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  7247.234305                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7247.234305                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 18157.216311                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18157.128231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 10894.086691                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10894.054984                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          440                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       965870                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          45007                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.428571                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    21.460439                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        87686                       # number of writebacks
system.cpu0.dcache.writebacks::total            87686                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        42531                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        42531                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       338600                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       338600                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         1601                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1601                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       381131                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       381131                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       381131                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       381131                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       156135                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       156135                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        81169                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        81169                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data       305917                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       305917                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1628                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1628                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         3329                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3329                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       237304                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       237304                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       543221                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       543221                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3780606316                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3780606316                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   1006469451                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1006469451                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data  12444921907                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  12444921907                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     13841656                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     13841656                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     17735957                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17735957                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       776001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       776001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4787075767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4787075767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  17231997674                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17231997674                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     13800499                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     13800499                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     28565496                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     28565496                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     42365995                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     42365995                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006792                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006792                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006217                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006217                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.157387                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.157387                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.074563                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074563                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.176839                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.176839                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006584                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006584                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.014300                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014300                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24213.701707                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24213.701707                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 12399.677845                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12399.677845                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 40680.713746                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40680.713746                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data  8502.245700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8502.245700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5327.713127                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5327.713127                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20172.756325                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20172.756325                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 31721.891595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31721.891595                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4822                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           123468                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.681501                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          270342038                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           123980                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2180.529424                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     3197741967001                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.681501                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999378                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999378                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        541065926                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       541065926                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    270342038                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      270342038                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    270342038                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       270342038                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    270342038                       # number of overall hits
system.cpu1.icache.overall_hits::total      270342038                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       128933                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       128933                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       128933                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        128933                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       128933                       # number of overall misses
system.cpu1.icache.overall_misses::total       128933                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   1827458821                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1827458821                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   1827458821                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1827458821                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   1827458821                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1827458821                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    270470971                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    270470971                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    270470971                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    270470971                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    270470971                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    270470971                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000477                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000477                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000477                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000477                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000477                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000477                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 14173.708988                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14173.708988                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 14173.708988                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14173.708988                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 14173.708988                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14173.708988                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       199852                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            11601                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    17.227136                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         4949                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4949                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         4949                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4949                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         4949                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4949                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       123984                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       123984                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       123984                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       123984                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       123984                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       123984                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   1527750000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1527750000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   1527750000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1527750000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   1527750000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1527750000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000458                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000458                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000458                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000458                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000458                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000458                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 12322.154472                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12322.154472                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 12322.154472                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12322.154472                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 12322.154472                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12322.154472                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           445383                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          991.914367                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19403937                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           446399                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            43.467698                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3214012189250                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   991.914367                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.968666                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968666                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          724                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         40845510                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        40845510                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     14431562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14431562                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3399435                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3399435                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data      1482903                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      1482903                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        29600                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        29600                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        25273                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        25273                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17830997                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17830997                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19313900                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19313900                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       196856                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       196856                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       180711                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       180711                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data       419759                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       419759                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4689                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4689                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         5495                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5495                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       377567                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        377567                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       797326                       # number of overall misses
system.cpu1.dcache.overall_misses::total       797326                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5397191825                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5397191825                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2302766926                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2302766926                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     62802370                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     62802370                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     32380057                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32380057                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data      1143498                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1143498                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7699958751                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7699958751                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7699958751                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7699958751                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     14628418                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14628418                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3580146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3580146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data      1902662                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1902662                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        34289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        34289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        30768                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30768                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18208564                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18208564                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20111226                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20111226                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013457                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013457                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050476                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050476                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.220617                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.220617                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.136749                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.136749                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.178595                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.178595                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020736                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020736                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.039646                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.039646                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27416.953636                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27416.953636                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 12742.815468                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12742.815468                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 13393.552996                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 13393.552996                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5892.640036                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5892.640036                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 20393.622194                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20393.622194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data  9657.227722                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9657.227722                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          400                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       388914                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          18969                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    36.363636                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    20.502610                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        47458                       # number of writebacks
system.cpu1.dcache.writebacks::total            47458                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        45003                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        45003                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       130517                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       130517                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         2459                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2459                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       175520                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       175520                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       175520                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       175520                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       151853                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       151853                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        50194                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        50194                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data       314809                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       314809                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         2230                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2230                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         5495                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5495                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       202047                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       202047                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       516856                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       516856                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3854386017                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3854386017                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    500568928                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    500568928                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data  12498833743                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  12498833743                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     22786114                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22786114                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     21740943                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     21740943                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       787502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       787502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4354954945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4354954945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  16853788688                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16853788688                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     12376998                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     12376998                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      9616998                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      9616998                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     21993996                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     21993996                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010381                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010381                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.014020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.165457                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.165457                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.065035                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.065035                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.178595                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.178595                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.011096                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011096                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.025700                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.025700                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25382.350148                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25382.350148                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data  9972.684544                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  9972.684544                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 39702.911108                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 39702.911108                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 10217.988341                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10217.988341                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3956.495541                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3956.495541                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21554.167817                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21554.167817                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 32608.286811                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32608.286811                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    4779                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           400999                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.525113                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          275927814                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           401511                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           687.223548                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3195976399500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.525113                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999072                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999072                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          226                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        553089616                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       553089616                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    275927814                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      275927814                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    275927814                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       275927814                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    275927814                       # number of overall hits
system.cpu2.icache.overall_hits::total      275927814                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       416229                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       416229                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       416229                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        416229                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       416229                       # number of overall misses
system.cpu2.icache.overall_misses::total       416229                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   4467898943                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4467898943                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   4467898943                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4467898943                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   4467898943                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4467898943                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    276344043                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    276344043                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    276344043                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    276344043                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    276344043                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    276344043                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001506                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001506                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001506                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001506                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001506                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001506                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 10734.232701                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 10734.232701                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 10734.232701                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 10734.232701                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 10734.232701                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 10734.232701                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       423562                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            38559                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    10.984777                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        14699                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        14699                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        14699                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        14699                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        14699                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        14699                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       401530                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       401530                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       401530                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       401530                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       401530                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       401530                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   3657285606                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3657285606                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   3657285606                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3657285606                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   3657285606                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3657285606                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001453                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001453                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.001453                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001453                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.001453                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001453                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst  9108.374483                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  9108.374483                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst  9108.374483                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  9108.374483                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst  9108.374483                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  9108.374483                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           606214                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1013.048526                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           24714352                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           607234                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            40.699882                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3196094922000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1013.048526                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.989305                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.989305                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          692                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         52608144                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        52608144                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17536224                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17536224                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      5469327                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       5469327                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data      1512690                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      1512690                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        80502                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        80502                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        75922                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        75922                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     23005551                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        23005551                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     24518241                       # number of overall hits
system.cpu2.dcache.overall_hits::total       24518241                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       415852                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       415852                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       441226                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       441226                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       435551                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       435551                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         6416                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         6416                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6523                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6523                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       857078                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        857078                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1292629                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1292629                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8813129934                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8813129934                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   4368230680                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4368230680                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     88726478                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     88726478                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     37652544                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     37652544                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data      1026499                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1026499                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13181360614                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13181360614                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13181360614                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13181360614                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17952076                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17952076                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      5910553                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5910553                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data      1948241                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      1948241                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        86918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        86918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        82445                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82445                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     23862629                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     23862629                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     25810870                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25810870                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.023165                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023165                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.074651                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.074651                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.223561                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.223561                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.073817                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.073817                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.079119                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.079119                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.035917                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.035917                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.050081                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.050081                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 21192.948294                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21192.948294                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data  9900.211411                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9900.211411                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 13828.939838                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13828.939838                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5772.274107                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5772.274107                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 15379.417759                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 15379.417759                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 10197.327009                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10197.327009                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          236                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       659765                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          48003                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    19.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    13.744245                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       126140                       # number of writebacks
system.cpu2.dcache.writebacks::total           126140                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       164427                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       164427                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       347165                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       347165                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         3450                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3450                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       511592                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       511592                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       511592                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       511592                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       251425                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       251425                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        94061                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        94061                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data       328545                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       328545                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         2966                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         2966                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6523                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6523                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       345486                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       345486                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       674031                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       674031                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5222010631                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5222010631                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    829569756                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    829569756                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data  12787673988                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  12787673988                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     37660015                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     37660015                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     24906456                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     24906456                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data       723501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       723501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6051580387                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6051580387                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  18839254375                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  18839254375                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     12103002                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     12103002                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     10239496                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     10239496                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     22342498                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     22342498                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.014005                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.014005                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.015914                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015914                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.168637                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.168637                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.034124                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.034124                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.079119                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.079119                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.014478                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014478                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.026114                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.026114                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20769.655488                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20769.655488                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data  8819.486886                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8819.486886                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 38922.138483                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 38922.138483                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 12697.240391                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12697.240391                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3818.251725                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3818.251725                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17516.137809                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17516.137809                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27950.130447                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27950.130447                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4411                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            98008                       # number of replacements
system.cpu3.icache.tags.tagsinuse          497.945006                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          269298053                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            98520                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2733.435374                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3224001260000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   497.945006                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.972549                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972549                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        538900614                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       538900614                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    269298053                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      269298053                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    269298053                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       269298053                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    269298053                       # number of overall hits
system.cpu3.icache.overall_hits::total      269298053                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       102994                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       102994                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       102994                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        102994                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       102994                       # number of overall misses
system.cpu3.icache.overall_misses::total       102994                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   1541925331                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1541925331                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   1541925331                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1541925331                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   1541925331                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1541925331                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    269401047                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    269401047                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    269401047                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    269401047                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    269401047                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    269401047                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000382                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000382                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000382                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000382                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000382                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000382                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 14971.020943                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14971.020943                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 14971.020943                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14971.020943                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 14971.020943                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14971.020943                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       169389                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs             9885                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    17.135964                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         4474                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4474                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         4474                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4474                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         4474                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4474                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        98520                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        98520                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        98520                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        98520                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        98520                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        98520                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   1287752408                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1287752408                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   1287752408                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1287752408                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   1287752408                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1287752408                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000366                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000366                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000366                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000366                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000366                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000366                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 13070.974503                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13070.974503                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 13070.974503                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13070.974503                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 13070.974503                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13070.974503                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           430622                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          968.296518                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           18666899                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           431643                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            43.246152                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3214067021250                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   968.296518                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.945602                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.945602                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          807                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         39222843                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        39222843                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     14042494                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       14042494                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3081826                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3081826                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data      1477382                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1477382                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18657                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18657                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15068                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15068                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17124320                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17124320                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18601702                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18601702                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       179919                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       179919                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       137750                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       137750                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data       413871                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       413871                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4453                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4453                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         4511                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4511                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       317669                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        317669                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       731540                       # number of overall misses
system.cpu3.dcache.overall_misses::total       731540                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5076509116                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5076509116                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   1629998280                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1629998280                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     60420235                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     60420235                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     27785525                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     27785525                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data      1167500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1167500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6706507396                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6706507396                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6706507396                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6706507396                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     14222413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     14222413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3219576                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3219576                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data      1891253                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1891253                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        23110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        23110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        19579                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19579                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17441989                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17441989                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     19333242                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     19333242                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012650                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012650                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.042785                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.042785                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.218834                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.218834                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.192687                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.192687                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.230400                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.230400                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.018213                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018213                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.037838                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.037838                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28215.525409                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28215.525409                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 11833.018367                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 11833.018367                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 13568.433640                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13568.433640                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6159.504544                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6159.504544                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 21111.620574                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21111.620574                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data  9167.656445                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  9167.656445                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       271779                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          13862                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.588235                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    19.606045                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        42038                       # number of writebacks
system.cpu3.dcache.writebacks::total            42038                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        38684                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        38684                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        95315                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        95315                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         2268                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         2268                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       133999                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       133999                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       133999                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       133999                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       141235                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       141235                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        42435                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        42435                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data       309470                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       309470                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         2185                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2185                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         4511                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4511                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       183670                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       183670                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       493140                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       493140                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3726768243                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3726768243                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    375532232                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    375532232                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data  12121591246                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  12121591246                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     19435994                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     19435994                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     19114475                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     19114475                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       813500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       813500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4102300475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4102300475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  16223891721                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  16223891721                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     12111498                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     12111498                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      9099999                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      9099999                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     21211497                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     21211497                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.009930                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009930                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.013180                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.013180                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.163632                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.163632                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.094548                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.094548                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.230400                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.230400                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.010530                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010530                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.025507                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.025507                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26387.002110                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26387.002110                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data  8849.587180                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8849.587180                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 39168.873384                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 39168.873384                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data  8895.191762                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8895.191762                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4237.303259                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4237.303259                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 22335.168917                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22335.168917                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 32899.159916                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 32899.159916                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    4655                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            99505                       # number of replacements
system.cpu4.icache.tags.tagsinuse          489.664419                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          269812326                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           100017                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2697.664657                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3224065767000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   489.664419                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.956376                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.956376                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          468                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        539933450                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       539933450                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    269812326                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      269812326                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    269812326                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       269812326                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    269812326                       # number of overall hits
system.cpu4.icache.overall_hits::total      269812326                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst       104390                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       104390                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst       104390                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        104390                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst       104390                       # number of overall misses
system.cpu4.icache.overall_misses::total       104390                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst   1496771148                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   1496771148                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst   1496771148                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   1496771148                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst   1496771148                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   1496771148                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    269916716                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    269916716                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    269916716                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    269916716                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    269916716                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    269916716                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000387                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000387                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000387                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000387                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000387                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000387                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 14338.261788                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 14338.261788                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 14338.261788                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 14338.261788                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 14338.261788                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 14338.261788                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       167701                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs            10083                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    16.632054                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst         4372                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         4372                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst         4372                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         4372                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst         4372                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         4372                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst       100018                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       100018                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst       100018                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       100018                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst       100018                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       100018                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst   1251736478                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   1251736478                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst   1251736478                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   1251736478                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst   1251736478                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   1251736478                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000371                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000371                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000371                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000371                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000371                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000371                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 12515.112060                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12515.112060                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 12515.112060                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12515.112060                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 12515.112060                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12515.112060                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           433608                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          952.928120                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           18945215                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           434622                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            43.590097                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3214481145250                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   952.928120                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.930594                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.930594                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1014                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          750                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         39793134                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        39793134                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     14202068                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14202068                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3193245                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3193245                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus4.data      1480195                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total      1480195                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        21154                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        21154                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17645                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17645                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17395313                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17395313                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     18875508                       # number of overall hits
system.cpu4.dcache.overall_hits::total       18875508                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       186239                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       186239                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data       134303                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       134303                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus4.data       417045                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total       417045                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         4107                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         4107                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         4130                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         4130                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       320542                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        320542                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       737587                       # number of overall misses
system.cpu4.dcache.overall_misses::total       737587                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   5263208985                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   5263208985                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   1571568858                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1571568858                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::switch_cpus4.data     56980506                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     56980506                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::switch_cpus4.data     26472999                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     26472999                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::switch_cpus4.data      1067000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      1067000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   6834777843                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   6834777843                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   6834777843                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   6834777843                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     14388307                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14388307                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3327548                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3327548                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus4.data      1897240                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total      1897240                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        25261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        25261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        21775                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        21775                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17715855                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17715855                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     19613095                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     19613095                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.012944                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.012944                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.040361                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.040361                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus4.data     0.219817                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.219817                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.162583                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.162583                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.189667                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.189667                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.018094                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.018094                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.037607                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.037607                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 28260.509265                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 28260.509265                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 11701.666069                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 11701.666069                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::switch_cpus4.data 13873.997078                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 13873.997078                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::switch_cpus4.data  6409.927119                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  6409.927119                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 21322.565664                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 21322.565664                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data  9266.402259                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  9266.402259                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs          411                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       268326                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets          13597                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    25.687500                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    19.734206                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        44532                       # number of writebacks
system.cpu4.dcache.writebacks::total            44532                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        43304                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        43304                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data        92642                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        92642                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::switch_cpus4.data         2019                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total         2019                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       135946                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       135946                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       135946                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       135946                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data       142935                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       142935                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data        41661                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        41661                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus4.data       310046                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total       310046                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::switch_cpus4.data         2088                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         2088                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::switch_cpus4.data         4130                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         4130                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data       184596                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       184596                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data       494642                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       494642                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3814878636                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3814878636                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data    367808280                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    367808280                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus4.data  12049158711                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total  12049158711                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus4.data     20634465                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     20634465                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::switch_cpus4.data     18538001                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     18538001                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus4.data       739000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       739000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4182686916                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4182686916                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  16231845627                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  16231845627                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus4.data     10704997                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total     10704997                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus4.data      8575500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      8575500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus4.data     19280497                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total     19280497                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.009934                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.009934                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.012520                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.012520                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus4.data     0.163419                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.163419                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus4.data     0.082657                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.082657                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::switch_cpus4.data     0.189667                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.189667                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.010420                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.010420                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.025220                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.025220                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 26689.604617                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 26689.604617                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data  8828.599410                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  8828.599410                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus4.data 38862.487215                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 38862.487215                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus4.data  9882.406609                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9882.406609                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus4.data  4488.620097                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  4488.620097                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 22658.599948                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 22658.599948                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 32815.340442                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 32815.340442                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    4787                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           126566                       # number of replacements
system.cpu5.icache.tags.tagsinuse          509.936849                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          270187773                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           127078                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2126.156951                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3197545848500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   509.936849                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.995970                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.995970                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          259                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        540766862                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       540766862                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    270187773                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      270187773                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    270187773                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       270187773                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    270187773                       # number of overall hits
system.cpu5.icache.overall_hits::total      270187773                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       132109                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       132109                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       132109                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        132109                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       132109                       # number of overall misses
system.cpu5.icache.overall_misses::total       132109                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst   1782944629                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   1782944629                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst   1782944629                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   1782944629                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst   1782944629                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   1782944629                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    270319882                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    270319882                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    270319882                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    270319882                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    270319882                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    270319882                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000489                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000489                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 13496.011846                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13496.011846                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 13496.011846                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13496.011846                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 13496.011846                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13496.011846                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       187882                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs            12381                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    15.175026                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst         5011                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         5011                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst         5011                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         5011                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst         5011                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         5011                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst       127098                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       127098                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst       127098                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       127098                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst       127098                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       127098                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst   1485896967                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   1485896967                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst   1485896967                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   1485896967                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst   1485896967                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   1485896967                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000470                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000470                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000470                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000470                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 11690.954751                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 11690.954751                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 11690.954751                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 11690.954751                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 11690.954751                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 11690.954751                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           456046                       # number of replacements
system.cpu5.dcache.tags.tagsinuse         1005.404525                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           19453808                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           457065                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            42.562454                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3201196700000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data  1005.404525                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.981840                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.981840                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          778                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         41087759                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        41087759                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     14394002                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14394002                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3491343                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3491343                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus5.data      1488205                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total      1488205                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        24048                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        24048                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        20467                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        20467                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17885345                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17885345                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     19373550                       # number of overall hits
system.cpu5.dcache.overall_hits::total       19373550                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       190722                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       190722                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       249866                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       249866                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus5.data       425251                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total       425251                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         5269                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         5269                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         5256                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         5256                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       440588                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        440588                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       865839                       # number of overall misses
system.cpu5.dcache.overall_misses::total       865839                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   5465460449                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   5465460449                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   3130351677                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   3130351677                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::switch_cpus5.data     70761435                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     70761435                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::switch_cpus5.data     31912532                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     31912532                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::switch_cpus5.data      1210000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      1210000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   8595812126                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   8595812126                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   8595812126                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   8595812126                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     14584724                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14584724                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3741209                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3741209                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus5.data      1913456                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total      1913456                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        29317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        29317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        25723                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        25723                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     18325933                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     18325933                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     20239389                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20239389                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.013077                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.013077                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.066788                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.066788                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus5.data     0.222242                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.222242                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.179725                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.179725                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.204331                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.204331                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.024042                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024042                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.042780                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.042780                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 28656.685904                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 28656.685904                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 12528.121781                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 12528.121781                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::switch_cpus5.data 13429.765610                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 13429.765610                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::switch_cpus5.data  6071.638508                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  6071.638508                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 19509.864377                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 19509.864377                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data  9927.725739                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total  9927.725739                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       616134                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets          28442                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     7.888889                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    21.662823                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        61806                       # number of writebacks
system.cpu5.dcache.writebacks::total            61806                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        44971                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        44971                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data       191913                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       191913                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::switch_cpus5.data         2919                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total         2919                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       236884                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       236884                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       236884                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       236884                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data       145751                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       145751                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data        57953                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        57953                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus5.data       318447                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total       318447                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::switch_cpus5.data         2350                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         2350                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::switch_cpus5.data         5256                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         5256                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data       203704                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       203704                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data       522151                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       522151                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3710732240                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3710732240                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data    587221644                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    587221644                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus5.data  12354235231                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total  12354235231                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus5.data     29327792                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     29327792                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::switch_cpus5.data     21735468                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     21735468                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus5.data       866000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       866000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4297953884                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4297953884                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  16652189115                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  16652189115                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus5.data     12322995                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total     12322995                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus5.data     10098997                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     10098997                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus5.data     22421992                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total     22421992                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.009993                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.009993                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.015490                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.015490                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus5.data     0.166425                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.166425                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus5.data     0.080158                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.080158                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::switch_cpus5.data     0.204331                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.204331                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.011116                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.011116                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.025799                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.025799                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 25459.394721                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 25459.394721                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 10132.722102                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 10132.722102                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus5.data 38795.263359                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 38795.263359                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus5.data 12479.911489                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12479.911489                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus5.data  4135.363014                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  4135.363014                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 21099.015650                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 21099.015650                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 31891.520106                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 31891.520106                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           6                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          8                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                      30                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       6                       # DTB read accesses
system.cpu6.dtb.write_accesses                      8                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                               14                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                           14                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           6                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                      10                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       6                       # ITB inst accesses
system.cpu6.itb.hits                                6                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            6                       # DTB accesses
system.cpu6.numCycles                              20                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          6                       # Number of instructions committed
system.cpu6.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                          20                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu6.num_mem_refs                           14                       # number of memory refs
system.cpu6.num_load_insts                          6                       # Number of load instructions
system.cpu6.num_store_insts                         8                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                        20                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                        6     30.00%     30.00% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::MemRead                       6     30.00%     60.00% # Class of executed instruction
system.cpu6.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                        20                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    4840                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           234822                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.897204                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          271884242                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           235334                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1155.312203                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     3196579162500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   511.897128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::cpu6.inst     0.000076                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.999799                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.000000                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999799                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          258                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        544491308                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       544491308                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    271884237                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::cpu6.inst            5                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      271884242                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    271884237                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::cpu6.inst            5                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       271884242                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    271884237                       # number of overall hits
system.cpu6.icache.overall_hits::cpu6.inst            5                       # number of overall hits
system.cpu6.icache.overall_hits::total      271884242                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst       243737                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::cpu6.inst            1                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       243738                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst       243737                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::cpu6.inst            1                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        243738                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst       243737                       # number of overall misses
system.cpu6.icache.overall_misses::cpu6.inst            1                       # number of overall misses
system.cpu6.icache.overall_misses::total       243738                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst   3102532792                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   3102532792                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst   3102532792                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   3102532792                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst   3102532792                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   3102532792                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    272127974                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::cpu6.inst            6                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    272127980                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    272127974                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::cpu6.inst            6                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    272127980                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    272127974                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst            6                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    272127980                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000896                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000896                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000896                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.166667                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000896                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000896                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.166667                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000896                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 12729.018540                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 12728.966316                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 12729.018540                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 12728.966316                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 12729.018540                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 12728.966316                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       320443                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs            21525                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    14.887015                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst         8390                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total         8390                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst         8390                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total         8390                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst         8390                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total         8390                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst       235347                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       235347                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst       235347                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       235347                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst       235347                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       235347                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst   2581256654                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   2581256654                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst   2581256654                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   2581256654                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst   2581256654                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   2581256654                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000865                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000865                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000865                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000865                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000865                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000865                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 10967.875749                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 10967.875749                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 10967.875749                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 10967.875749                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 10967.875749                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 10967.875749                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           562631                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          999.959993                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           21441890                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           563651                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            38.041075                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3207896728500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   999.959322                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::cpu6.data     0.000672                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.976523                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.000001                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.976523                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          804                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         46077052                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        46077052                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     15344920                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::cpu6.data            5                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       15344925                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      4423652                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data            7                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       4423659                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus6.data      1518307                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total      1518307                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        55954                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        55954                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        52819                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        52819                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     19768572                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::cpu6.data           12                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        19768584                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     21286879                       # number of overall hits
system.cpu6.dcache.overall_hits::cpu6.data           12                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21286891                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       269630                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::cpu6.data            1                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       269631                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       592469                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       592470                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus6.data       457857                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total       457857                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         8239                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         8239                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         7137                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         7137                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       862099                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::cpu6.data            2                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        862101                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data      1319956                       # number of overall misses
system.cpu6.dcache.overall_misses::cpu6.data            2                       # number of overall misses
system.cpu6.dcache.overall_misses::total      1319958                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   7198308989                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   7198308989                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   7024104997                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   7024104997                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::switch_cpus6.data    116932424                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    116932424                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::switch_cpus6.data     41043683                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     41043683                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::switch_cpus6.data      1136500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      1136500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  14222413986                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  14222413986                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  14222413986                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  14222413986                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     15614550                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::cpu6.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     15614556                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      5016121                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      5016129                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus6.data      1976164                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total      1976164                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        64193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        64193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        59956                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        59956                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     20630671                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::cpu6.data           14                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     20630685                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     22606835                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data           14                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     22606849                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.017268                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.166667                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.017268                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.118113                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.125000                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.118113                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus6.data     0.231690                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.231690                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.128347                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.128347                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.119037                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.119037                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.041787                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.142857                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.041787                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.058387                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.142857                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.058388                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 26696.988425                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 26696.889412                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 11855.649826                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 11855.629816                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::switch_cpus6.data 14192.550552                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 14192.550552                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::switch_cpus6.data  5750.831302                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  5750.831302                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 16497.425453                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 16497.387181                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 10774.915214                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 10774.898888                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          530                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets      1287566                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets          69776                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    22.083333                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    18.452849                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       132188                       # number of writebacks
system.cpu6.dcache.writebacks::total           132188                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        85632                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        85632                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data       482499                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       482499                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::switch_cpus6.data         5528                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         5528                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       568131                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       568131                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       568131                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       568131                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data       183998                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       183998                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data       109970                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       109970                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus6.data       349036                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total       349036                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::switch_cpus6.data         2711                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         2711                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::switch_cpus6.data         7137                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         7137                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data       293968                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       293968                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data       643004                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       643004                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4293094987                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4293094987                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data   1178040384                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   1178040384                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus6.data  12794946788                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total  12794946788                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus6.data     31077808                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     31077808                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::switch_cpus6.data     27087317                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     27087317                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus6.data       814500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       814500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5471135371                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5471135371                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  18266082159                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  18266082159                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus6.data     15251496                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total     15251496                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus6.data     12639997                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total     12639997                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus6.data     27891493                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     27891493                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011784                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011784                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.021923                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.021923                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus6.data     0.176623                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.176623                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus6.data     0.042232                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.042232                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::switch_cpus6.data     0.119037                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.119037                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.014249                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.014249                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.028443                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.028443                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 23332.291585                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 23332.291585                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 10712.379594                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 10712.379594                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus6.data 36657.957311                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 36657.957311                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus6.data 11463.595721                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11463.595721                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus6.data  3795.336556                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  3795.336556                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 18611.329706                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 18611.329706                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 28407.416064                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 28407.416064                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           4                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          3                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                      29                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       4                       # DTB read accesses
system.cpu7.dtb.write_accesses                      3                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                7                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            7                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                          20                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       9                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                      20                       # ITB inst accesses
system.cpu7.itb.hits                               20                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                           20                       # DTB accesses
system.cpu7.numCycles                              20                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                         20                       # Number of instructions committed
system.cpu7.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          2                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                          17                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                 27                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes                  9                       # number of times the CC registers were written
system.cpu7.num_mem_refs                            7                       # number of memory refs
system.cpu7.num_load_insts                          4                       # Number of load instructions
system.cpu7.num_store_insts                         3                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                        20                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.Branches                                5                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                       13     65.00%     65.00% # Class of executed instruction
system.cpu7.op_class::IntMult                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::MemRead                       4     20.00%     85.00% # Class of executed instruction
system.cpu7.op_class::MemWrite                      3     15.00%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                        20                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    4855                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements           148839                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.864326                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          270894845                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           149351                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1813.813399                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3202363742500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   511.864203                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::cpu7.inst     0.000123                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.999735                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.000000                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.999735                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          214                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        542250255                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       542250255                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    270894828                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::cpu7.inst           17                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      270894845                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    270894828                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::cpu7.inst           17                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       270894845                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    270894828                       # number of overall hits
system.cpu7.icache.overall_hits::cpu7.inst           17                       # number of overall hits
system.cpu7.icache.overall_hits::total      270894845                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst       155602                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::cpu7.inst            3                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       155605                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst       155602                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::cpu7.inst            3                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        155605                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst       155602                       # number of overall misses
system.cpu7.icache.overall_misses::cpu7.inst            3                       # number of overall misses
system.cpu7.icache.overall_misses::total       155605                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst   2141113195                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   2141113195                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst   2141113195                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   2141113195                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst   2141113195                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   2141113195                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    271050430                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::cpu7.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    271050450                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    271050430                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::cpu7.inst           20                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    271050450                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    271050430                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst           20                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    271050450                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000574                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000574                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000574                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.150000                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000574                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000574                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.150000                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000574                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 13760.190711                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 13759.925420                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 13760.190711                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 13759.925420                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 13760.190711                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 13759.925420                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       228924                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs            14848                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    15.417834                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst         6250                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         6250                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst         6250                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         6250                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst         6250                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         6250                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst       149352                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       149352                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst       149352                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       149352                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst       149352                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       149352                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst   1775563551                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   1775563551                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst   1775563551                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   1775563551                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst   1775563551                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   1775563551                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000551                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000551                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000551                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000551                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000551                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000551                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 11888.448437                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 11888.448437                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 11888.448437                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 11888.448437                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 11888.448437                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 11888.448437                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           459425                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          999.573498                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           19979537                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           460434                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            43.392836                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3214331654250                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   999.553101                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.020397                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.976126                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.000020                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.976146                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1009                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          755                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         42089549                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        42089549                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     14741603                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::cpu7.data            2                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       14741605                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3632125                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data            2                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3632127                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus7.data      1487788                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total      1487788                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        41445                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        41445                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        37289                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        37289                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     18373728                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::cpu7.data            4                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        18373732                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     19861516                       # number of overall hits
system.cpu7.dcache.overall_hits::cpu7.data            4                       # number of overall hits
system.cpu7.dcache.overall_hits::total       19861520                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       216108                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::cpu7.data            2                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       216110                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data       201162                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data            1                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       201163                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus7.data       423567                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total       423567                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         5107                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         5107                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         5394                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         5394                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       417270                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::cpu7.data            3                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        417273                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       840837                       # number of overall misses
system.cpu7.dcache.overall_misses::cpu7.data            3                       # number of overall misses
system.cpu7.dcache.overall_misses::total       840840                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   5825733287                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   5825733287                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   2435415406                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2435415406                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::switch_cpus7.data     67399737                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     67399737                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::switch_cpus7.data     33291578                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     33291578                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::switch_cpus7.data      1363500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      1363500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   8261148693                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   8261148693                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   8261148693                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   8261148693                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     14957711                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::cpu7.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     14957715                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3833287                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3833290                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus7.data      1911355                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total      1911355                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        46552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        46552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        42683                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        42683                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18790998                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::cpu7.data            7                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18791005                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     20702353                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data            7                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     20702360                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014448                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.500000                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014448                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.052478                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.333333                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.052478                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus7.data     0.221606                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.221606                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.109705                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.109705                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.126373                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.126373                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.022206                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.428571                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.022206                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.040616                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.428571                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.040616                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 26957.508685                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 26957.259206                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 12106.736889                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 12106.676705                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::switch_cpus7.data 13197.520462                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 13197.520462                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::switch_cpus7.data  6171.964776                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  6171.964776                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 19798.089230                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 19797.946891                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data  9824.911003                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  9824.875949                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       423418                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets          21141                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     4.272727                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    20.028286                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        59325                       # number of writebacks
system.cpu7.dcache.writebacks::total            59325                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        55937                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        55937                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data       145863                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total       145863                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::switch_cpus7.data         2761                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total         2761                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       201800                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       201800                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       201800                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       201800                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data       160171                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       160171                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data        55299                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        55299                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus7.data       316655                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total       316655                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::switch_cpus7.data         2346                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         2346                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::switch_cpus7.data         5394                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         5394                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data       215470                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       215470                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data       532125                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       532125                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   4019823983                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4019823983                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data    546134888                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    546134888                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus7.data  12385300756                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total  12385300756                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus7.data     22624245                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     22624245                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::switch_cpus7.data     22837422                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     22837422                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus7.data      1023500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      1023500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   4565958871                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4565958871                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  16951259627                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  16951259627                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus7.data     12346500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total     12346500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      9938997                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      9938997                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus7.data     22285497                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total     22285497                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010708                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010708                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.014426                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.014426                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus7.data     0.165670                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.165670                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus7.data     0.050395                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.050395                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::switch_cpus7.data     0.126373                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.126373                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.011467                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.011467                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.025704                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.025704                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 25097.077392                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 25097.077392                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data  9876.035516                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total  9876.035516                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus7.data 39112.917074                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 39112.917074                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus7.data  9643.753197                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9643.753197                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus7.data  4233.856507                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  4233.856507                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 21190.694162                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 21190.694162                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 31855.785064                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 31855.785064                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                  114                       # number of replacements
system.iocache.tags.tagsinuse               14.913196                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  130                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3212731564000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.913196                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.932075                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.932075                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1178                       # Number of tag accesses
system.iocache.tags.data_accesses                1178                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide          128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total          128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide            2                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                2                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::realview.ide            1                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            1                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::realview.ide            2                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 2                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide            2                       # number of overall misses
system.iocache.overall_misses::total                2                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide       218999                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       218999                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::realview.ide       218999                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       218999                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide       218999                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       218999                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide            2                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              2                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide          129                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          129                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide            2                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               2                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide            2                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              2                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::realview.ide     0.007752                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.007752                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 109499.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 109499.500000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 109499.500000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 109499.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 109499.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 109499.500000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                        128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ide            2                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide          128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide            2                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide            2                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide       114999                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       114999                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide     14227992                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     14227992                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide       114999                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       114999                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide       114999                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       114999                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide     0.992248                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.992248                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 57499.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57499.500000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 111156.187500                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 111156.187500                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 57499.500000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57499.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 57499.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57499.500000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
