Reading pref.tcl

# 2019.4

# do /home/u1173001/ece_5710_final_project/TestRunner/doScripts/internalLogic.do
# Loading project internalLogic
# vlog -work work -vopt -stats=none /home/u1173001/ece_5710_final_project/5710-Final-Project/internalLogic.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# -- Compiling module internalLogic
# 
# Top level modules:
# 	internalLogic
QuestaSim> # vlog -work work -vopt -stats=none /home/u1173001/ece_5710_final_project/5710-Final-Project/internalLogictb.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# -- Compiling module internalLogic
# -- Compiling module internalLogictb
# 
# Top level modules:
# 	internalLogictb
QuestaSim> # 2 compiles, 0 failed with no errors.
# vsim -t ns work.internalLogic work.internalLogictb -voptargs="+acc" 
# Start time: 19:30:23 on Nov 12,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "internalLogic(fast)".
# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.internalLogic(fast)
# Loading work.internalLogictb(fast)
# Starting the internal Logic validation
# ---------------- Begin Startup Verification ----------------
# ---------------- Begin Startup Results ----------------
#    Start-up Stage: PASSED
# ---------------- END Startup Results ----------------
# ---------------- Begin Polling Verification ----------------
# ---------------- Begin Polling Results ----------------
#    Polling Stage: PASSED
# ---------------- END Polling Results ----------------
# ---------------- Begin Error Verification ----------------
# ---------------- Begin Error Results ----------------
#    Error Testing Stage: PASSED
# ---------------- END Error Results ----------------
# Internal Logic Has passed the testbench with flying colors. How do colors fly? I dont know they just do! stop asking dumb questions!
# End time: 19:30:24 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
