ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 4
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"n32g430_rtc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c"
  20              		.section	.text.RTC_Byte_To_Bcd2,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	RTC_Byte_To_Bcd2:
  27              	.LVL0:
  28              	.LFB200:
   1:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /*****************************************************************************
   2:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * Copyright (c) 2019, Nations Technologies Inc.
   3:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  *
   4:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * All rights reserved.
   5:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * ****************************************************************************
   6:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  *
   7:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * Redistribution and use in source and binary forms, with or without
   8:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * modification, are permitted provided that the following conditions are met:
   9:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  *
  10:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * - Redistributions of source code must retain the above copyright notice,
  11:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * this list of conditions and the disclaimer below.
  12:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  *
  13:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * Nations' name may not be used to endorse or promote products derived from
  14:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * this software without specific prior written permission.
  15:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  *
  16:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY NATIONS "AS IS" AND ANY EXPRESS OR
  17:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  18:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  19:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * DISCLAIMED. IN NO EVENT SHALL NATIONS BE LIABLE FOR ANY DIRECT, INDIRECT,
  20:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  21:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
  22:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
  23:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
  24:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  25:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  26:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  * ****************************************************************************/
  27:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  
  28:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
  29:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\file n32g430_rtc.c
  30:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\author Nations
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 2


  31:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\version v1.0.0
  32:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\copyright Copyright (c) 2019, Nations Technologies Inc. All rights reserved.
  33:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
  34:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  
  35:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** #include "n32g430_rtc.h"
  36:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** #include "n32g430_rcc.h"
  37:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** #include "stdio.h"
  38:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
  39:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** static void RTC_Hour_Format_Set(uint32_t hour_format);
  40:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** static void RTC_Prescale_Config(uint32_t synch_prediv, uint32_t asynch_prediv);
  41:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** static void RTC_Registers_Reset(void);
  42:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** static uint8_t RTC_Byte_To_Bcd2(uint8_t Value);
  43:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** static uint8_t RTC_Bcd2_To_Byte(uint8_t Value);
  44:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
  45:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
  46:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Structure_Initializes.
  47:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Fills each RTC_InitStruct member with its default value.
  48:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_InitStruct :    RTC_InitStruct pointer to a RTC_InitType structure which will beini
  49:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_HourFormat
  50:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_24HOUR_FORMAT
  51:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_12HOUR_FORMAT
  52:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_AsynchPrediv  the value must lower than 0x7F
  53:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SynchPrediv   the value must lower than 0x7FFF          
  54:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
  55:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
  56:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Structure_Initializes(RTC_InitType* RTC_InitStruct)
  57:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
  58:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Initialize the RTC_HourFormat member */
  59:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_InitStruct->RTC_HourFormat = RTC_24HOUR_FORMAT;
  60:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Initialize the RTC_AsynchPrediv member */
  61:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_InitStruct->RTC_AsynchPrediv = (uint32_t)0x7F;
  62:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Initialize the RTC_SynchPrediv member */
  63:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_InitStruct->RTC_SynchPrediv = (uint32_t)0xFF;
  64:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
  65:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
  66:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
  67:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Write_Protection_Enable.
  68:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enable the RTC registers write protection.
  69:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
  70:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
  71:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Write_Protection_Enable(void)
  73:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
  74:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->WRP = 0xFF;
  76:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
  77:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
  78:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
  79:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Write_Protection_Disable.
  80:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Disable the RTC registers write protection.
  81:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
  82:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
  83:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
  84:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Write_Protection_Disable(void)
  85:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
  86:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
  87:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->WRP = 0xCA;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 3


  88:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->WRP = 0x53;
  89:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
  90:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
  91:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
  92:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Initialization_Mode_Enter.
  93:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enters the RTC Initialization mode.
  94:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return   ErrorStatus
  95:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - SUCCESS: RTC is in Init mode
  96:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - ERROR: RTC is not in Init mode
  97:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
  98:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** ErrorStatus RTC_Initialization_Mode_Enter(void)
  99:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 100:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0x00;
 101:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value1 = 0x00;
 102:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 103:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Check if the Initialization mode is set */
 104:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((RTC->INITSTS & RTC_FLAG_INITF) == (uint32_t)RESET)
 105:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 106:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Set the Initialization mode */
 107:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->INITSTS = (uint32_t)RTC_FLAG_INITM;
 108:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 109:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Wait untill RTC is in INIT state and if Time out is reached exit */
 110:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         do
 111:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 112:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value1 = RTC->INITSTS & RTC_FLAG_INITF;
 113:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value++;
 114:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         } while ((temp_value != INITMODE_TIMEOUT) && (temp_value1 == 0x00));
 115:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 116:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if ((RTC->INITSTS & RTC_FLAG_INITF) != RESET)
 117:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 118:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             return SUCCESS;
 119:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 120:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         else
 121:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 122:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             return ERROR;
 123:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 124:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 125:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
 126:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 127:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         return SUCCESS;
 128:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 129:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 130:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 131:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 132:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Initialization_Mode_Exit.
 133:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     When the initialization sequence is complete, the calendar restarts counting after 4 RT
 134:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
 135:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 136:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Initialization_Mode_Exit(void)
 137:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 138:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Exit Initialization mode */
 139:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->INITSTS &= (uint32_t)~RTC_FLAG_INITM;
 140:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 141:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 142:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 143:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Hour_Format_Set.
 144:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Set RTC hour format.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 4


 145:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   hour_format :
 146:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_24HOUR_FORMAT
 147:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_12HOUR_FORMAT
 148:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
 149:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 150:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** static void RTC_Hour_Format_Set(uint32_t hour_format)
 151:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 152:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear RTC CTRL HFMT Bit */
 153:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL &= ((uint32_t) ~(RTC_CTRL_HFMT));
 154:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Set RTC_CTRL register */
 155:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL |= hour_format;
 156:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 157:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 158:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 159:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Prescale_Config.
 160:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Set RTC prescale.
 161:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   synch_prediv    the value in the 0-0x7F range
 162:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   asynch_prediv   the value in the 0-0x7FFF range
 163:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
 164:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 165:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** static void RTC_Prescale_Config(uint32_t synch_prediv, uint32_t asynch_prediv)
 166:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 167:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->PRE = synch_prediv;
 168:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->PRE |= (uint32_t)(asynch_prediv << 16);
 169:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 170:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 171:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 172:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Registers_Reset.
 173:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Reset RTC registers.
 174:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
 175:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
 176:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 177:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** static void RTC_Registers_Reset(void)
 178:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 179:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Reset RTC registers */
 180:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL   &= (uint32_t)0x00000000;
 181:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->WKUPT   = (uint32_t)0x0000FFFF;
 182:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->PRE     = (uint32_t)0x007F00FF;
 183:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->ALARMA  = (uint32_t)0x00000000;
 184:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->ALARMB  = (uint32_t)0x00000000;
 185:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->SCTRL   = (uint32_t)0x00000000;
 186:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CALIB   = (uint32_t)0x00000000;
 187:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->ALRMASS = (uint32_t)0x00000000;
 188:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->ALRMBSS = (uint32_t)0x00000000;
 189:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 190:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Reset INTSTS register and exit initialization mode */
 191:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->INITSTS = (uint32_t)0x00000000;
 192:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 193:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->OPT     = (uint32_t)0x00000000;
 194:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 195:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 196:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 197:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Deinitializes.
 198:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Deinitializes the RTC registers to their default reset values.
 199:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  ErrorStatus
 200:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - SUCCESS: RTC registers are deinitialized
 201:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - ERROR: RTC registers are not deinitialized
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 5


 202:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\
 203:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 204:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** ErrorStatus RTC_Deinitializes(void)
 205:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 206:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0x00;
 207:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value1 = 0x00;
 208:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 209:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 210:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 211:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
 212:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 213:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Set Initialization mode */
 214:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Initialization_Mode_Enter() == ERROR)
 215:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 216:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = ERROR;
 217:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 218:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
 219:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 220:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Reset TSH, DAT and CTRL registers */
 221:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->TSH  = (uint32_t)0x00000000;
 222:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->DATE = (uint32_t)0x00002101;
 223:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 224:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Reset All CTRL bits except CTRL[2:0] */
 225:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->CTRL &= RTC_CTRL_WKUPSEL;
 226:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 227:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Wait till RTC WTWF flag is set and if Time out is reached exit */
 228:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         do
 229:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 230:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value1 = RTC->INITSTS & RTC_FLAG_WTWF;
 231:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value++;
 232:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         } while ((temp_value != INITMODE_TIMEOUT) && (temp_value1 == 0x00));
 233:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 234:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if ((RTC->INITSTS & RTC_FLAG_WTWF) == RESET)
 235:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 236:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             status_value = ERROR;
 237:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 238:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         else
 239:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 240:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RTC_Registers_Reset();
 241:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Wait till the RTC RSYF flag is set */
 242:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             if (RTC_Wait_For_Synchronization() == ERROR)
 243:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 244:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                 status_value = ERROR;
 245:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             }
 246:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             else
 247:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 248:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                 status_value = SUCCESS;
 249:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             }
 250:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 251:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 252:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 253:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
 254:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
 255:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 256:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return status_value;
 257:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 258:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 6


 259:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 260:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Wait_For_Resynchronization.
 261:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Waits until the RTC Time and Date registers (RTC_TSH and RTC_DATE) are synchronized wit
 262:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  ErrorStatus :
 263:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - SUCCESS:  RTC registers are synchronised
 264:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - ERROR:    RTC registers are not synchronised
 265:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 266:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** ErrorStatus RTC_Wait_For_Synchronization(void)
 267:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 268:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;    
 269:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value1 = 0x00;
 270:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 271:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 272:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 273:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
 274:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 275:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear RSYF flag */
 276:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->INITSTS &= (uint32_t)RTC_RSF_MASK;
 277:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 278:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Wait the registers to be synchronised */
 279:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     do
 280:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 281:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value1 = RTC->INITSTS & RTC_FLAG_RSYF;
 282:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
 283:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     } while ((temp_value != SYNCHRO_TIMEOUT) && (temp_value1 == 0x00));
 284:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 285:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((RTC->INITSTS & RTC_FLAG_RSYF) != RESET)
 286:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 287:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = SUCCESS;
 288:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 289:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
 290:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 291:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = ERROR;
 292:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 293:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 294:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
 295:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
 296:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 297:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return status_value;
 298:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 299:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 300:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 301:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Reference_Clock_Enable.
 302:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enables the RTC reference clock detection.
 303:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
 304:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none 
 305:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 306:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** ErrorStatus RTC_Reference_Clock_Enable(void)
 307:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 308:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 309:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 310:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 311:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
 312:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 313:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Set Initialization mode */
 314:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Initialization_Mode_Enter() == ERROR)
 315:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 7


 316:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = ERROR;
 317:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 318:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
 319:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 320:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Enable the RTC reference clock detection */
 321:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->CTRL |= RTC_REFERENCE_DETECT_ENABLE;
 322:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 323:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Exit Initialization mode */
 324:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_Initialization_Mode_Exit();
 325:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 326:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = SUCCESS;
 327:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 328:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 329:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
 330:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
 331:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 332:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return status_value;
 333:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 334:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 335:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 336:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 337:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Reference_Clock_Disable.
 338:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Disables the RTC reference clock detection.
 339:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
 340:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none 
 341:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 342:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** ErrorStatus RTC_Reference_Clock_Disable(void)
 343:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 344:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 345:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 346:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 347:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
 348:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 349:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Set Initialization mode */
 350:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Initialization_Mode_Enter() == ERROR)
 351:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 352:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = ERROR;
 353:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 354:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
 355:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 356:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Disable the RTC reference clock detection */
 357:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->CTRL &= ~RTC_REFERENCE_DETECT_ENABLE;
 358:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 359:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Exit Initialization mode */
 360:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_Initialization_Mode_Exit();
 361:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 362:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = SUCCESS;
 363:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 364:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 365:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
 366:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
 367:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 368:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return status_value;
 369:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 370:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 371:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 372:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_By_Pass_Shadow_Enable.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 8


 373:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Calendar value read from Calendar register.
 374:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
 375:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none 
 376:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 377:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Bypass_Shadow_Enable(void)
 378:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 379:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 380:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
 381:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 382:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Set the BYPS bit */
 383:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL |= (uint8_t)RTC_BYPASS_UPDATE;
 384:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 385:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
 386:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
 387:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 388:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 389:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 390:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_By_Pass_Shadow_Disable.
 391:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Calendar value read from Shadow register.
 392:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
 393:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none 
 394:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 395:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Bypass_Shadow_Disable(void)
 396:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 397:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 398:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
 399:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 400:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Reset the BYPS bit */
 401:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL &= (uint8_t)~RTC_BYPASS_UPDATE;
 402:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 403:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
 404:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
 405:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 406:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 407:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 408:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Time_Struct_Initializes.
 409:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Fills each RTC_TimeStruct member with its default value
 410:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        (Time = 00h:00min:00sec).
 411:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_TimeStruct : RTC_TimeStruct pointer to a RTC_TimeType structure that contains
 412:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                         the time configuration information for the RTC.
 413:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Hours
 414:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - if RTC_AM_H12 is select the value in the 0-23 range
 415:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - if RTC_PM_H12 is select the value in the 1-12 range
 416:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Minutes  the value set in the 0-59 range
 417:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Seconds  the value set in the 0-59 range
 418:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - H12
 419:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_AM_H12
 420:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_PM_H12
 421:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none 
 422:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 423:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Time_Struct_Initializes(RTC_TimeType* RTC_TimeStruct)
 424:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 425:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Time = 00h:00min:00sec */
 426:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->H12     = RTC_AM_H12;
 427:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Hours   = 0;
 428:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Minutes = 0;
 429:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Seconds = 0;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 9


 430:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 431:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 432:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 433:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Time_Get.
 434:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Get the RTC current Time.
 435:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Format : specifies the format of the returned parameters.
 436:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_FORMAT_BIN 
 437:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_FORMAT_BCD 
 438:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_TimeStruct : RTC_TimeStruct pointer to a RTC_TimeType structure.
 439:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none 
 440:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 441:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Time_Get(uint32_t RTC_Format, RTC_TimeType* RTC_TimeStruct)
 442:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 443:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 444:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 445:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the RTC_TSH register */
 446:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = (uint32_t)(RTC->TSH & RTC_TR_RESERVED_MASK);
 447:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 448:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Fill the structure fields with the read parameters */
 449:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Hours   = (uint8_t)((temp_value & (RTC_TSH_HOT | RTC_TSH_HOU)) >> 16);
 450:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Minutes = (uint8_t)((temp_value & (RTC_TSH_MIT | RTC_TSH_MIU)) >> 8);
 451:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Seconds = (uint8_t)(temp_value & (RTC_TSH_SCT | RTC_TSH_SCU));
 452:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->H12     = (uint8_t)((temp_value & (RTC_TSH_APM)) >> 16);
 453:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 454:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Check the input parameters format */
 455:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Format == RTC_FORMAT_BIN)
 456:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 457:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Convert the structure parameters to Binary format */
 458:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_TimeStruct->Hours   = (uint8_t)RTC_Bcd2_To_Byte(RTC_TimeStruct->Hours);
 459:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_TimeStruct->Minutes = (uint8_t)RTC_Bcd2_To_Byte(RTC_TimeStruct->Minutes);
 460:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_TimeStruct->Seconds = (uint8_t)RTC_Bcd2_To_Byte(RTC_TimeStruct->Seconds);
 461:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 462:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 463:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 464:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 465:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_SubSecond_Get.
 466:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Gets the RTC current Calendar Subseconds value.
 467:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  RTC current Calendar Subseconds value. 
 468:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 469:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** uint32_t RTC_SubSecond_Get(void)
 470:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 471:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get subseconds values from the correspondent registers*/
 472:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return RTC->SUBS;
 473:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 474:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 475:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** #ifdef RTC_DELAY_USE_TIM6
 476:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** #define RTC_DELAY_1S_PRESCALER_VALUE_TIM6 (100)
 477:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** #define RTC_DELAY_1S_RELOAD_VALUE_TIM6    (SystemClockFrequency/1000)
 478:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** static NVIC_InitType TIM6_NVIC_Init;
 479:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** #else
 480:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** #define RTC_DELAY_1S_RELOAD_VALUE_SYSTICK (SystemClockFrequency/10)
 481:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** #endif
 482:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 483:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** volatile uint32_t RTC_Delay_Flag = 0;
 484:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 485:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 486:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Calendar_Initializes.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 10


 487:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Calendar initialization configuration.
 488:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Format : specifies the format of the returned parameters.
 489:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FORMAT_BIN 
 490:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FORMAT_BCD 
 491:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_InitStruct: pointer to a RTC_InitType structure that contains the configuration
 492:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        information for the RTC peripheral.When the user does not need to configure this 
 493:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        parameter, note that NULL can be passed in. 
 494:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_HourFormat
 495:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_24HOUR_FORMAT
 496:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_12HOUR_FORMAT
 497:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_AsynchPrediv  the value in the 0-0x7F range
 498:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SynchPrediv   the value in the 0-0x7FFF range
 499:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_DateStruct : RTC_DateStruct pointer to a RTC_DateType structure that contains
 500:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        the date configuration information for the RTC,note that NULL can be passed in.
 501:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - WeekDay 
 502:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_MONDAY
 503:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_TUESDAY
 504:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_WEDNESDAY
 505:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_THURSDAY
 506:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_FRIDAY
 507:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_SATURDAY
 508:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_SUNDAY
 509:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Month 
 510:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_JANUARY
 511:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_FEBRURY
 512:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_MARCH
 513:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_APRIL
 514:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_MAY
 515:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_JUNE
 516:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_JULY
 517:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_AUGUST
 518:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_SEPTEMBER
 519:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_OCTOBER
 520:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_NOVEMBER
 521:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_DECEMBER
 522:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Date    the value in the 1-31 range 
 523:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Year    the value in the 0-99 range
 524:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_TimeStruct : RTC_TimeStruct pointer to a RTC_TimeType structure that contains
 525:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        the time configuration information for the RTC.When the user does not need to configure
 526:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        parameter, note that NULL can be passed in.
 527:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Hours
 528:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - if RTC_AM_H12 is select the value in the 0-23 range
 529:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - if RTC_PM_H12 is select the value in the 1-12 range
 530:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Minutes  the value set in the 0-59 range
 531:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Seconds  the value set in the 0-59 range
 532:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - H12
 533:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_AM_H12
 534:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_PM_H12
 535:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_DelayCmd: Enable or disable 1 second delay.
 536:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        This parameter can be: ENABLE or DISABLE.
 537:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\  Note: 1. This parameter is configured according to the user's needs. If the user needs
 538:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        to call this function multiple times within 1 second to configure the calendar, it must
 539:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        be enabled, because we stipulate that the interval between two calendar configurations 
 540:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        must be at least 1 second.
 541:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        2. If this parameter is enabled, We provide two timers to help users complete this dela
 542:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        operation (SysTick and TIM6). Users can choose which timer to use according to their ne
 543:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        and use the macro RTC_DELAY_USE_TIM6 to select. At the same time, the user should also 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 11


 544:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        attention to the usage of the watchdog. If necessary, the dog can be fed in the interru
 545:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        handler to prevent the watchdog generating a system reset due to the delay in this func
 546:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  ErrorStatus
 547:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - SUCCESS:  RTC PRE register, Date register, Time register is configured
 548:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - ERROR:    RTC PRE register, Date register, Time register is not configured
 549:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 550:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** ErrorStatus RTC_Calendar_Initializes(uint32_t RTC_Format, RTC_InitType* RTC_InitStruct, RTC_DateTyp
 551:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 552:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     static uint32_t first_init_flag = 1;
 553:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value1 = 0, temp_value2 = 0;
 554:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value    = ERROR;
 555:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 556:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if(RTC_DateStruct != NULL)
 557:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 558:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if ((RTC_Format == RTC_FORMAT_BIN) && ((RTC_DateStruct->Month & 0x10) == 0x10))
 559:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 560:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RTC_DateStruct->Month = (RTC_DateStruct->Month & (uint32_t) ~(0x10)) + 0x0A;
 561:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 562:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 563:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 564:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Check the input parameters format */
 565:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Format != RTC_FORMAT_BIN)
 566:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 567:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if(RTC_DateStruct != NULL)
 568:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 569:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value1 = ((((uint32_t)RTC_DateStruct->Year) << 16) | (((uint32_t)RTC_DateStruct->M
 570:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_DateStruct->Date) | (((uint32_t)RTC_DateStruct->WeekDay) <<
 571:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 572:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         
 573:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if(RTC_TimeStruct != NULL)
 574:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 575:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value2 = (((uint32_t)(RTC_TimeStruct->Hours) << 16) | ((uint32_t)(RTC_TimeStruct->
 576:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_TimeStruct->Seconds) | ((uint32_t)(RTC_TimeStruct->H12) << 
 577:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 578:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 579:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
 580:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 581:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if(RTC_DateStruct != NULL)
 582:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 583:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value1 = (((uint32_t)RTC_Byte_To_Bcd2(RTC_DateStruct->Year) << 16)
 584:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_DateStruct->Month) << 8)
 585:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_DateStruct->Date)) | ((uint32_t)RTC_DateSt
 586:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 587:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         
 588:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if(RTC_TimeStruct != NULL)
 589:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 590:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value2 = (uint32_t)(((uint32_t)RTC_Byte_To_Bcd2(RTC_TimeStruct->Hours) << 16)
 591:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_TimeStruct->Minutes) << 8)
 592:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_TimeStruct->Seconds)) | (((uint32_t)RTC_Ti
 593:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 594:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 595:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 596:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 597:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
 598:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 599:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if(RTC_DelayCmd == ENABLE)
 600:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 12


 601:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* The first initialization does not execute the delay */
 602:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if(!first_init_flag)
 603:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 604:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Wait for the 1.1 second delay flag to be set */
 605:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             while(!RTC_Delay_Flag);
 606:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RTC_Delay_Flag = 0;
 607:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 608:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 609:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Set Initialization mode */
 610:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Initialization_Mode_Enter() == ERROR)
 611:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 612:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = ERROR;
 613:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 614:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
 615:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 616:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if(RTC_InitStruct != NULL)
 617:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 618:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Set rtc hour format*/
 619:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RTC_Hour_Format_Set(RTC_InitStruct->RTC_HourFormat);
 620:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Configure the RTC PRE */
 621:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RTC_Prescale_Config(RTC_InitStruct->RTC_SynchPrediv, RTC_InitStruct->RTC_AsynchPrediv);
 622:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 623:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 624:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if(RTC_DateStruct != NULL)
 625:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 626:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Set the RTC_DATE register */
 627:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RTC->DATE = (uint32_t)(temp_value1 & RTC_DATE_RESERVED_MASK);
 628:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 629:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 630:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if(RTC_TimeStruct != NULL)
 631:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 632:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Set the RTC_TSH register */
 633:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RTC->TSH = (uint32_t)(temp_value2 & RTC_TR_RESERVED_MASK);
 634:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 635:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         
 636:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Exit Initialization mode */
 637:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_Initialization_Mode_Exit();
 638:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 639:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* If  RTC_CTRL_BYPS bit = 0, wait for synchro else this check is not needed */
 640:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if ((RTC->CTRL & RTC_CTRL_BYPS) == RESET)
 641:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 642:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             if (RTC_Wait_For_Synchronization() == ERROR)
 643:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 644:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                 status_value = ERROR;
 645:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             }
 646:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             else
 647:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 648:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                 status_value = SUCCESS;
 649:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             }
 650:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 651:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         else
 652:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 653:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             status_value = SUCCESS;
 654:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 655:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         
 656:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if(RTC_DelayCmd == ENABLE)
 657:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 13


 658:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             if(first_init_flag)
 659:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 660:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                 /* Clear the first initialization flag */
 661:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                 first_init_flag = 0;
 662:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             }
 663:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             
 664:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** #ifdef RTC_DELAY_USE_TIM6
 665:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Set Interrupt Priority */            
 666:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             TIM6_NVIC_Init.NVIC_IRQChannel = TIM6_IRQn;
 667:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             TIM6_NVIC_Init.NVIC_IRQChannelPreemptionPriority = 0;
 668:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             TIM6_NVIC_Init.NVIC_IRQChannelSubPriority = 1;
 669:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             TIM6_NVIC_Init.NVIC_IRQChannelCmd = ENABLE;
 670:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             NVIC_Initializes(&TIM6_NVIC_Init);
 671:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Enable the TIM6 clock*/
 672:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RCC->APB1PCLKEN |= RCC_APB1_PERIPH_TIM6;
 673:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RCC->APB1PRST |= RCC_APB1_PERIPH_TIM6;
 674:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RCC->APB1PRST &= ~RCC_APB1_PERIPH_TIM6;
 675:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Set the Autoreload value */
 676:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             TIM6->AR = RTC_DELAY_1S_RELOAD_VALUE_TIM6;
 677:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Prescaler configuration */
 678:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             TIM6->PSC = RTC_DELAY_1S_PRESCALER_VALUE_TIM6 - 1;
 679:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Set or reset the UG Bit */
 680:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             TIM6->EVTGEN = TIM_PSC_RELOAD_MODE_IMMEDIATE;
 681:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* TIM6 enable update irq */
 682:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             TIM6->DINTEN |= TIM_INT_UPDATE;
 683:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Clear the flag */
 684:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             TIM6->STS &= (uint32_t)~TIM_FLAG_UPDATE;
 685:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* TIM6 enable counter */
 686:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             TIM6->CTRL1 |= TIM_CTRL1_CNTEN;
 687:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** #else
 688:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Set Interrupt Priority */
 689:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);
 690:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* set reload register */
 691:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             SysTick->LOAD  = (RTC_DELAY_1S_RELOAD_VALUE_SYSTICK & SysTick_LOAD_RELOAD_Msk) - 1;
 692:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Load the SysTick Counter Value */
 693:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             SysTick->VAL   = 0;
 694:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Enable SysTick IRQ and SysTick Timer */
 695:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 696:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                              SysTick_CTRL_TICKINT_Msk   |
 697:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                              SysTick_CTRL_ENABLE_Msk;
 698:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** #endif
 699:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 700:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 701:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
 702:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
 703:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 704:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return status_value;
 705:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 706:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 707:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 708:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 709:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Date_Struct_Initializes.
 710:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Fills each RTC_DateStruct member with its default value (Monday, January 01 xx00).
 711:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_DateStruct : RTC_DateStruct pointer to a RTC_DateType structure that contains
 712:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                       the date configuration information for the RTC.
 713:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - WeekDay 
 714:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_MONDAY
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 14


 715:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_TUESDAY
 716:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_WEDNESDAY
 717:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_THURSDAY
 718:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_FRIDAY
 719:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_SATURDAY
 720:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_SUNDAY
 721:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Month 
 722:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_JANUARY
 723:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_FEBRURY
 724:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_MARCH
 725:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_APRIL
 726:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_MAY
 727:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_JUNE
 728:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_JULY
 729:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_AUGUST
 730:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_SEPTEMBER
 731:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_OCTOBER
 732:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_NOVEMBER
 733:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_MONTH_DECEMBER
 734:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Date    the value in the 1-31 range 
 735:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Year    the value in the 0-99 range
 736:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none 
 737:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 738:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Date_Struct_Initializes(RTC_DateType* RTC_DateStruct)
 739:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 740:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Monday, January 01 xx00 */
 741:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->WeekDay = RTC_WEEKDAY_MONDAY;
 742:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Date    = 1;
 743:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Month   = RTC_MONTH_JANUARY;
 744:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Year    = 0;
 745:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 746:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 747:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 748:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Date_Get.
 749:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun      Get the RTC current date.
 750:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Format : specifies the format of the returned parameters.
 751:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_FORMAT_BIN 
 752:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_FORMAT_BCD 
 753:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_DateType : RTC_DateStruct pointer to a RTC_DateType structure that will
 754:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                       contain the returned current date configuration.
 755:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none 
 756:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 757:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Date_Get(uint32_t RTC_Format, RTC_DateType* RTC_DateStruct)
 758:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 759:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 760:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 761:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the RTC_TSH register */
 762:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = (uint32_t)(RTC->DATE & RTC_DATE_RESERVED_MASK);
 763:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 764:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Fill the structure fields with the read parameters */
 765:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Year    = (uint8_t)((temp_value & (RTC_DATE_YRT | RTC_DATE_YRU)) >> 16);
 766:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Month   = (uint8_t)((temp_value & (RTC_DATE_MOT | RTC_DATE_MOU)) >> 8);
 767:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Date    = (uint8_t)(temp_value & (RTC_DATE_DAT | RTC_DATE_DAU));
 768:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->WeekDay = (uint8_t)((temp_value & (RTC_DATE_WDU)) >> 13);
 769:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 770:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Check the input parameters format */
 771:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Format == RTC_FORMAT_BIN)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 15


 772:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 773:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Convert the structure parameters to Binary format */
 774:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_DateStruct->Year  = (uint8_t)RTC_Bcd2_To_Byte(RTC_DateStruct->Year);
 775:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_DateStruct->Month = (uint8_t)RTC_Bcd2_To_Byte(RTC_DateStruct->Month);
 776:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_DateStruct->Date  = (uint8_t)RTC_Bcd2_To_Byte(RTC_DateStruct->Date);
 777:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 778:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 779:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 780:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 781:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Alarm_Set.
 782:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Set the specified RTC Alarm.
 783:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Format : specifies the format of the returned parameters.
 784:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_FORMAT_BIN 
 785:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_FORMAT_BCD 
 786:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Alarm : RTC_Alarm specifies the alarm to be configured.
 787:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_A_ALARM 
 788:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_B_ALARM 
 789:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_AlarmStruct : RTC_AlarmStruct pointer to a RTC_AlarmType structure that
 790:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                          contains the alarm configuration parameters.
 791:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - AlarmTime   RTC_TimeStruct pointer to a RTC_TimeType structure that contains
 792:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                         the time configuration information for the RTC.
 793:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Hours
 794:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - if RTC_AM_H12 is select the value in the 0-23 range
 795:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - if RTC_PM_H12 is select the value in the 1-12 range
 796:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Minutes  the value set in the 0-59 range
 797:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Seconds  the value set in the 0-59 range
 798:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - H12
 799:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_AM_H12
 800:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_PM_H12
 801:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - AlarmMask 
 802:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARMMASK_NONE
 803:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARMMASK_WEEKDAY
 804:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARMMASK_HOURS
 805:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARMMASK_MINUTES
 806:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARMMASK_SECONDS
 807:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARMMASK_ALL
 808:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - DateWeekMode 
 809:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARM_SEL_WEEKDAY_DATE
 810:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARM_SEL_WEEKDAY_WEEKDAY
 811:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - DateWeekValue 
 812:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_MONDAY
 813:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_TUESDAY
 814:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_WEDNESDAY
 815:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_THURSDAY
 816:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_FRIDAY
 817:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_SATURDAY
 818:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_SUNDAY
 819:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none 
 820:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 821:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Alarm_Set(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmType* RTC_AlarmStruct)
 822:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 823:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 824:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 825:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Format == RTC_FORMAT_BIN)
 826:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 827:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if ((RTC->CTRL & RTC_CTRL_HFMT) == (uint32_t)RESET)
 828:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 16


 829:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RTC_AlarmStruct->AlarmTime.H12 = 0x00;
 830:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 831:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 832:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
 833:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 834:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if ((RTC->CTRL & RTC_CTRL_HFMT) == (uint32_t)RESET)
 835:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 836:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RTC_AlarmStruct->AlarmTime.H12 = 0x00;
 837:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 838:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 839:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 840:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Check the input parameters format */
 841:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Format != RTC_FORMAT_BIN)
 842:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 843:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value =
 844:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             (((uint32_t)(RTC_AlarmStruct->AlarmTime.Hours) << 16)
 845:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****              | ((uint32_t)(RTC_AlarmStruct->AlarmTime.Minutes) << 8) | ((uint32_t)RTC_AlarmStruct->
 846:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****              | ((uint32_t)(RTC_AlarmStruct->AlarmTime.H12) << 16) | ((uint32_t)(RTC_AlarmStruct->Da
 847:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****              | ((uint32_t)RTC_AlarmStruct->DateWeekMode) | ((uint32_t)RTC_AlarmStruct->AlarmMask));
 848:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 849:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
 850:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 851:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value = (((uint32_t)RTC_Byte_To_Bcd2(RTC_AlarmStruct->AlarmTime.Hours) << 16)
 852:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_AlarmStruct->AlarmTime.Minutes) << 8)
 853:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_AlarmStruct->AlarmTime.Seconds))
 854:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)(RTC_AlarmStruct->AlarmTime.H12) << 16)
 855:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_AlarmStruct->DateWeekValue) << 24)
 856:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_AlarmStruct->DateWeekMode) | ((uint32_t)RTC_AlarmStruct->Al
 857:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 858:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 859:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 860:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
 861:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 862:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Alarm register */
 863:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Alarm == RTC_A_ALARM)
 864:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 865:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->ALARMA = (uint32_t)temp_value;
 866:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 867:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
 868:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 869:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->ALARMB = (uint32_t)temp_value;
 870:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 871:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 872:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
 873:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
 874:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 875:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 876:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 877:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Alarm_Struct_Initializes.
 878:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Fills each RTC_AlarmStruct member with its default value
 879:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        (Time = 00h:00mn:00sec / Date = 1st day of the month/Mask =
 880:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        all fields are masked).
 881:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_AlarmStruct : RTC_AlarmStruct pointer to a RTC_AlarmType structure that
 882:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                          contains the alarm configuration parameters.
 883:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - AlarmTime   RTC_TimeStruct pointer to a RTC_TimeType structure that contains
 884:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                         the time configuration information for the RTC.
 885:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Hours
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 17


 886:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - if RTC_AM_H12 is select the value in the 0-23 range
 887:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - if RTC_PM_H12 is select the value in the 1-12 range
 888:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Minutes  the value set in the 0-59 range
 889:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - Seconds  the value set in the 0-59 range
 890:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - H12
 891:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_AM_H12
 892:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_PM_H12
 893:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - AlarmMask 
 894:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARMMASK_NONE
 895:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARMMASK_WEEKDAY
 896:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARMMASK_HOURS
 897:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARMMASK_MINUTES
 898:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARMMASK_SECONDS
 899:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARMMASK_ALL
 900:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - DateWeekMode 
 901:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARM_SEL_WEEKDAY_DATE
 902:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_ALARM_SEL_WEEKDAY_WEEKDAY
 903:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - DateWeekValue 
 904:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_MONDAY
 905:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_TUESDAY
 906:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_WEDNESDAY
 907:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_THURSDAY
 908:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_FRIDAY
 909:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_SATURDAY
 910:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\                - RTC_WEEKDAY_SUNDAY
 911:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none 
 912:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 913:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Alarm_Struct_Initializes(RTC_AlarmType* RTC_AlarmStruct)
 914:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 915:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Alarm Time Settings : Time = 00h:00mn:00sec */
 916:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.H12     = RTC_AM_H12;
 917:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Hours   = 0;
 918:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Minutes = 0;
 919:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Seconds = 0;
 920:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 921:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Alarm Date Settings : Date = 1st day of the month */
 922:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->DateWeekMode  = RTC_ALARM_SEL_WEEKDAY_DATE;
 923:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->DateWeekValue = 1;
 924:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 925:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Alarm Masks Settings : Mask =  all fields are not masked */
 926:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmMask = RTC_ALARMMASK_NONE;
 927:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 928:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 929:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 930:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Alarm_Get.
 931:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Get the RTC Alarm value and masks.
 932:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Format : specifies the format of the output parameters.
 933:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_FORMAT_BIN 
 934:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_FORMAT_BCD 
 935:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Alarm : specifies the alarm to be read.
 936:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_A_ALARM 
 937:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_B_ALARM 
 938:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_AlarmStruct : pointer to a RTC_AlarmType structure that will
 939:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        contains the output alarm configuration values.
 940:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          
 941:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none 
 942:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 18


 943:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Alarm_Get(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmType* RTC_AlarmStruct)
 944:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 945:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 946:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 947:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the RTC_ALARMx register */
 948:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Alarm == RTC_A_ALARM)
 949:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 950:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value = (uint32_t)(RTC->ALARMA);
 951:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 952:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
 953:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 954:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value = (uint32_t)(RTC->ALARMB);
 955:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 956:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 957:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Fill the structure with the read parameters */
 958:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Hours   = (uint32_t)((temp_value & (RTC_ALARMA_HOT | RTC_ALARMA_HOU)
 959:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Minutes = (uint32_t)((temp_value & (RTC_ALARMA_MIT | RTC_ALARMA_MIU)
 960:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Seconds = (uint32_t)(temp_value & (RTC_ALARMA_SET | RTC_ALARMA_SEU))
 961:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.H12     = (uint32_t)((temp_value & RTC_ALARMA_APM) >> 16);
 962:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->DateWeekValue     = (uint32_t)((temp_value & (RTC_ALARMA_DTT | RTC_ALARMA_DTU)
 963:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->DateWeekMode      = (uint32_t)(temp_value & RTC_ALARMA_WKDSEL);
 964:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmMask         = (uint32_t)(temp_value & RTC_ALARMMASK_ALL);
 965:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 966:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Format == RTC_FORMAT_BIN)
 967:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 968:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->AlarmTime.Hours   = RTC_Bcd2_To_Byte(RTC_AlarmStruct->AlarmTime.Hours);
 969:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->AlarmTime.Minutes = RTC_Bcd2_To_Byte(RTC_AlarmStruct->AlarmTime.Minutes);
 970:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->AlarmTime.Seconds = RTC_Bcd2_To_Byte(RTC_AlarmStruct->AlarmTime.Seconds);
 971:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->DateWeekValue     = RTC_Bcd2_To_Byte(RTC_AlarmStruct->DateWeekValue);
 972:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 973:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 974:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 975:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
 976:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Alarm_Enable.
 977:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enable the specified RTC Alarm.
 978:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Alarm : specifies the alarm to be configured.
 979:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_A_ALARM 
 980:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_B_ALARM 
 981:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  ErrorStatus : 
 982:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - SUCCESS: RTC Alarm is Enable
 983:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - ERROR:   RTC Alarm is not Enable
 984:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
 985:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** ErrorStatus RTC_Alarm_Enable(uint32_t RTC_Alarm)
 986:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 987:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 988:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
 989:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 990:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Alarm state */
 991:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL |= (uint32_t)RTC_Alarm;
 992:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 993:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
 994:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
 995:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 996:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return SUCCESS;
 997:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 998:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  
 999:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 19


1000:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Alarm_Disable.
1001:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Disable the specified RTC Alarm.
1002:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Alarm : specifies the alarm to be configured.
1003:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_A_ALARM 
1004:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_B_ALARM 
1005:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  ErrorStatus : An ErrorStatus enumeration value
1006:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - SUCCESS: RTC Alarm is Disable
1007:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - ERROR:   RTC Alarm is not Disable
1008:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1009:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** ErrorStatus RTC_Alarm_Disable(uint32_t RTC_Alarm)
1010:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1011:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0x00;
1012:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value1 = 0x00;
1013:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
1014:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1015:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1016:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1017:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1018:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the Alarm in RTC_CTRL register */
1019:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL &= (uint32_t)~RTC_Alarm;
1020:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Wait till RTC ALxWF flag is set and if Time out is reached exit */
1021:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     do
1022:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1023:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value1 = RTC->INITSTS & (RTC_Alarm >> 8);
1024:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
1025:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     } while ((temp_value != INITMODE_TIMEOUT) && (temp_value1 == 0x00));
1026:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((RTC->INITSTS & (RTC_Alarm >> 8)) == RESET)
1027:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1028:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = SUCCESS;
1029:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1030:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
1031:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1032:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = ERROR;
1033:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1034:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1035:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1036:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return status_value;
1037:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1038:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1039:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1040:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  /**
1041:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Alarm_SubSecond_Config.
1042:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Configure the RTC AlarmA/B Subseconds value and mask
1043:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Alarm : specifies the alarm to be configured.
1044:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_A_ALARM : select Alarm A.
1045:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_B_ALARM : select Alarm B.
1046:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_AlarmSubSecondValue : specifies the Subseconds value, the value in the 0-0x00007FFF
1047:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_AlarmSubSecondMask : specifies the Subseconds Mask.
1048:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_ALL     : Alarm SS fields are masked There is no comparison on sub 
1049:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_1  : SS[14:1] are don't care in Alarm comparison Only SS[0] is
1050:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_2  : SS[14:2] are don't care in Alarm comparison Only SS[1:0] 
1051:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_3  : SS[14:3] are don't care in Alarm comparison Only SS[2:0] 
1052:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_4  : SS[14:4] are don't care in Alarm comparison Only SS[3:0] 
1053:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_5  : SS[14:5] are don't care in Alarm comparison Only SS[4:0] 
1054:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_6  : SS[14:6] are don't care in Alarm comparison Only SS[5:0] 
1055:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_7  : SS[14:7] are don't care in Alarm comparison Only SS[6:0] 
1056:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_8  : SS[14:8] are don't care in Alarm comparison Only SS[7:0] 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 20


1057:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_9  : SS[14:9] are don't care in Alarm comparison Only SS[8:0] 
1058:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_10 : SS[14:10] are don't care in Alarm comparison Only SS[9:0]
1059:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_11 : SS[14:11] are don't care in Alarm comparison Only SS[10:0
1060:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_12 : SS[14:12] are don't care in Alarm comparison Only SS[11:0
1061:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_13 : SS[14:13] are don't care in Alarm comparison Only SS[12:0
1062:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_SS14_14 : SS[14] is don't care in Alarm comparison Only SS[13:0] ar
1063:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SUBS_MASK_NONE    : SS[14:0] are compared and must match to activate alarm.
1064:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  None
1065:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1066:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Alarm_SubSecond_Config(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_
1067:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1068:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
1069:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1070:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1071:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1072:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1073:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Alarm A or Alarm B SubSecond registers */
1074:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = (uint32_t)(uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask)
1075:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1076:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Alarm == RTC_A_ALARM)
1077:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1078:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Configure the AlarmA SubSecond register */
1079:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->ALRMASS = temp_value;
1080:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1081:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
1082:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1083:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Configure the Alarm B SubSecond register */
1084:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->ALRMBSS = temp_value;
1085:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1086:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1087:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1088:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1089:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1090:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1091:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1092:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1093:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Alarm_SubSecond_Get.
1094:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Gets the RTC Alarm Subseconds value.
1095:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Alarm : specifies the alarm to be read.
1096:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_A_ALARM : select Alarm A.
1097:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_B_ALARM : select Alarm B.
1098:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  RTC Alarm Subseconds value.
1099:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1100:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** uint32_t RTC_Alarm_SubSecond_Get(uint32_t RTC_Alarm)
1101:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1102:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
1103:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1104:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the RTC_ALARMx register */
1105:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Alarm == RTC_A_ALARM)
1106:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1107:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value = (uint32_t)((RTC->ALRMASS) & RTC_ALRMASS_SSV);
1108:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1109:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
1110:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1111:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value = (uint32_t)((RTC->ALRMBSS) & RTC_ALRMBSS_SSV);
1112:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1113:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 21


1114:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return (temp_value);
1115:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1116:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1117:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1118:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1119:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_WAKE_UP_CLOCK_Select.
1120:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Configures the RTC Wakeup clock source.
1121:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_WakeUpClock : RTC_WakeUpClock Wakeup Clock source.
1122:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_WKUPCLK_RTCCLK_DIV16 : RTC Wakeup Counter Clock = RTCCLK/16.
1123:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_WKUPCLK_RTCCLK_DIV8 : RTC Wakeup Counter Clock = RTCCLK/8.
1124:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_WKUPCLK_RTCCLK_DIV4 : RTC Wakeup Counter Clock = RTCCLK/4.
1125:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_WKUPCLK_RTCCLK_DIV2 : RTC Wakeup Counter Clock = RTCCLK/2.
1126:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_WKUPCLK_CK_SPRE_16BITS : RTC Wakeup Counter Clock = CK_SPRE.
1127:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_WKUPCLK_CK_SPRE_17BITS : RTC Wakeup Counter Clock = CK_SPRE,and wakeup timer 
1128:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1129:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1130:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_WakeUp_Clock_Select(RTC_WAKE_UP_CLOCK RTC_WakeUp_Clock)
1131:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1132:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1133:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1134:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1135:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear the Wakeup Timer clock source bits in CTRL register */
1136:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL &= (uint32_t)~RTC_CTRL_WKUPSEL;
1137:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1138:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the clock source */
1139:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL |= (uint32_t)RTC_WakeUp_Clock;
1140:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1141:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1142:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1143:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1144:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1145:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1146:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_WakeUp_Counter_Set.
1147:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Configures the RTC Wakeup counter.
1148:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_WakeUpCounter : specifies the WakeUp counter, the value in the 0-0xFFFF range
1149:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1150:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1151:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_WakeUp_Counter_Set(uint32_t RTC_WakeUpCounter)
1152:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1153:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1154:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1155:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1156:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* wait subs synchronize*/
1157:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     while(RTC->SUBS != (RTC->PRE & 0X7FFF));
1158:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Wakeup Timer counter */
1159:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->WKUPT = (uint32_t)RTC_WakeUpCounter;
1160:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1161:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1162:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1163:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1164:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1165:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1166:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_WakeUp_Counter_Get.
1167:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Returns the RTC WakeUp timer counter value.
1168:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  The RTC WakeUp Counter value.
1169:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1170:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** uint32_t RTC_WakeUp_Counter_Get(void)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 22


1171:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1172:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the counter value */
1173:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return ((uint32_t)(RTC->WKUPT & RTC_WKUPT_WKUPT));
1174:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1175:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1176:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1177:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_WakeUp_Enable
1178:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enable the RTC WakeUp timer.
1179:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
1180:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  SUCCESS
1181:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1182:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** ErrorStatus RTC_WakeUp_Enable(void)
1183:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1184:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1185:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1186:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1187:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the Wakeup Timer */
1188:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL |= (uint32_t)RTC_CTRL_WTEN;
1189:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
1190:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1191:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1192:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1193:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return SUCCESS;
1194:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1195:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1196:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1197:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_WakeUp_Disable
1198:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Disable the RTC WakeUp timer.
1199:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  ErrorStatus
1200:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - SUCCESS
1201:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - ERROR
1202:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1203:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** ErrorStatus RTC_WakeUp_Disable(void)
1204:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1205:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0x00;
1206:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value1 = 0x00;
1207:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
1208:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1209:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1210:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1211:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1212:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the Wakeup Timer */
1213:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL &= (uint32_t)~RTC_CTRL_WTEN;
1214:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Wait till RTC WTWF flag is set and if Time out is reached exit */
1215:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     do
1216:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1217:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value1 = RTC->INITSTS & RTC_FLAG_WTWF;
1218:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
1219:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     } while ((temp_value != INITMODE_TIMEOUT) && (temp_value1 == 0x00));
1220:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1221:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((RTC->INITSTS & RTC_FLAG_WTWF) == RESET)
1222:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1223:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = SUCCESS;
1224:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1225:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
1226:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1227:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = ERROR;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 23


1228:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1229:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
1230:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1231:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1232:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1233:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return status_value;
1234:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1235:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1236:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1237:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Day_Light_Saving_Config
1238:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Adds or substract one hour from the current time.
1239:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_DayLightSaving : the value of hour adjustment.
1240:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_DAYLIGHT_SAVING_SUB1H : Substract one hour (winter time).
1241:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_DAYLIGHT_SAVING_ADD1H : Add one hour (summer time).
1242:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_StoreOperation : Specifies the value to be written in the BCK bit
1243:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        in CTRL register to store the operation.
1244:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_STORE_OPERATION_RESET :  BCK Bit Reset.
1245:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_STORE_OPERATION_SET : BCK Bit Set.
1246:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1247:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1248:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Day_Light_Saving_Config(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation)
1249:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1250:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1251:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1252:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1253:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear the bits to be configured */
1254:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL &= (uint32_t) ~(RTC_STORE_OPERATION_SET);
1255:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear the SU1H and AD1H bits to be configured */
1256:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL &= (uint32_t) ~(RTC_DAYLIGHT_SAVING_SUB1H & RTC_DAYLIGHT_SAVING_ADD1H);
1257:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the RTC_CTRL register */
1258:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL |= (uint32_t)(RTC_DayLightSaving | RTC_StoreOperation);
1259:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1260:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1261:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1262:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1263:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1264:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1265:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Store_Operation_Get
1266:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Returns the RTC Day Light Saving stored operation.
1267:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  RTC Day Light Saving stored operation.
1268:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_STORE_OPERATION_RESET
1269:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_STORE_OPERATION_SET
1270:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1271:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** uint32_t RTC_Store_Operation_Get(void)
1272:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1273:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return (RTC->CTRL & RTC_STORE_OPERATION_SET);
1274:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1275:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1276:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1277:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Output_Config
1278:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Configures the RTC output source (AFO_ALARM).
1279:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Output : RTC_Output Specifies which signal will be routed to the RTC output.
1280:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_OUTPUT_DIS : No output selected
1281:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_OUTPUT_ALA : signal of AlarmA mapped to output.
1282:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_OUTPUT_ALB : signal of AlarmB mapped to output.
1283:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_OUTPUT_WKUP: signal of WakeUp mapped to output.
1284:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_OutputPolarity : Specifies the polarity of the output signal.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 24


1285:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_OUTPOL_HIGH: The output pin is high when the ALRAF/ALRBF/WUTF is high (depend
1286:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_OUTPOL_LOW : The output pin is low when the ALRAF/ALRBF/WUTF is high (dependi
1287:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1288:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1289:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Output_Config(uint32_t RTC_Output, uint32_t RTC_OutputPolarity)
1290:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1291:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     __IO uint32_t temp = 0;
1292:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1293:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1294:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1295:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1296:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear the bits to be configured */
1297:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL &= (uint32_t) ~(RTC_CTRL_OUTSEL | RTC_CTRL_OPOL);
1298:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1299:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the output selection and polarity */
1300:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL |= (uint32_t)(RTC_Output | RTC_OutputPolarity);
1301:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1302:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1303:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1304:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1305:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1306:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1307:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Calibration_Output_Enable
1308:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enable the RTC clock to be output through the relative pin.
1309:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1310:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1311:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Calibration_Output_Enable(void)
1312:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1313:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1314:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1315:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1316:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the RTC clock output */
1317:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL |= (uint32_t)RTC_CTRL_COEN;
1318:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
1319:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1320:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1321:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1322:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1323:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1324:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Calibration_Output_Disable
1325:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Disable the RTC clock to be output through the relative pin.
1326:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1327:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1328:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Calibration_Output_Disable(void)
1329:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1330:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1331:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1332:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1333:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the RTC clock output */
1334:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL &= (uint32_t)~RTC_CTRL_COEN;
1335:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
1336:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1337:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1338:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1339:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1340:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1341:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Calibration_Output_Config
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 25


1342:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Configure the Calibration Pinout (RTC_CALIB) Selection (1Hz or 256Hz).
1343:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_CalibOutput Select the Calibration output Selection .
1344:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_CALIB_OUTPUT_256HZ : A signal has a regular waveform at 256Hz.
1345:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_CALIB_OUTPUT_1HZ   : A signal has a regular waveform at 1Hz.
1346:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1347:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1348:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Calibration_Output_Config(uint32_t RTC_CalibOutput)
1349:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1350:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1351:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1352:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1353:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /*clear flags before config*/
1354:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL &= (uint32_t) ~(RTC_CTRL_CALOSEL);
1355:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1356:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the RTC_CTRL register */
1357:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL |= (uint32_t)RTC_CalibOutput;
1358:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1359:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1360:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1361:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1362:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1363:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1364:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Smooth_Calibration_Config
1365:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Configures the Smooth Calibration Settings.
1366:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_SmoothCalibPeriod : RTC_SmoothCalibPeriod Select the Smooth Calibration Period.
1367:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - SMOOTH_CALIB_32SEC : The smooth calibration periode is 32s.
1368:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - SMOOTH_CALIB_16SEC : The smooth calibration periode is 16s.
1369:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - SMOOTH_CALIB_8SEC  : The smooth calibartion periode is 8s.
1370:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_SmoothCalibPlusPulses : Set or reset the CALP bit.
1371:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SMOOTH_CALIB_PLUS_PULSES_SET : Add one RTCCLK puls every 2**11 pulses.
1372:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SMOOTH_CALIB_PLUS_PULSES_RESET : No RTCCLK pulses are added.
1373:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_SmouthCalibMinusPulsesValue : Set the value of CALM[8:0] bits, the value in the 0-0
1374:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  ErrorStatus
1375:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - SUCCESS : RTC Calib registers are configured
1376:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - ERROR   : RTC Calib registers are not configured
1377:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1378:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** ErrorStatus RTC_Smooth_Calibration_Config(uint32_t RTC_SmoothCalibPeriod,
1379:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                                   uint32_t RTC_SmoothCalibPlusPulses,
1380:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                                   uint32_t RTC_SmouthCalibMinusPulsesValue)
1381:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1382:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status    = ERROR;
1383:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t recalpfcount = 0;
1384:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1385:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1386:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1387:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1388:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* check if a calibration is pending*/
1389:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((RTC->INITSTS & RTC_FLAG_RECPF) != RESET)
1390:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1391:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* wait until the Calibration is completed*/
1392:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         while (((RTC->INITSTS & RTC_FLAG_RECPF) != RESET) && (recalpfcount != RECALPF_TIMEOUT))
1393:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
1394:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             recalpfcount++;
1395:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
1396:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1397:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1398:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* check if the calibration pending is completed or if there is no calibration operation at all
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 26


1399:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((RTC->INITSTS & RTC_FLAG_RECPF) == RESET)
1400:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1401:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Configure the Smooth calibration settings */
1402:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->CALIB = (uint32_t)((uint32_t)RTC_SmoothCalibPeriod | (uint32_t)RTC_SmoothCalibPlusPuls
1403:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                                 | (uint32_t)RTC_SmouthCalibMinusPulsesValue);
1404:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1405:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status = SUCCESS;
1406:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1407:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
1408:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1409:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status = ERROR;
1410:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1411:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1412:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1413:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1414:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1415:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return (ErrorStatus)(status);
1416:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1417:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1418:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1419:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_TimeStamp_Enable
1420:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enable the RTC TimeStamp functionality with the specified time stamp pin stimulating ed
1421:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_TimeStampEdge : Specifies the pin edge on which the TimeStamp is activated.
1422:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TIMESTAMP_EDGE_RISING : the Time stamp event occurs on the rising edge of the
1423:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TIMESTAMP_EDGE_FALLING : the Time stamp event occurs on the falling edge of t
1424:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1425:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1426:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_TimeStamp_Enable(uint32_t RTC_TimeStampEdge)
1427:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1428:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
1429:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1430:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the RTC_CTRL register and clear the bits to be configured */
1431:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = (uint32_t)(RTC->CTRL & (uint32_t) ~(RTC_CTRL_TEDGE | RTC_CTRL_TSEN));
1432:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1433:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the new configuration */
1434:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1435:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value |= (uint32_t)(RTC_TimeStampEdge | RTC_CTRL_TSEN);
1436:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
1437:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1438:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1439:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1440:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Time Stamp TSEDGE and Enable bits */
1441:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL = (uint32_t)temp_value;
1442:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1443:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1444:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1445:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1446:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1447:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1448:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_TimeStamp_Disable
1449:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Disable the RTC TimeStamp functionality
1450:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
1451:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1452:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1453:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_TimeStamp_Disable(void)
1454:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1455:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 27


1456:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1457:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the RTC_CTRL register and clear the bits to be configured */
1458:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = (uint32_t)(RTC->CTRL & (uint32_t) ~(RTC_CTRL_TEDGE | RTC_CTRL_TSEN));
1459:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1460:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1461:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1462:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1463:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Time Stamp TSEDGE and Enable bits */
1464:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL = (uint32_t)temp_value;
1465:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1466:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1467:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1468:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1469:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1470:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1471:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_TimeStamp_Get
1472:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Get the RTC TimeStamp value and masks.
1473:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Format : specifies the format of the output parameters.
1474:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_FORMAT_BIN : Binary data format
1475:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_FORMAT_BCD : BCD data format
1476:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_StampTimeStruct : pointer to a RTC_TimeType structure that will
1477:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        contains the TimeStamp time values.
1478:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_StampDateStruct : pointer to a RTC_DateType structure that will
1479:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\        contains the TimeStamp date values.
1480:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1481:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1482:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_TimeStamp_Get(uint32_t RTC_Format, RTC_TimeType* RTC_StampTimeStruct, RTC_DateType* RTC_St
1483:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1484:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t tmptime = 0, tmpdate = 0;
1485:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1486:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the TimeStamp time and date registers values */
1487:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     tmptime = (uint32_t)(RTC->TST & RTC_TR_RESERVED_MASK);
1488:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     tmpdate = (uint32_t)(RTC->TSD & RTC_DATE_RESERVED_MASK);
1489:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
1490:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Fill the Time structure fields with the read parameters */
1491:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->Hours   = (uint8_t)((tmptime & (RTC_TSH_HOT | RTC_TSH_HOU)) >> 16);
1492:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->Minutes = (uint8_t)((tmptime & (RTC_TSH_MIT | RTC_TSH_MIU)) >> 8);
1493:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->Seconds = (uint8_t)(tmptime & (RTC_TSH_SCT | RTC_TSH_SCU));
1494:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->H12     = (uint8_t)((tmptime & (RTC_TSH_APM)) >> 16);
1495:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1496:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Fill the Date structure fields with the read parameters */
1497:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->Year    = (uint8_t)((tmpdate & (RTC_DATE_YRT | RTC_DATE_YRU)) >> 16);
1498:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->Month   = (uint8_t)((tmpdate & (RTC_DATE_MOT | RTC_DATE_MOU)) >> 8);
1499:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->Date    = (uint8_t)(tmpdate & (RTC_DATE_DAT | RTC_DATE_DAU));
1500:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->WeekDay = (uint8_t)((tmpdate & (RTC_DATE_WDU)) >> 13);
1501:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1502:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Check the input parameters format */
1503:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Format == RTC_FORMAT_BIN)
1504:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1505:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Convert the Time structure parameters to Binary format */
1506:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampTimeStruct->Hours   = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampTimeStruct->Hours);
1507:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampTimeStruct->Minutes = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampTimeStruct->Minutes);
1508:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampTimeStruct->Seconds = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampTimeStruct->Seconds);
1509:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1510:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Convert the Date structure parameters to Binary format */
1511:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampDateStruct->Month   = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampDateStruct->Month);
1512:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampDateStruct->Date    = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampDateStruct->Date);
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 28


1513:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampDateStruct->WeekDay = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampDateStruct->WeekDay);
1514:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1515:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1516:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1517:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1518:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_TimeStamp_SubSecond_Get
1519:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Get the RTC timestamp Subseconds value.
1520:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  RTC current timestamp Subseconds value.
1521:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1522:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** uint32_t RTC_TimeStamp_SubSecond_Get(void)
1523:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1524:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get timestamp subseconds values from the correspondent registers */
1525:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return (uint32_t)(RTC->TSSS);
1526:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1527:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1528:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1529:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1530:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Output_Mode_Config
1531:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Configures the RTC Output Pin mode.
1532:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_OutputType : specifies the RTC Output (PC13) pin mode.
1533:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_OUTPUT_OPENDRAIN : RTC Output (PC13) is configured in  Open Drain mode.
1534:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_OUTPUT_PUSHPULL : RTC Output (PC13) is configured in Push Pull mode.
1535:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1536:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1537:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Output_Mode_Config(uint32_t RTC_OutputType)
1538:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1539:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->OPT &= (uint32_t) ~(RTC_OPT_TYPE);
1540:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->OPT |= (uint32_t)(RTC_OutputType);
1541:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1542:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1543:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1544:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1545:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Synchronization_Shift_Config
1546:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Configures the Synchronization Shift Control Settings.
1547:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_ShiftAdd1S : Select to add or not 1 second to the time Calendar.
1548:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SHIFT_SUB1S_DISABLE : Add one second to the clock calendar.
1549:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_SHIFT_SUB1S_ENABLE : No effect.
1550:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_ShiftAddFS : Select the number of Second Fractions to Substitute.
1551:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          This parameter can be one any value from 0 to 0x7FFF.
1552:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  ErrorStatus :
1553:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - SUCCESS : RTC Shift registers are configured
1554:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - ERROR : RTC Shift registers are not configured
1555:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1556:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** ErrorStatus RTC_Synchronization_Shift_Config(uint32_t RTC_ShiftAddFS, uint32_t RTC_ShiftSub1s)
1557:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1558:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
1559:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
1560:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
1561:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1562:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1563:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1564:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Check if a Shift is pending*/
1565:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((RTC->INITSTS & RTC_FLAG_SHOPF) != RESET)
1566:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1567:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* Wait until the shift is completed*/
1568:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         while (((RTC->INITSTS & RTC_FLAG_SHOPF) != RESET) && (temp_value != SHPF_TIMEOUT))
1569:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 29


1570:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value++;
1571:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
1572:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1573:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1574:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Check if the Shift pending is completed or if there is no Shift operation at all*/
1575:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((RTC->INITSTS & RTC_FLAG_SHOPF) == RESET)
1576:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1577:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         
1578:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         /* check if the reference clock detection is disabled */
1579:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if ((RTC->CTRL & RTC_CTRL_REFCLKEN) == RESET)
1580:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
1581:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Configure the Shift settings */
1582:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RTC->SCTRL = (uint32_t)(uint32_t)(RTC_ShiftAddFS) | (uint32_t)(RTC_ShiftSub1s);
1583:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1584:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             if (RTC_Wait_For_Synchronization() == ERROR)
1585:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
1586:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                 status_value = ERROR;
1587:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             }
1588:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             else
1589:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
1590:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                 status_value = SUCCESS;
1591:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             }
1592:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
1593:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         else
1594:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
1595:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             status_value = ERROR;
1596:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
1597:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1598:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
1599:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1600:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         status_value = ERROR;
1601:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1602:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1603:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1604:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1605:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1606:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return status_value;
1607:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1608:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1609:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1610:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1611:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Interrupts_Enable
1612:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enable the specified RTC interrupts.
1613:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_INT : specifies the RTC interrupt sources to be enabled .
1614:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_INT_TST : TimeStamp interrupt mask.
1615:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_INT_WUT : WakeUp Timer interrupt mask.
1616:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_INT_ALRB : Alarm B interrupt mask.
1617:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_INT_ALRA : Alarm A interrupt mask.
1618:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1619:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1620:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Interrupts_Enable(uint32_t RTC_INT)
1621:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1622:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1623:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1624:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1625:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Interrupts in the RTC_CTRL register */
1626:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL |= RTC_INT ;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 30


1627:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
1628:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1629:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1630:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1631:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1632:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1633:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Interrupts_Disable
1634:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Disable the specified RTC interrupts.
1635:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_INT : specifies the RTC interrupt sources to be disabled.
1636:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_INT_TST : TimeStamp interrupt mask.
1637:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_INT_WUT : WakeUp Timer interrupt mask.
1638:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_INT_ALRB : Alarm B interrupt mask.
1639:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_INT_ALRA : Alarm A interrupt mask.
1640:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1641:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1642:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Interrupts_Disable(uint32_t RTC_INT)
1643:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1644:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
1645:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Disable();
1646:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1647:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Interrupts in the RTC_CTRL register */
1648:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CTRL &= (uint32_t) ~(RTC_INT);
1649:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
1650:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
1651:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_Write_Protection_Enable();
1652:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1653:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1654:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1655:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Flag_Status_Get
1656:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Checks whether the specified RTC flag is set or not.
1657:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_INT : specifies the flag to check.
1658:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_RECPF  : RECALPF event flag.
1659:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_TAM3F  : Tamp3 detect flag.
1660:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_TAM2F  : Tamp2 detect flag.
1661:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_TAM1F  : Tamp1 detect flag.
1662:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_TISOVF : Time Stamp OverFlow flag.
1663:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_TISF   : Time Stamp event flag.
1664:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_WTF    : WakeUp Timer flag.
1665:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_ALBF   : Alarm B flag.
1666:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_ALAF   : Alarm A flag.
1667:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_INITF  : Initialization mode flag.
1668:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_RSYF   : Registers Synchronized flag.
1669:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_INITSF : Registers Configured flag.
1670:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_SHOPF  : Shift operation pending flag.
1671:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_WTWF   : WakeUp Timer Write flag.
1672:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_ALBWF  : Alarm B Write flag.
1673:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_ALAWF  : Alarm A write flag.
1674:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  FlagStatus
1675:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - SET  : 
1676:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RESET : 
1677:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1678:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** FlagStatus RTC_Flag_Status_Get(uint32_t RTC_FLAG)
1679:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1680:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
1681:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1682:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get all the flags */
1683:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = (uint32_t)(RTC->INITSTS & RTC_FLAGS_MASK);
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 31


1684:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1685:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Return the status of the flag */
1686:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((temp_value & RTC_FLAG) != (uint32_t)RESET)
1687:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1688:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         return SET;
1689:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1690:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
1691:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1692:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         return RESET;
1693:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1694:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1695:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1696:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1697:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Flag_Clear
1698:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Clears the RTC's flags.
1699:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_FLAG : RTC_FLAG specifies the RTC flag to clear.
1700:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_TAM3F  : Tamp3 detect flag.
1701:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_TAM2F  : Tamp2 detect flag.
1702:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_TAM1F  : Tamp1 detect flag.
1703:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_TISOVF  : Time Stamp Overflow flag.
1704:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_TISF    : Time Stamp event flag.
1705:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_WTF     : WakeUp Timer flag
1706:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_ALBF    : Alarm B flag.
1707:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_ALAF    : Alarm A flag.
1708:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_FLAG_RSYF    : Registers Synchronized flag.
1709:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1710:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1711:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Flag_Clear(uint32_t RTC_FLAG)
1712:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1713:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear the Flags in the RTC_INITSTS register */
1714:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->INITSTS = (uint32_t)((uint32_t)(~((RTC_FLAG | RTC_FLAG_INITM) & 0x0000FFFF) | (uint32_t)(R
1715:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1716:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1717:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1718:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Interrupt_Status_Get
1719:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Checks whether the specified RTC interrupt has occurred or not.
1720:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_INT : specifies the RTC interrupt source to check.
1721:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_TAMP3 : Tamper3 interrupt.
1722:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_TAMP2 : Tamper2 interrupt.
1723:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_TAMP1 : Tamper1 interrupt.
1724:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_TST   : Timestamp interrupt.
1725:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_WUT   : WakeUp Timer interrupt.
1726:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_ALRB  : Alarm B interrupt.
1727:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_ALRA  : Alarm A interrupt.
1728:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  INTStatus
1729:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - SET   : 
1730:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RESET : 
1731:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1732:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** INTStatus RTC_Interrupt_Status_Get(uint32_t RTC_INT)
1733:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1734:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0, status_value = 0;
1735:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1736:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the Interrupt enable Status */
1737:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((RTC_INT == RTC_INT_TAMP1) || (RTC_INT == RTC_INT_TAMP2)|| (RTC_INT == RTC_INT_TAMP3))
1738:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1739:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value = ((RTC->TMPCFG & 0x00ff0000)>>16);
1740:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if (temp_value > 0)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 32


1741:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
1742:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             status_value = SET;
1743:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
1744:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1745:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
1746:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1747:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****        status_value = (uint32_t)((RTC->CTRL & RTC_INT));
1748:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1749:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1750:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the Interrupt bit */
1751:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = (uint32_t)((RTC->INITSTS & (uint32_t)(RTC_INT >> 4)));
1752:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1753:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the status of the Interrupt */
1754:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((status_value != (uint32_t)RESET) && ((temp_value & 0x0000FFFF) != (uint32_t)RESET))
1755:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1756:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         return SET;
1757:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1758:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else
1759:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1760:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         return RESET;
1761:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
1762:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1763:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1764:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1765:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Interrupt_Status_Clear
1766:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Clears the RTC's interrupt pending bits.
1767:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_INT : specifies the RTC interrupt pending bit to clear.
1768:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_TAMP3 : Tamper3 interrupt.
1769:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_TAMP2 : Tamper2 interrupt.
1770:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_TAMP1 : Tamper1 interrupt.
1771:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_TST   : Timestamp interrupt.
1772:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_WUT   : WakeUp Timer interrupt
1773:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_ALRB  : Alarm B interrupt
1774:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_INT_ALRA  : Alarm A interrupt
1775:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1776:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1777:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Interrupt_Status_Clear(uint32_t RTC_INT)
1778:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1779:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
1780:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1781:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the RTC_INITSTS Interrupt pending bits mask */
1782:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = (uint32_t)(RTC_INT >> 4);
1783:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1784:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear the interrupt pending bits in the RTC_INITSTS register */
1785:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->INITSTS = (uint32_t)((uint32_t)(~((temp_value | RTC_FLAG_INITM) & 0x0000FFFF) | (uint32_t)
1786:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1787:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1788:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1789:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1790:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Tamper_Trigger_Config
1791:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Configures the select Tamper pin edge.
1792:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Tamper: Selected tamper pin.
1793:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER_1: Select Tamper 1.
1794:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER_2: Select Tamper 2.
1795:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER_3: Select Tamper 3.
1796:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_TamperTrigger: Specifies the trigger on the tamper pin that stimulates tamper event
1797:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TamperTrigger_RisingEdge: Rising Edge of the tamper pin causes tamper event.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 33


1798:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TamperTrigger_FallingEdge: Falling Edge of the tamper pin causes tamper event.
1799:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TamperTrigger_LowLevel: Low Level of the tamper pin causes tamper event.
1800:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TamperTrigger_HighLevel: High Level of the tamper pin causes tamper event.
1801:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1802:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1803:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Tamper_Trigger_Config(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)
1804:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1805:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Tamper == RTC_TAMPER_3)
1806:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1807:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_TamperTrigger <<= 5;
1808:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }  
1809:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     else if (RTC_Tamper == RTC_TAMPER_2)
1810:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
1811:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_TamperTrigger <<= 3;
1812:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }     
1813:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the RTC_TAMPCR register */
1814:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG |= (uint32_t)(RTC_Tamper | RTC_TamperTrigger);     
1815:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
1816:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1817:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1818:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1819:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Tamper_Enable
1820:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enable the Tamper detection.
1821:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Tamper: Selected tamper pin.
1822:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER_1: Select Tamper 1.
1823:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER_2: Select Tamper 2.
1824:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER_3: Select Tamper 3.
1825:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1826:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1827:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Tamper_Enable(uint32_t RTC_Tamper)
1828:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1829:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the selected Tamper pin */
1830:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG |= (uint32_t)RTC_Tamper;
1831:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1832:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1833:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1834:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Tamper_Disable
1835:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Disable the Tamper detection.
1836:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Tamper: Selected tamper pin.
1837:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER_1: Select Tamper 1.
1838:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER_2: Select Tamper 2.
1839:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER_3: Select Tamper 3.
1840:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1841:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1842:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Tamper_Disable(uint32_t RTC_Tamper)
1843:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1844:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the selected Tamper pin */
1845:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG &= (uint32_t)~RTC_Tamper;    
1846:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1847:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1848:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1849:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1850:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Tamper_Filter_Config
1851:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Configures the Tampers Filter.
1852:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_TamperFilter: Selected tamper pin.
1853:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperFilter_Disable: Tamper filter is disabled.
1854:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperFilter_2Sample: Tamper is activated after 2 consecutive samples at the 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 34


1855:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperFilter_4Sample: Tamper is activated after 4 consecutive samples at the 
1856:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperFilter_8Sample: Tamper is activated after 8 consecutive samples at the 
1857:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1858:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1859:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Tamper_Filter_Config(uint32_t RTC_TamperFilter)
1860:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {   
1861:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear TAMPFLT[1:0] bits in the RTC_TAMPCR register */
1862:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG &= (uint32_t)~(RTC_TMPCFG_TPFLT);
1863:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1864:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the RTC_TAMPCR register */
1865:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG |= (uint32_t)RTC_TamperFilter;
1866:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1867:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1868:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1869:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Tamper_Sampling_Frequency_Config
1870:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Configures the Tampers Sampling Frequency.
1871:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_TamperSamplingFreq: Selected tamper pin.
1872:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperSamplingFreq_RTCCLK_Div32768
1873:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperSamplingFreq_RTCCLK_Div16384
1874:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperSamplingFreq_RTCCLK_Div8192
1875:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperSamplingFreq_RTCCLK_Div4096
1876:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperSamplingFreq_RTCCLK_Div2048
1877:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperSamplingFreq_RTCCLK_Div1024
1878:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperSamplingFreq_RTCCLK_Div512
1879:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperSamplingFreq_RTCCLK_Div256
1880:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1881:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1882:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Tamper_Sampling_Frequency_Config(uint32_t RTC_TamperSamplingFreq)
1883:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** { 
1884:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****   /* Clear TAMPFREQ[2:0] bits in the RTC_TAMPCR register */
1885:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****   RTC->TMPCFG &= (uint32_t)~(RTC_TAMPCR_TAMPFREQ);
1886:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1887:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****   /* Configure the RTC_TAMPCR register */
1888:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****   RTC->TMPCFG |= (uint32_t)RTC_TamperSamplingFreq;
1889:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1890:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1891:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1892:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Tamper_Pins_Precharge_Duration
1893:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Configures the Tampers Pins input Precharge Duration.
1894:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_TamperPrechargeDuration: Selected tamper pin.
1895:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperPrechargeDuration_1RTCCLK
1896:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperPrechargeDuration_2RTCCLK
1897:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperPrechargeDuration_4RTCCLK
1898:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TamperPrechargeDuration_8RTCCLK
1899:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1900:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1901:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Tamper_Pins_Precharge_Duration(uint32_t RTC_TamperPrechargeDuration)
1902:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {   
1903:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****   /* Clear TAMPPRCH[1:0] bits in the RTC_TAMPCR register */
1904:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****   RTC->TMPCFG &= (uint32_t)~(RTC_TMPCFG_TPPRCH);
1905:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1906:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****   /* Configure the RTC_TAMPCR register */
1907:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****   RTC->TMPCFG |= (uint32_t)RTC_TamperPrechargeDuration;
1908:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1909:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1910:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1911:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_TimeStamp_On_Tamper_Detection_Enable
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 35


1912:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     The timestamp is valid even the TSEN bit in tamper control register is reset.   
1913:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
1914:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1915:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1916:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_TimeStamp_On_Tamper_Detection_Enable(void)
1917:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {   
1918:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Save timestamp on tamper detection event */
1919:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG |= (uint32_t)RTC_TMPCFG_TPTS;
1920:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1921:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1922:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1923:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_TimeStamp_On_Tamper_Detection_Disable
1924:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     The timestamp is invalid even the TSEN bit in tamper control register is reset.   
1925:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
1926:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1927:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1928:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_TimeStamp_On_Tamper_Detection_Disable(void)
1929:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {   
1930:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Tamper detection does not cause a timestamp to be saved */
1931:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG &= (uint32_t)~RTC_TMPCFG_TPTS;    
1932:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1933:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1934:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1935:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Tamper_Precharge_Enable
1936:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enable the Precharge of Tamper pin. 
1937:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
1938:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1939:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1940:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Tamper_Precharge_Enable(void)
1941:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {  
1942:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable precharge of the selected Tamper pin */
1943:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG &= (uint32_t)~RTC_TMPCFG_TPPUDIS; 
1944:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1945:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1946:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1947:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Tamper_Precharge_Disable
1948:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enables or Disables the Precharge of Tamper pin. 
1949:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   none
1950:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1951:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1952:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Tamper_Precharge_Disable(void)
1953:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {  
1954:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable precharge of the selected Tamper pin */
1955:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG |= (uint32_t)RTC_TMPCFG_TPPUDIS;    
1956:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1957:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1958:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1959:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Tamper_Interrput_Enable
1960:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enable the Tamper interrupt.
1961:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   TAMPx_INT: Selected tamper number.
1962:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TAMPER1_INT
1963:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TAMPER2_INT
1964:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TAMPER3_INT
1965:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1966:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1967:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Tamper_Interrput_Enable(uint32_t TAMPx_INT)
1968:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 36


1969:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the selected Tamper pin */
1970:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG |= (uint32_t)TAMPx_INT;
1971:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1972:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1973:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1974:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Tamper_Interrput_Disable
1975:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Disable the Tamper interrupt.
1976:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   TAMPx_INT: Selected tamper number.
1977:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TAMPER1_INT
1978:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TAMPER2_INT
1979:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            - RTC_TAMPER3_INT
1980:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1981:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1982:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Tamper_Interrput_Disable(uint32_t TAMPx_INT)
1983:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1984:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the selected Tamper pin */
1985:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG &= (uint32_t)~TAMPx_INT;
1986:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
1987:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
1988:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
1989:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Tamper_Backup_Register_Clear_Disable
1990:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enable the Tamper do not clear backup register.
1991:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Tamper: Selected tamper event.
1992:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER1_NOE: Select Tamper 1.
1993:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER2_NOE: Select Tamper 2.
1994:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER3_NOE: Select Tamper 3.
1995:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
1996:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
1997:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Tamper_Backup_Register_Clear_Disable(uint32_t RTC_TAMPERx_NOE)
1998:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
1999:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable Tamper clear backup register */
2000:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG |= (uint32_t)RTC_TAMPERx_NOE;
2001:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
2002:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
2003:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
2004:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Tamper_Backup_Register_Clear_Enable
2005:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Enable the Tamper clear backup register.
2006:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   RTC_Tamper: Selected tamper event.
2007:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER1_NOE: Select Tamper 1.
2008:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER2_NOE: Select Tamper 2.
2009:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\          - RTC_TAMPER3_NOE: Select Tamper 3.
2010:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
2011:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
2012:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Tamper_Backup_Register_Clear_Enable(uint32_t RTC_TAMPERx_NOE)
2013:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
2014:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable Tamper clear backup register */
2015:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->TMPCFG &= (uint32_t)~RTC_TAMPERx_NOE;
2016:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
2017:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
2018:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
2019:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Backup_Registers_Write
2020:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Write a data in a specified RTC Backup data register.
2021:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   register_num: Selected register number.
2022:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_1
2023:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_2
2024:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_3
2025:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_4
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 37


2026:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_5
2027:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_6
2028:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_7
2029:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_8
2030:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_9
2031:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_10
2032:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_11
2033:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_12
2034:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_13
2035:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_14
2036:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_15
2037:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_16
2038:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_17
2039:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_18
2040:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_19
2041:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_20
2042:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   Data: Data write.
2043:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  none
2044:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
2045:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** void RTC_Backup_Register_Write(RTC_BACKUP_REGISTER register_num, uint32_t Data)
2046:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
2047:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     volatile uint32_t *temp_value;
2048:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
2049:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = &RTC->BKP1R;
2050:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value += (register_num-1);
2051:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
2052:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Write register */
2053:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     *(__IO uint32_t *)temp_value = (uint32_t)Data;
2054:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
2055:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
2056:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
2057:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Backup_Register_Read
2058:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Read a data in a specified RTC Backup data register.
2059:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   register_num: Selected register number.
2060:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_1
2061:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_2
2062:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_3
2063:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_4
2064:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_5
2065:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_6
2066:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_7
2067:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_8
2068:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_9
2069:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_10
2070:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_11
2071:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_12
2072:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_13
2073:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_14
2074:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_15
2075:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_16
2076:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_17
2077:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_18
2078:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_19
2079:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\            RTC_BACKUP_REGISTER_20
2080:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  Register data
2081:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
2082:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** uint32_t RTC_Backup_Register_Read(RTC_BACKUP_REGISTER register_num)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 38


2083:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
2084:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     volatile uint32_t *temp_value;
2085:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
2086:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = &RTC->BKP1R;
2087:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value += (register_num-1);
2088:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
2089:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Read register */
2090:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return (*(__IO uint32_t *)temp_value);
2091:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
2092:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
2093:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
2094:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Byte_To_Bcd2
2095:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Converts a 2 digit decimal to BCD format.
2096:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   value : Value Byte to be converted.
2097:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  Converted byte
2098:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
2099:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** static uint8_t RTC_Byte_To_Bcd2(uint8_t value)
2100:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
  29              		.loc 1 2100 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
2101:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint8_t temp_value = 0;
  34              		.loc 1 2101 5 view .LVU1
2102:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
2103:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     while (value >= 10)
  35              		.loc 1 2103 5 view .LVU2
  36              		.loc 1 2103 11 is_stmt 0 view .LVU3
  37 0000 0023     		movs	r3, #0
  38              	.LVL1:
  39              	.L2:
  40              		.loc 1 2103 18 is_stmt 1 view .LVU4
  41 0002 0928     		cmp	r0, #9
  42 0004 03F10102 		add	r2, r3, #1
  43 0008 03D8     		bhi	.L3
2104:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
2105:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
2106:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         value -= 10;
2107:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
2108:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return ((uint8_t)(temp_value << 4) | value);
  44              		.loc 1 2108 5 view .LVU5
  45              		.loc 1 2108 40 is_stmt 0 view .LVU6
  46 000a 40EA0310 		orr	r0, r0, r3, lsl #4
  47              	.LVL2:
2109:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
  48              		.loc 1 2109 1 view .LVU7
  49 000e C0B2     		uxtb	r0, r0
  50 0010 7047     		bx	lr
  51              	.LVL3:
  52              	.L3:
2105:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         value -= 10;
  53              		.loc 1 2105 9 is_stmt 1 view .LVU8
2106:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
  54              		.loc 1 2106 9 view .LVU9
2106:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
  55              		.loc 1 2106 15 is_stmt 0 view .LVU10
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 39


  56 0012 0A38     		subs	r0, r0, #10
  57              	.LVL4:
2106:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
  58              		.loc 1 2106 15 view .LVU11
  59 0014 C0B2     		uxtb	r0, r0
  60              	.LVL5:
2106:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
  61              		.loc 1 2106 15 view .LVU12
  62 0016 1346     		mov	r3, r2
  63 0018 F3E7     		b	.L2
  64              		.cfi_endproc
  65              	.LFE200:
  67              		.section	.text.RTC_Bcd2_To_Byte,"ax",%progbits
  68              		.align	1
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	RTC_Bcd2_To_Byte:
  74              	.LVL6:
  75              	.LFB201:
2110:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
2111:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** /**
2112:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\name    RTC_Bcd2_To_Byte
2113:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\fun     Convert from 2 digit BCD to Binary.
2114:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\param   Value : Value BCD value to be converted.
2115:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** *\*\return  Converted byte
2116:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** **/
2117:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** static uint8_t RTC_Bcd2_To_Byte(uint8_t value)
2118:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
  76              		.loc 1 2118 1 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
2119:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint8_t temp_value = 0;
  81              		.loc 1 2119 5 view .LVU14
2120:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = ((uint8_t)(value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
  82              		.loc 1 2120 5 view .LVU15
2121:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return (temp_value + (value & (uint8_t)0x0F));
  83              		.loc 1 2121 5 view .LVU16
2120:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = ((uint8_t)(value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
  84              		.loc 1 2120 52 is_stmt 0 view .LVU17
  85 0000 0309     		lsrs	r3, r0, #4
2120:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value = ((uint8_t)(value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
  86              		.loc 1 2120 16 view .LVU18
  87 0002 03EB8303 		add	r3, r3, r3, lsl #2
  88              		.loc 1 2121 33 view .LVU19
  89 0006 00F00F00 		and	r0, r0, #15
  90              	.LVL7:
  91              		.loc 1 2121 24 view .LVU20
  92 000a 00EB4300 		add	r0, r0, r3, lsl #1
2122:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
  93              		.loc 1 2122 1 view .LVU21
  94 000e C0B2     		uxtb	r0, r0
  95 0010 7047     		bx	lr
  96              		.cfi_endproc
  97              	.LFE201:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 40


  99              		.section	.text.RTC_Structure_Initializes,"ax",%progbits
 100              		.align	1
 101              		.global	RTC_Structure_Initializes
 102              		.syntax unified
 103              		.thumb
 104              		.thumb_func
 106              	RTC_Structure_Initializes:
 107              	.LVL8:
 108              	.LFB133:
  57:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Initialize the RTC_HourFormat member */
 109              		.loc 1 57 1 is_stmt 1 view -0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 0
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 113              		@ link register save eliminated.
  59:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Initialize the RTC_AsynchPrediv member */
 114              		.loc 1 59 5 view .LVU23
  61:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Initialize the RTC_SynchPrediv member */
 115              		.loc 1 61 38 is_stmt 0 view .LVU24
 116 0000 7F23     		movs	r3, #127
 117 0002 0022     		movs	r2, #0
 118 0004 C0E90023 		strd	r2, r3, [r0]
  63:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 119              		.loc 1 63 5 is_stmt 1 view .LVU25
  63:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 120              		.loc 1 63 37 is_stmt 0 view .LVU26
 121 0008 FF23     		movs	r3, #255
 122 000a 8360     		str	r3, [r0, #8]
  64:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 123              		.loc 1 64 1 view .LVU27
 124 000c 7047     		bx	lr
 125              		.cfi_endproc
 126              	.LFE133:
 128              		.section	.text.RTC_Write_Protection_Enable,"ax",%progbits
 129              		.align	1
 130              		.global	RTC_Write_Protection_Enable
 131              		.syntax unified
 132              		.thumb
 133              		.thumb_func
 135              	RTC_Write_Protection_Enable:
 136              	.LFB134:
  73:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the write protection for RTC registers */
 137              		.loc 1 73 1 is_stmt 1 view -0
 138              		.cfi_startproc
 139              		@ args = 0, pretend = 0, frame = 0
 140              		@ frame_needed = 0, uses_anonymous_args = 0
 141              		@ link register save eliminated.
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 142              		.loc 1 75 5 view .LVU29
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 143              		.loc 1 75 14 is_stmt 0 view .LVU30
 144 0000 014B     		ldr	r3, .L7
 145 0002 FF22     		movs	r2, #255
 146 0004 5A62     		str	r2, [r3, #36]
  76:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 147              		.loc 1 76 1 view .LVU31
 148 0006 7047     		bx	lr
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 41


 149              	.L8:
 150              		.align	2
 151              	.L7:
 152 0008 00280040 		.word	1073752064
 153              		.cfi_endproc
 154              	.LFE134:
 156              		.section	.text.RTC_Write_Protection_Disable,"ax",%progbits
 157              		.align	1
 158              		.global	RTC_Write_Protection_Disable
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
 163              	RTC_Write_Protection_Disable:
 164              	.LFB135:
  85:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 165              		.loc 1 85 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		@ link register save eliminated.
  87:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->WRP = 0x53;
 170              		.loc 1 87 5 view .LVU33
  87:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->WRP = 0x53;
 171              		.loc 1 87 14 is_stmt 0 view .LVU34
 172 0000 024B     		ldr	r3, .L10
 173 0002 CA22     		movs	r2, #202
 174 0004 5A62     		str	r2, [r3, #36]
  88:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 175              		.loc 1 88 5 is_stmt 1 view .LVU35
  88:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 176              		.loc 1 88 14 is_stmt 0 view .LVU36
 177 0006 5322     		movs	r2, #83
 178 0008 5A62     		str	r2, [r3, #36]
  89:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 179              		.loc 1 89 1 view .LVU37
 180 000a 7047     		bx	lr
 181              	.L11:
 182              		.align	2
 183              	.L10:
 184 000c 00280040 		.word	1073752064
 185              		.cfi_endproc
 186              	.LFE135:
 188              		.section	.text.RTC_Initialization_Mode_Enter,"ax",%progbits
 189              		.align	1
 190              		.global	RTC_Initialization_Mode_Enter
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	RTC_Initialization_Mode_Enter:
 196              	.LFB136:
  99:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0x00;
 197              		.loc 1 99 1 is_stmt 1 view -0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 0
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201              		@ link register save eliminated.
 100:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value1 = 0x00;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 42


 202              		.loc 1 100 5 view .LVU39
 203              	.LVL9:
 101:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 204              		.loc 1 101 5 view .LVU40
 104:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 205              		.loc 1 104 5 view .LVU41
 104:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 206              		.loc 1 104 13 is_stmt 0 view .LVU42
 207 0000 0A4B     		ldr	r3, .L23
 208 0002 DA68     		ldr	r2, [r3, #12]
 104:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 209              		.loc 1 104 8 view .LVU43
 210 0004 5206     		lsls	r2, r2, #25
 211 0006 0ED4     		bmi	.L16
 107:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 212              		.loc 1 107 9 is_stmt 1 view .LVU44
 107:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 213              		.loc 1 107 22 is_stmt 0 view .LVU45
 214 0008 8022     		movs	r2, #128
 215 000a DA60     		str	r2, [r3, #12]
 216 000c 4FF40051 		mov	r1, #8192
 217              	.LVL10:
 218              	.L15:
 110:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 219              		.loc 1 110 9 is_stmt 1 view .LVU46
 112:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value++;
 220              		.loc 1 112 13 view .LVU47
 112:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value++;
 221              		.loc 1 112 30 is_stmt 0 view .LVU48
 222 0010 DA68     		ldr	r2, [r3, #12]
 114:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 223              		.loc 1 114 51 discriminator 2 view .LVU49
 224 0012 0139     		subs	r1, r1, #1
 225              	.LVL11:
 112:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value++;
 226              		.loc 1 112 25 view .LVU50
 227 0014 02F04002 		and	r2, r2, #64
 228              	.LVL12:
 113:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         } while ((temp_value != INITMODE_TIMEOUT) && (temp_value1 == 0x00));
 229              		.loc 1 113 13 is_stmt 1 view .LVU51
 114:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 230              		.loc 1 114 51 discriminator 2 view .LVU52
 231 0018 01D0     		beq	.L14
 232              	.LVL13:
 114:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 233              		.loc 1 114 51 is_stmt 0 discriminator 1 view .LVU53
 234 001a 002A     		cmp	r2, #0
 235 001c F8D0     		beq	.L15
 236              	.LVL14:
 237              	.L14:
 116:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 238              		.loc 1 116 9 is_stmt 1 view .LVU54
 116:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 239              		.loc 1 116 17 is_stmt 0 view .LVU55
 240 001e D868     		ldr	r0, [r3, #12]
 116:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 241              		.loc 1 116 12 view .LVU56
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 43


 242 0020 C0F38010 		ubfx	r0, r0, #6, #1
 243 0024 7047     		bx	lr
 244              	.LVL15:
 245              	.L16:
 118:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 246              		.loc 1 118 20 view .LVU57
 247 0026 0120     		movs	r0, #1
 129:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 248              		.loc 1 129 1 view .LVU58
 249 0028 7047     		bx	lr
 250              	.L24:
 251 002a 00BF     		.align	2
 252              	.L23:
 253 002c 00280040 		.word	1073752064
 254              		.cfi_endproc
 255              	.LFE136:
 257              		.section	.text.RTC_Initialization_Mode_Exit,"ax",%progbits
 258              		.align	1
 259              		.global	RTC_Initialization_Mode_Exit
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	RTC_Initialization_Mode_Exit:
 265              	.LFB137:
 137:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Exit Initialization mode */
 266              		.loc 1 137 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		@ link register save eliminated.
 139:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 271              		.loc 1 139 5 view .LVU60
 139:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 272              		.loc 1 139 8 is_stmt 0 view .LVU61
 273 0000 024A     		ldr	r2, .L26
 274 0002 D368     		ldr	r3, [r2, #12]
 139:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 275              		.loc 1 139 18 view .LVU62
 276 0004 23F08003 		bic	r3, r3, #128
 277 0008 D360     		str	r3, [r2, #12]
 140:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 278              		.loc 1 140 1 view .LVU63
 279 000a 7047     		bx	lr
 280              	.L27:
 281              		.align	2
 282              	.L26:
 283 000c 00280040 		.word	1073752064
 284              		.cfi_endproc
 285              	.LFE137:
 287              		.section	.text.RTC_Wait_For_Synchronization,"ax",%progbits
 288              		.align	1
 289              		.global	RTC_Wait_For_Synchronization
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 294              	RTC_Wait_For_Synchronization:
 295              	.LFB142:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 44


 267:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;    
 296              		.loc 1 267 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 268:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value1 = 0x00;
 300              		.loc 1 268 5 view .LVU65
 301              	.LVL16:
 269:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 302              		.loc 1 269 5 view .LVU66
 270:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 303              		.loc 1 270 5 view .LVU67
 273:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 304              		.loc 1 273 5 view .LVU68
 267:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;    
 305              		.loc 1 267 1 is_stmt 0 view .LVU69
 306 0000 08B5     		push	{r3, lr}
 307              	.LCFI0:
 308              		.cfi_def_cfa_offset 8
 309              		.cfi_offset 3, -8
 310              		.cfi_offset 14, -4
 273:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 311              		.loc 1 273 5 view .LVU70
 312 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 313              	.LVL17:
 276:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 314              		.loc 1 276 5 is_stmt 1 view .LVU71
 276:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 315              		.loc 1 276 8 is_stmt 0 view .LVU72
 316 0006 0A4B     		ldr	r3, .L37
 317 0008 DA68     		ldr	r2, [r3, #12]
 276:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 318              		.loc 1 276 18 view .LVU73
 319 000a 22F02002 		bic	r2, r2, #32
 320 000e DA60     		str	r2, [r3, #12]
 321 0010 4FF40041 		mov	r1, #32768
 322              	.LVL18:
 323              	.L30:
 279:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 324              		.loc 1 279 5 is_stmt 1 view .LVU74
 281:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
 325              		.loc 1 281 9 view .LVU75
 281:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
 326              		.loc 1 281 26 is_stmt 0 view .LVU76
 327 0014 DA68     		ldr	r2, [r3, #12]
 283:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 328              		.loc 1 283 46 discriminator 2 view .LVU77
 329 0016 0139     		subs	r1, r1, #1
 330              	.LVL19:
 281:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
 331              		.loc 1 281 21 view .LVU78
 332 0018 02F02002 		and	r2, r2, #32
 333              	.LVL20:
 282:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     } while ((temp_value != SYNCHRO_TIMEOUT) && (temp_value1 == 0x00));
 334              		.loc 1 282 9 is_stmt 1 view .LVU79
 283:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 335              		.loc 1 283 46 discriminator 2 view .LVU80
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 45


 336 001c 01D0     		beq	.L29
 337              	.LVL21:
 283:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 338              		.loc 1 283 46 is_stmt 0 discriminator 1 view .LVU81
 339 001e 002A     		cmp	r2, #0
 340 0020 F8D0     		beq	.L30
 341              	.LVL22:
 342              	.L29:
 285:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 343              		.loc 1 285 5 is_stmt 1 view .LVU82
 285:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 344              		.loc 1 285 13 is_stmt 0 view .LVU83
 345 0022 D868     		ldr	r0, [r3, #12]
 346              	.LVL23:
 295:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 347              		.loc 1 295 5 is_stmt 1 view .LVU84
 348              	.LBB56:
 349              	.LBI56:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 350              		.loc 1 72 6 view .LVU85
 351              	.LBB57:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 352              		.loc 1 75 5 view .LVU86
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 353              		.loc 1 75 14 is_stmt 0 view .LVU87
 354 0024 FF22     		movs	r2, #255
 355              	.LVL24:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 356              		.loc 1 75 14 view .LVU88
 357 0026 5A62     		str	r2, [r3, #36]
 358              	.LBE57:
 359              	.LBE56:
 297:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 360              		.loc 1 297 5 is_stmt 1 view .LVU89
 298:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 361              		.loc 1 298 1 is_stmt 0 view .LVU90
 362 0028 C0F34010 		ubfx	r0, r0, #5, #1
 363              	.LVL25:
 298:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 364              		.loc 1 298 1 view .LVU91
 365 002c 08BD     		pop	{r3, pc}
 366              	.L38:
 367 002e 00BF     		.align	2
 368              	.L37:
 369 0030 00280040 		.word	1073752064
 370              		.cfi_endproc
 371              	.LFE142:
 373              		.section	.text.RTC_Deinitializes,"ax",%progbits
 374              		.align	1
 375              		.global	RTC_Deinitializes
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 380              	RTC_Deinitializes:
 381              	.LFB141:
 205:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0x00;
 382              		.loc 1 205 1 is_stmt 1 view -0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 46


 383              		.cfi_startproc
 384              		@ args = 0, pretend = 0, frame = 0
 385              		@ frame_needed = 0, uses_anonymous_args = 0
 206:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value1 = 0x00;
 386              		.loc 1 206 5 view .LVU93
 387              	.LVL26:
 207:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 388              		.loc 1 207 5 view .LVU94
 208:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 389              		.loc 1 208 5 view .LVU95
 211:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 390              		.loc 1 211 5 view .LVU96
 205:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0x00;
 391              		.loc 1 205 1 is_stmt 0 view .LVU97
 392 0000 08B5     		push	{r3, lr}
 393              	.LCFI1:
 394              		.cfi_def_cfa_offset 8
 395              		.cfi_offset 3, -8
 396              		.cfi_offset 14, -4
 211:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 397              		.loc 1 211 5 view .LVU98
 398 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 399              	.LVL27:
 214:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 400              		.loc 1 214 5 is_stmt 1 view .LVU99
 214:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 401              		.loc 1 214 9 is_stmt 0 view .LVU100
 402 0006 FFF7FEFF 		bl	RTC_Initialization_Mode_Enter
 403              	.LVL28:
 214:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 404              		.loc 1 214 8 discriminator 1 view .LVU101
 405 000a 20B9     		cbnz	r0, .L40
 406              	.LVL29:
 407              	.L44:
 216:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 408              		.loc 1 216 22 view .LVU102
 409 000c 0020     		movs	r0, #0
 410              	.L41:
 411              	.LVL30:
 254:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 412              		.loc 1 254 5 is_stmt 1 view .LVU103
 413              	.LBB62:
 414              	.LBI62:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 415              		.loc 1 72 6 view .LVU104
 416              	.LBB63:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 417              		.loc 1 75 5 view .LVU105
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 418              		.loc 1 75 14 is_stmt 0 view .LVU106
 419 000e 164B     		ldr	r3, .L54
 420 0010 FF22     		movs	r2, #255
 421 0012 5A62     		str	r2, [r3, #36]
 422              	.LBE63:
 423              	.LBE62:
 256:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 424              		.loc 1 256 5 is_stmt 1 view .LVU107
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 47


 257:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 425              		.loc 1 257 1 is_stmt 0 view .LVU108
 426 0014 08BD     		pop	{r3, pc}
 427              	.LVL31:
 428              	.L40:
 221:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->DATE = (uint32_t)0x00002101;
 429              		.loc 1 221 9 is_stmt 1 view .LVU109
 221:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC->DATE = (uint32_t)0x00002101;
 430              		.loc 1 221 19 is_stmt 0 view .LVU110
 431 0016 144B     		ldr	r3, .L54
 432 0018 0022     		movs	r2, #0
 433 001a 1A60     		str	r2, [r3]
 222:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 434              		.loc 1 222 9 is_stmt 1 view .LVU111
 222:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 435              		.loc 1 222 19 is_stmt 0 view .LVU112
 436 001c 42F20112 		movw	r2, #8449
 437 0020 5A60     		str	r2, [r3, #4]
 225:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 438              		.loc 1 225 9 is_stmt 1 view .LVU113
 225:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 439              		.loc 1 225 12 is_stmt 0 view .LVU114
 440 0022 9A68     		ldr	r2, [r3, #8]
 225:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 441              		.loc 1 225 19 view .LVU115
 442 0024 02F00702 		and	r2, r2, #7
 443 0028 9A60     		str	r2, [r3, #8]
 444 002a 4FF40051 		mov	r1, #8192
 445              	.LVL32:
 446              	.L43:
 228:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 447              		.loc 1 228 9 is_stmt 1 view .LVU116
 230:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value++;
 448              		.loc 1 230 13 view .LVU117
 230:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value++;
 449              		.loc 1 230 30 is_stmt 0 view .LVU118
 450 002e DA68     		ldr	r2, [r3, #12]
 232:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 451              		.loc 1 232 51 discriminator 2 view .LVU119
 452 0030 0139     		subs	r1, r1, #1
 453              	.LVL33:
 230:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             temp_value++;
 454              		.loc 1 230 25 view .LVU120
 455 0032 02F00402 		and	r2, r2, #4
 456              	.LVL34:
 231:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         } while ((temp_value != INITMODE_TIMEOUT) && (temp_value1 == 0x00));
 457              		.loc 1 231 13 is_stmt 1 view .LVU121
 232:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 458              		.loc 1 232 51 discriminator 2 view .LVU122
 459 0036 01D0     		beq	.L42
 460              	.LVL35:
 232:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 461              		.loc 1 232 51 is_stmt 0 discriminator 1 view .LVU123
 462 0038 002A     		cmp	r2, #0
 463 003a F8D0     		beq	.L43
 464              	.LVL36:
 465              	.L42:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 48


 234:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 466              		.loc 1 234 9 is_stmt 1 view .LVU124
 234:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 467              		.loc 1 234 17 is_stmt 0 view .LVU125
 468 003c DA68     		ldr	r2, [r3, #12]
 469              	.LVL37:
 234:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 470              		.loc 1 234 12 view .LVU126
 471 003e 5207     		lsls	r2, r2, #29
 472 0040 E4D5     		bpl	.L44
 240:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Wait till the RTC RSYF flag is set */
 473              		.loc 1 240 13 is_stmt 1 view .LVU127
 474              	.LBB64:
 475              	.LBI64:
 177:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 476              		.loc 1 177 13 view .LVU128
 477              	.LBB65:
 180:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->WKUPT   = (uint32_t)0x0000FFFF;
 478              		.loc 1 180 5 view .LVU129
 180:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->WKUPT   = (uint32_t)0x0000FFFF;
 479              		.loc 1 180 8 is_stmt 0 view .LVU130
 480 0042 9A68     		ldr	r2, [r3, #8]
 181:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->PRE     = (uint32_t)0x007F00FF;
 481              		.loc 1 181 18 view .LVU131
 482 0044 4FF6FF71 		movw	r1, #65535
 180:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->WKUPT   = (uint32_t)0x0000FFFF;
 483              		.loc 1 180 17 view .LVU132
 484 0048 0022     		movs	r2, #0
 485 004a 9A60     		str	r2, [r3, #8]
 181:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->PRE     = (uint32_t)0x007F00FF;
 486              		.loc 1 181 5 is_stmt 1 view .LVU133
 181:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->PRE     = (uint32_t)0x007F00FF;
 487              		.loc 1 181 18 is_stmt 0 view .LVU134
 488 004c 5961     		str	r1, [r3, #20]
 182:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->ALARMA  = (uint32_t)0x00000000;
 489              		.loc 1 182 5 is_stmt 1 view .LVU135
 182:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->ALARMA  = (uint32_t)0x00000000;
 490              		.loc 1 182 18 is_stmt 0 view .LVU136
 491 004e 0749     		ldr	r1, .L54+4
 492 0050 1961     		str	r1, [r3, #16]
 183:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->ALARMB  = (uint32_t)0x00000000;
 493              		.loc 1 183 5 is_stmt 1 view .LVU137
 183:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->ALARMB  = (uint32_t)0x00000000;
 494              		.loc 1 183 18 is_stmt 0 view .LVU138
 495 0052 DA61     		str	r2, [r3, #28]
 184:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->SCTRL   = (uint32_t)0x00000000;
 496              		.loc 1 184 5 is_stmt 1 view .LVU139
 184:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->SCTRL   = (uint32_t)0x00000000;
 497              		.loc 1 184 18 is_stmt 0 view .LVU140
 498 0054 1A62     		str	r2, [r3, #32]
 185:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CALIB   = (uint32_t)0x00000000;
 499              		.loc 1 185 5 is_stmt 1 view .LVU141
 185:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->CALIB   = (uint32_t)0x00000000;
 500              		.loc 1 185 18 is_stmt 0 view .LVU142
 501 0056 DA62     		str	r2, [r3, #44]
 186:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->ALRMASS = (uint32_t)0x00000000;
 502              		.loc 1 186 5 is_stmt 1 view .LVU143
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 49


 186:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->ALRMASS = (uint32_t)0x00000000;
 503              		.loc 1 186 18 is_stmt 0 view .LVU144
 504 0058 DA63     		str	r2, [r3, #60]
 187:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->ALRMBSS = (uint32_t)0x00000000;
 505              		.loc 1 187 5 is_stmt 1 view .LVU145
 187:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->ALRMBSS = (uint32_t)0x00000000;
 506              		.loc 1 187 18 is_stmt 0 view .LVU146
 507 005a 5A64     		str	r2, [r3, #68]
 188:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 508              		.loc 1 188 5 is_stmt 1 view .LVU147
 188:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 509              		.loc 1 188 18 is_stmt 0 view .LVU148
 510 005c 9A64     		str	r2, [r3, #72]
 191:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 511              		.loc 1 191 5 is_stmt 1 view .LVU149
 191:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 512              		.loc 1 191 18 is_stmt 0 view .LVU150
 513 005e DA60     		str	r2, [r3, #12]
 193:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 514              		.loc 1 193 5 is_stmt 1 view .LVU151
 193:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 515              		.loc 1 193 18 is_stmt 0 view .LVU152
 516 0060 DA64     		str	r2, [r3, #76]
 517              	.LBE65:
 518              	.LBE64:
 242:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 519              		.loc 1 242 13 is_stmt 1 view .LVU153
 242:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 520              		.loc 1 242 17 is_stmt 0 view .LVU154
 521 0062 FFF7FEFF 		bl	RTC_Wait_For_Synchronization
 522              	.LVL38:
 523 0066 D2E7     		b	.L41
 524              	.L55:
 525              		.align	2
 526              	.L54:
 527 0068 00280040 		.word	1073752064
 528 006c FF007F00 		.word	8323327
 529              		.cfi_endproc
 530              	.LFE141:
 532              		.section	.text.RTC_Reference_Clock_Enable,"ax",%progbits
 533              		.align	1
 534              		.global	RTC_Reference_Clock_Enable
 535              		.syntax unified
 536              		.thumb
 537              		.thumb_func
 539              	RTC_Reference_Clock_Enable:
 540              	.LFB143:
 307:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 541              		.loc 1 307 1 is_stmt 1 view -0
 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 0
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 308:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 545              		.loc 1 308 5 view .LVU156
 546              	.LVL39:
 311:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 547              		.loc 1 311 5 view .LVU157
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 50


 307:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 548              		.loc 1 307 1 is_stmt 0 view .LVU158
 549 0000 08B5     		push	{r3, lr}
 550              	.LCFI2:
 551              		.cfi_def_cfa_offset 8
 552              		.cfi_offset 3, -8
 553              		.cfi_offset 14, -4
 311:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 554              		.loc 1 311 5 view .LVU159
 555 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 556              	.LVL40:
 314:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 557              		.loc 1 314 5 is_stmt 1 view .LVU160
 314:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 558              		.loc 1 314 9 is_stmt 0 view .LVU161
 559 0006 FFF7FEFF 		bl	RTC_Initialization_Mode_Enter
 560              	.LVL41:
 561 000a 0549     		ldr	r1, .L61
 314:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 562              		.loc 1 314 8 discriminator 1 view .LVU162
 563 000c 28B1     		cbz	r0, .L57
 321:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 564              		.loc 1 321 9 is_stmt 1 view .LVU163
 321:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 565              		.loc 1 321 12 is_stmt 0 view .LVU164
 566 000e 8B68     		ldr	r3, [r1, #8]
 321:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 567              		.loc 1 321 19 view .LVU165
 568 0010 43F01003 		orr	r3, r3, #16
 569 0014 8B60     		str	r3, [r1, #8]
 324:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 570              		.loc 1 324 9 is_stmt 1 view .LVU166
 571 0016 FFF7FEFF 		bl	RTC_Initialization_Mode_Exit
 572              	.LVL42:
 326:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 573              		.loc 1 326 9 view .LVU167
 574              	.L57:
 330:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 575              		.loc 1 330 5 view .LVU168
 576              	.LBB66:
 577              	.LBI66:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 578              		.loc 1 72 6 view .LVU169
 579              	.LBB67:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 580              		.loc 1 75 5 view .LVU170
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 581              		.loc 1 75 14 is_stmt 0 view .LVU171
 582 001a FF23     		movs	r3, #255
 583 001c 4B62     		str	r3, [r1, #36]
 584              	.LBE67:
 585              	.LBE66:
 332:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 586              		.loc 1 332 5 is_stmt 1 view .LVU172
 333:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 587              		.loc 1 333 1 is_stmt 0 view .LVU173
 588 001e 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 51


 589              	.L62:
 590              		.align	2
 591              	.L61:
 592 0020 00280040 		.word	1073752064
 593              		.cfi_endproc
 594              	.LFE143:
 596              		.section	.text.RTC_Reference_Clock_Disable,"ax",%progbits
 597              		.align	1
 598              		.global	RTC_Reference_Clock_Disable
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 603              	RTC_Reference_Clock_Disable:
 604              	.LFB144:
 343:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 605              		.loc 1 343 1 is_stmt 1 view -0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 0
 608              		@ frame_needed = 0, uses_anonymous_args = 0
 344:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 609              		.loc 1 344 5 view .LVU175
 610              	.LVL43:
 347:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 611              		.loc 1 347 5 view .LVU176
 343:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 612              		.loc 1 343 1 is_stmt 0 view .LVU177
 613 0000 08B5     		push	{r3, lr}
 614              	.LCFI3:
 615              		.cfi_def_cfa_offset 8
 616              		.cfi_offset 3, -8
 617              		.cfi_offset 14, -4
 347:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 618              		.loc 1 347 5 view .LVU178
 619 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 620              	.LVL44:
 350:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 621              		.loc 1 350 5 is_stmt 1 view .LVU179
 350:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 622              		.loc 1 350 9 is_stmt 0 view .LVU180
 623 0006 FFF7FEFF 		bl	RTC_Initialization_Mode_Enter
 624              	.LVL45:
 625 000a 0549     		ldr	r1, .L68
 350:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 626              		.loc 1 350 8 discriminator 1 view .LVU181
 627 000c 28B1     		cbz	r0, .L64
 357:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 628              		.loc 1 357 9 is_stmt 1 view .LVU182
 357:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 629              		.loc 1 357 12 is_stmt 0 view .LVU183
 630 000e 8B68     		ldr	r3, [r1, #8]
 357:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 631              		.loc 1 357 19 view .LVU184
 632 0010 23F01003 		bic	r3, r3, #16
 633 0014 8B60     		str	r3, [r1, #8]
 360:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 634              		.loc 1 360 9 is_stmt 1 view .LVU185
 635 0016 FFF7FEFF 		bl	RTC_Initialization_Mode_Exit
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 52


 636              	.LVL46:
 362:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 637              		.loc 1 362 9 view .LVU186
 638              	.L64:
 366:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 639              		.loc 1 366 5 view .LVU187
 640              	.LBB68:
 641              	.LBI68:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 642              		.loc 1 72 6 view .LVU188
 643              	.LBB69:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 644              		.loc 1 75 5 view .LVU189
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 645              		.loc 1 75 14 is_stmt 0 view .LVU190
 646 001a FF23     		movs	r3, #255
 647 001c 4B62     		str	r3, [r1, #36]
 648              	.LBE69:
 649              	.LBE68:
 368:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 650              		.loc 1 368 5 is_stmt 1 view .LVU191
 369:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 651              		.loc 1 369 1 is_stmt 0 view .LVU192
 652 001e 08BD     		pop	{r3, pc}
 653              	.L69:
 654              		.align	2
 655              	.L68:
 656 0020 00280040 		.word	1073752064
 657              		.cfi_endproc
 658              	.LFE144:
 660              		.section	.text.RTC_Bypass_Shadow_Enable,"ax",%progbits
 661              		.align	1
 662              		.global	RTC_Bypass_Shadow_Enable
 663              		.syntax unified
 664              		.thumb
 665              		.thumb_func
 667              	RTC_Bypass_Shadow_Enable:
 668              	.LFB145:
 378:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 669              		.loc 1 378 1 is_stmt 1 view -0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 380:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 673              		.loc 1 380 5 view .LVU194
 378:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 674              		.loc 1 378 1 is_stmt 0 view .LVU195
 675 0000 08B5     		push	{r3, lr}
 676              	.LCFI4:
 677              		.cfi_def_cfa_offset 8
 678              		.cfi_offset 3, -8
 679              		.cfi_offset 14, -4
 380:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 680              		.loc 1 380 5 view .LVU196
 681 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 682              	.LVL47:
 383:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 53


 683              		.loc 1 383 5 is_stmt 1 view .LVU197
 383:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 684              		.loc 1 383 8 is_stmt 0 view .LVU198
 685 0006 044B     		ldr	r3, .L71
 686 0008 9A68     		ldr	r2, [r3, #8]
 383:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 687              		.loc 1 383 15 view .LVU199
 688 000a 42F02002 		orr	r2, r2, #32
 689 000e 9A60     		str	r2, [r3, #8]
 386:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 690              		.loc 1 386 5 is_stmt 1 view .LVU200
 691              	.LBB70:
 692              	.LBI70:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 693              		.loc 1 72 6 view .LVU201
 694              	.LBB71:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 695              		.loc 1 75 5 view .LVU202
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 696              		.loc 1 75 14 is_stmt 0 view .LVU203
 697 0010 FF22     		movs	r2, #255
 698 0012 5A62     		str	r2, [r3, #36]
 699              	.LBE71:
 700              	.LBE70:
 387:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 701              		.loc 1 387 1 view .LVU204
 702 0014 08BD     		pop	{r3, pc}
 703              	.L72:
 704 0016 00BF     		.align	2
 705              	.L71:
 706 0018 00280040 		.word	1073752064
 707              		.cfi_endproc
 708              	.LFE145:
 710              		.section	.text.RTC_Bypass_Shadow_Disable,"ax",%progbits
 711              		.align	1
 712              		.global	RTC_Bypass_Shadow_Disable
 713              		.syntax unified
 714              		.thumb
 715              		.thumb_func
 717              	RTC_Bypass_Shadow_Disable:
 718              	.LFB146:
 396:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 719              		.loc 1 396 1 is_stmt 1 view -0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 398:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 723              		.loc 1 398 5 view .LVU206
 396:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 724              		.loc 1 396 1 is_stmt 0 view .LVU207
 725 0000 08B5     		push	{r3, lr}
 726              	.LCFI5:
 727              		.cfi_def_cfa_offset 8
 728              		.cfi_offset 3, -8
 729              		.cfi_offset 14, -4
 398:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 730              		.loc 1 398 5 view .LVU208
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 54


 731 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 732              	.LVL48:
 401:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 733              		.loc 1 401 5 is_stmt 1 view .LVU209
 401:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 734              		.loc 1 401 8 is_stmt 0 view .LVU210
 735 0006 044B     		ldr	r3, .L74
 736 0008 9A68     		ldr	r2, [r3, #8]
 401:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 737              		.loc 1 401 15 view .LVU211
 738 000a 02F0DF02 		and	r2, r2, #223
 739 000e 9A60     		str	r2, [r3, #8]
 404:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 740              		.loc 1 404 5 is_stmt 1 view .LVU212
 741              	.LBB72:
 742              	.LBI72:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 743              		.loc 1 72 6 view .LVU213
 744              	.LBB73:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 745              		.loc 1 75 5 view .LVU214
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 746              		.loc 1 75 14 is_stmt 0 view .LVU215
 747 0010 FF22     		movs	r2, #255
 748 0012 5A62     		str	r2, [r3, #36]
 749              	.LBE73:
 750              	.LBE72:
 405:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 751              		.loc 1 405 1 view .LVU216
 752 0014 08BD     		pop	{r3, pc}
 753              	.L75:
 754 0016 00BF     		.align	2
 755              	.L74:
 756 0018 00280040 		.word	1073752064
 757              		.cfi_endproc
 758              	.LFE146:
 760              		.section	.text.RTC_Time_Struct_Initializes,"ax",%progbits
 761              		.align	1
 762              		.global	RTC_Time_Struct_Initializes
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 767              	RTC_Time_Struct_Initializes:
 768              	.LVL49:
 769              	.LFB147:
 424:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Time = 00h:00min:00sec */
 770              		.loc 1 424 1 is_stmt 1 view -0
 771              		.cfi_startproc
 772              		@ args = 0, pretend = 0, frame = 0
 773              		@ frame_needed = 0, uses_anonymous_args = 0
 774              		@ link register save eliminated.
 426:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Hours   = 0;
 775              		.loc 1 426 5 view .LVU218
 426:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Hours   = 0;
 776              		.loc 1 426 29 is_stmt 0 view .LVU219
 777 0000 0023     		movs	r3, #0
 778 0002 C370     		strb	r3, [r0, #3]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 55


 427:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Minutes = 0;
 779              		.loc 1 427 5 is_stmt 1 view .LVU220
 427:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Minutes = 0;
 780              		.loc 1 427 29 is_stmt 0 view .LVU221
 781 0004 0370     		strb	r3, [r0]
 428:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Seconds = 0;
 782              		.loc 1 428 5 is_stmt 1 view .LVU222
 428:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Seconds = 0;
 783              		.loc 1 428 29 is_stmt 0 view .LVU223
 784 0006 4370     		strb	r3, [r0, #1]
 429:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 785              		.loc 1 429 5 is_stmt 1 view .LVU224
 429:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 786              		.loc 1 429 29 is_stmt 0 view .LVU225
 787 0008 8370     		strb	r3, [r0, #2]
 430:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 788              		.loc 1 430 1 view .LVU226
 789 000a 7047     		bx	lr
 790              		.cfi_endproc
 791              	.LFE147:
 793              		.section	.text.RTC_Time_Get,"ax",%progbits
 794              		.align	1
 795              		.global	RTC_Time_Get
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 800              	RTC_Time_Get:
 801              	.LVL50:
 802              	.LFB148:
 442:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 803              		.loc 1 442 1 is_stmt 1 view -0
 804              		.cfi_startproc
 805              		@ args = 0, pretend = 0, frame = 0
 806              		@ frame_needed = 0, uses_anonymous_args = 0
 443:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 807              		.loc 1 443 5 view .LVU228
 446:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 808              		.loc 1 446 5 view .LVU229
 446:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 809              		.loc 1 446 32 is_stmt 0 view .LVU230
 810 0000 0F4B     		ldr	r3, .L79
 811 0002 1A68     		ldr	r2, [r3]
 812              	.LVL51:
 449:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Minutes = (uint8_t)((temp_value & (RTC_TSH_MIT | RTC_TSH_MIU)) >> 8);
 813              		.loc 1 449 5 is_stmt 1 view .LVU231
 442:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 814              		.loc 1 442 1 is_stmt 0 view .LVU232
 815 0004 70B5     		push	{r4, r5, r6, lr}
 816              	.LCFI6:
 817              		.cfi_def_cfa_offset 16
 818              		.cfi_offset 4, -16
 819              		.cfi_offset 5, -12
 820              		.cfi_offset 6, -8
 821              		.cfi_offset 14, -4
 449:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Minutes = (uint8_t)((temp_value & (RTC_TSH_MIT | RTC_TSH_MIU)) >> 8);
 822              		.loc 1 449 31 view .LVU233
 823 0006 C2F30644 		ubfx	r4, r2, #16, #7
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 56


 450:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Seconds = (uint8_t)(temp_value & (RTC_TSH_SCT | RTC_TSH_SCU));
 824              		.loc 1 450 31 view .LVU234
 825 000a C2F30625 		ubfx	r5, r2, #8, #7
 442:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 826              		.loc 1 442 1 view .LVU235
 827 000e 0646     		mov	r6, r0
 452:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 828              		.loc 1 452 31 view .LVU236
 829 0010 04F04003 		and	r3, r4, #64
 449:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Minutes = (uint8_t)((temp_value & (RTC_TSH_MIT | RTC_TSH_MIU)) >> 8);
 830              		.loc 1 449 31 view .LVU237
 831 0014 C2F30540 		ubfx	r0, r2, #16, #6
 832              	.LVL52:
 451:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->H12     = (uint8_t)((temp_value & (RTC_TSH_APM)) >> 16);
 833              		.loc 1 451 31 view .LVU238
 834 0018 02F07F02 		and	r2, r2, #127
 835              	.LVL53:
 449:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Minutes = (uint8_t)((temp_value & (RTC_TSH_MIT | RTC_TSH_MIU)) >> 8);
 836              		.loc 1 449 29 view .LVU239
 837 001c 0870     		strb	r0, [r1]
 450:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Seconds = (uint8_t)(temp_value & (RTC_TSH_SCT | RTC_TSH_SCU));
 838              		.loc 1 450 5 is_stmt 1 view .LVU240
 450:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->Seconds = (uint8_t)(temp_value & (RTC_TSH_SCT | RTC_TSH_SCU));
 839              		.loc 1 450 29 is_stmt 0 view .LVU241
 840 001e 4D70     		strb	r5, [r1, #1]
 451:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->H12     = (uint8_t)((temp_value & (RTC_TSH_APM)) >> 16);
 841              		.loc 1 451 5 is_stmt 1 view .LVU242
 451:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_TimeStruct->H12     = (uint8_t)((temp_value & (RTC_TSH_APM)) >> 16);
 842              		.loc 1 451 29 is_stmt 0 view .LVU243
 843 0020 8A70     		strb	r2, [r1, #2]
 452:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 844              		.loc 1 452 5 is_stmt 1 view .LVU244
 452:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 845              		.loc 1 452 29 is_stmt 0 view .LVU245
 846 0022 CB70     		strb	r3, [r1, #3]
 455:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 847              		.loc 1 455 5 is_stmt 1 view .LVU246
 455:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 848              		.loc 1 455 8 is_stmt 0 view .LVU247
 849 0024 56B9     		cbnz	r6, .L77
 458:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_TimeStruct->Minutes = (uint8_t)RTC_Bcd2_To_Byte(RTC_TimeStruct->Minutes);
 850              		.loc 1 458 9 is_stmt 1 view .LVU248
 458:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_TimeStruct->Minutes = (uint8_t)RTC_Bcd2_To_Byte(RTC_TimeStruct->Minutes);
 851              		.loc 1 458 44 is_stmt 0 view .LVU249
 852 0026 FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 853              	.LVL54:
 458:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_TimeStruct->Minutes = (uint8_t)RTC_Bcd2_To_Byte(RTC_TimeStruct->Minutes);
 854              		.loc 1 458 33 discriminator 1 view .LVU250
 855 002a 0870     		strb	r0, [r1]
 459:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_TimeStruct->Seconds = (uint8_t)RTC_Bcd2_To_Byte(RTC_TimeStruct->Seconds);
 856              		.loc 1 459 9 is_stmt 1 view .LVU251
 459:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_TimeStruct->Seconds = (uint8_t)RTC_Bcd2_To_Byte(RTC_TimeStruct->Seconds);
 857              		.loc 1 459 44 is_stmt 0 view .LVU252
 858 002c 2846     		mov	r0, r5
 859 002e FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 860              	.LVL55:
 459:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_TimeStruct->Seconds = (uint8_t)RTC_Bcd2_To_Byte(RTC_TimeStruct->Seconds);
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 57


 861              		.loc 1 459 33 discriminator 1 view .LVU253
 862 0032 4870     		strb	r0, [r1, #1]
 460:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 863              		.loc 1 460 9 is_stmt 1 view .LVU254
 460:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 864              		.loc 1 460 44 is_stmt 0 view .LVU255
 865 0034 1046     		mov	r0, r2
 866 0036 FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 867              	.LVL56:
 460:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 868              		.loc 1 460 33 discriminator 1 view .LVU256
 869 003a 8870     		strb	r0, [r1, #2]
 870              	.L77:
 462:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 871              		.loc 1 462 1 view .LVU257
 872 003c 70BD     		pop	{r4, r5, r6, pc}
 873              	.LVL57:
 874              	.L80:
 462:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 875              		.loc 1 462 1 view .LVU258
 876 003e 00BF     		.align	2
 877              	.L79:
 878 0040 00280040 		.word	1073752064
 879              		.cfi_endproc
 880              	.LFE148:
 882              		.section	.text.RTC_SubSecond_Get,"ax",%progbits
 883              		.align	1
 884              		.global	RTC_SubSecond_Get
 885              		.syntax unified
 886              		.thumb
 887              		.thumb_func
 889              	RTC_SubSecond_Get:
 890              	.LFB149:
 470:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get subseconds values from the correspondent registers*/
 891              		.loc 1 470 1 is_stmt 1 view -0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 0
 894              		@ frame_needed = 0, uses_anonymous_args = 0
 895              		@ link register save eliminated.
 472:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 896              		.loc 1 472 5 view .LVU260
 472:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 897              		.loc 1 472 15 is_stmt 0 view .LVU261
 898 0000 014B     		ldr	r3, .L82
 899 0002 986A     		ldr	r0, [r3, #40]
 473:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 900              		.loc 1 473 1 view .LVU262
 901 0004 7047     		bx	lr
 902              	.L83:
 903 0006 00BF     		.align	2
 904              	.L82:
 905 0008 00280040 		.word	1073752064
 906              		.cfi_endproc
 907              	.LFE149:
 909              		.section	.text.RTC_Calendar_Initializes,"ax",%progbits
 910              		.align	1
 911              		.global	RTC_Calendar_Initializes
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 58


 912              		.syntax unified
 913              		.thumb
 914              		.thumb_func
 916              	RTC_Calendar_Initializes:
 917              	.LVL58:
 918              	.LFB150:
 551:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     static uint32_t first_init_flag = 1;
 919              		.loc 1 551 1 is_stmt 1 view -0
 920              		.cfi_startproc
 921              		@ args = 4, pretend = 0, frame = 0
 922              		@ frame_needed = 0, uses_anonymous_args = 0
 552:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value1 = 0, temp_value2 = 0;
 923              		.loc 1 552 5 view .LVU264
 553:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value    = ERROR;
 924              		.loc 1 553 5 view .LVU265
 554:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 925              		.loc 1 554 5 view .LVU266
 556:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 926              		.loc 1 556 5 view .LVU267
 551:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     static uint32_t first_init_flag = 1;
 927              		.loc 1 551 1 is_stmt 0 view .LVU268
 928 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 929              	.LCFI7:
 930              		.cfi_def_cfa_offset 32
 931              		.cfi_offset 4, -32
 932              		.cfi_offset 5, -28
 933              		.cfi_offset 6, -24
 934              		.cfi_offset 7, -20
 935              		.cfi_offset 8, -16
 936              		.cfi_offset 9, -12
 937              		.cfi_offset 10, -8
 938              		.cfi_offset 14, -4
 551:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     static uint32_t first_init_flag = 1;
 939              		.loc 1 551 1 view .LVU269
 940 0004 0746     		mov	r7, r0
 941 0006 9DF82060 		ldrb	r6, [sp, #32]	@ zero_extendqisi2
 942 000a 8846     		mov	r8, r1
 943 000c 9946     		mov	r9, r3
 556:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 944              		.loc 1 556 7 view .LVU270
 945 000e 9246     		mov	r10, r2
 946 0010 002A     		cmp	r2, #0
 947 0012 00F0AD80 		beq	.L85
 558:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 948              		.loc 1 558 9 is_stmt 1 view .LVU271
 570:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 949              		.loc 1 570 63 is_stmt 0 view .LVU272
 950 0016 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 951              	.LVL59:
 569:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_DateStruct->Date) | (((uint32_t)RTC_DateStruct->WeekDay) <<
 952              		.loc 1 569 54 view .LVU273
 953 0018 D078     		ldrb	r0, [r2, #3]	@ zero_extendqisi2
 954              	.LVL60:
 569:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_DateStruct->Date) | (((uint32_t)RTC_DateStruct->WeekDay) <<
 955              		.loc 1 569 97 view .LVU274
 956 001a 5478     		ldrb	r4, [r2, #1]	@ zero_extendqisi2
 570:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 59


 957              		.loc 1 570 51 view .LVU275
 958 001c 9578     		ldrb	r5, [r2, #2]	@ zero_extendqisi2
 570:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 959              		.loc 1 570 98 view .LVU276
 960 001e 4903     		lsls	r1, r1, #13
 558:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 961              		.loc 1 558 12 view .LVU277
 962 0020 002F     		cmp	r7, #0
 963 0022 73D0     		beq	.L86
 567:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 964              		.loc 1 567 9 is_stmt 1 view .LVU278
 569:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_DateStruct->Date) | (((uint32_t)RTC_DateStruct->WeekDay) <<
 965              		.loc 1 569 13 view .LVU279
 569:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_DateStruct->Date) | (((uint32_t)RTC_DateStruct->WeekDay) <<
 966              		.loc 1 569 25 is_stmt 0 view .LVU280
 967 0024 41EA0040 		orr	r0, r1, r0, lsl #16
 968 0028 2843     		orrs	r0, r0, r5
 969 002a 40EA0427 		orr	r7, r0, r4, lsl #8
 970              	.LVL61:
 971              	.L87:
 573:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 972              		.loc 1 573 9 is_stmt 1 view .LVU281
 573:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 973              		.loc 1 573 11 is_stmt 0 view .LVU282
 974 002e B9F1000F 		cmp	r9, #0
 975 0032 00F0A180 		beq	.L101
 575:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_TimeStruct->Seconds) | ((uint32_t)(RTC_TimeStruct->H12) << 
 976              		.loc 1 575 13 is_stmt 1 view .LVU283
 575:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_TimeStruct->Seconds) | ((uint32_t)(RTC_TimeStruct->H12) << 
 977              		.loc 1 575 73 is_stmt 0 view .LVU284
 978 0036 99F80140 		ldrb	r4, [r9, #1]	@ zero_extendqisi2
 575:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_TimeStruct->Seconds) | ((uint32_t)(RTC_TimeStruct->H12) << 
 979              		.loc 1 575 29 view .LVU285
 980 003a 99F80030 		ldrb	r3, [r9]	@ zero_extendqisi2
 981              	.LVL62:
 575:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_TimeStruct->Seconds) | ((uint32_t)(RTC_TimeStruct->H12) << 
 982              		.loc 1 575 109 view .LVU286
 983 003e 2402     		lsls	r4, r4, #8
 575:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_TimeStruct->Seconds) | ((uint32_t)(RTC_TimeStruct->H12) << 
 984              		.loc 1 575 70 view .LVU287
 985 0040 44EA0344 		orr	r4, r4, r3, lsl #16
 576:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 986              		.loc 1 576 27 view .LVU288
 987 0044 99F80230 		ldrb	r3, [r9, #2]	@ zero_extendqisi2
 576:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 988              		.loc 1 576 24 view .LVU289
 989 0048 1C43     		orrs	r4, r4, r3
 576:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 990              		.loc 1 576 65 view .LVU290
 991 004a 99F80330 		ldrb	r3, [r9, #3]	@ zero_extendqisi2
 575:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_TimeStruct->Seconds) | ((uint32_t)(RTC_TimeStruct->H12) << 
 992              		.loc 1 575 25 view .LVU291
 993 004e 44EA0344 		orr	r4, r4, r3, lsl #16
 994              	.LVL63:
 995              	.L90:
 597:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 996              		.loc 1 597 5 is_stmt 1 view .LVU292
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 60


 997 0052 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 998              	.LVL64:
 599:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 999              		.loc 1 599 5 view .LVU293
 599:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1000              		.loc 1 599 7 is_stmt 0 view .LVU294
 1001 0056 012E     		cmp	r6, #1
 1002 0058 08D1     		bne	.L91
 602:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1003              		.loc 1 602 9 is_stmt 1 view .LVU295
 602:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1004              		.loc 1 602 12 is_stmt 0 view .LVU296
 1005 005a 484B     		ldr	r3, .L125
 602:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1006              		.loc 1 602 11 view .LVU297
 1007 005c 1B68     		ldr	r3, [r3]
 1008 005e 2BB9     		cbnz	r3, .L91
 605:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RTC_Delay_Flag = 0;
 1009              		.loc 1 605 19 discriminator 1 view .LVU298
 1010 0060 474B     		ldr	r3, .L125+4
 1011              	.L92:
 605:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             RTC_Delay_Flag = 0;
 1012              		.loc 1 605 19 is_stmt 1 discriminator 1 view .LVU299
 1013 0062 1A68     		ldr	r2, [r3]
 1014 0064 002A     		cmp	r2, #0
 1015 0066 FCD0     		beq	.L92
 606:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1016              		.loc 1 606 13 view .LVU300
 606:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1017              		.loc 1 606 28 is_stmt 0 view .LVU301
 1018 0068 0022     		movs	r2, #0
 1019 006a 1A60     		str	r2, [r3]
 1020              	.L91:
 610:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1021              		.loc 1 610 5 is_stmt 1 view .LVU302
 610:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1022              		.loc 1 610 9 is_stmt 0 view .LVU303
 1023 006c FFF7FEFF 		bl	RTC_Initialization_Mode_Enter
 1024              	.LVL65:
 610:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1025              		.loc 1 610 8 discriminator 1 view .LVU304
 1026 0070 0028     		cmp	r0, #0
 1027 0072 46D0     		beq	.L93
 616:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1028              		.loc 1 616 9 is_stmt 1 view .LVU305
 616:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1029              		.loc 1 616 11 is_stmt 0 view .LVU306
 1030 0074 B8F1000F 		cmp	r8, #0
 1031 0078 10D0     		beq	.L94
 619:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Configure the RTC PRE */
 1032              		.loc 1 619 13 is_stmt 1 view .LVU307
 1033              	.LBB82:
 1034              	.LBB83:
 153:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Set RTC_CTRL register */
 1035              		.loc 1 153 8 is_stmt 0 view .LVU308
 1036 007a 424D     		ldr	r5, .L125+8
 1037              	.LBE83:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 61


 1038              	.LBE82:
 619:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Configure the RTC PRE */
 1039              		.loc 1 619 13 view .LVU309
 1040 007c D8F80030 		ldr	r3, [r8]
 1041              	.LVL66:
 1042              	.LBB85:
 1043              	.LBI82:
 150:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 1044              		.loc 1 150 13 is_stmt 1 view .LVU310
 1045              	.LBB84:
 153:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Set RTC_CTRL register */
 1046              		.loc 1 153 5 view .LVU311
 153:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Set RTC_CTRL register */
 1047              		.loc 1 153 8 is_stmt 0 view .LVU312
 1048 0080 AA68     		ldr	r2, [r5, #8]
 153:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Set RTC_CTRL register */
 1049              		.loc 1 153 15 view .LVU313
 1050 0082 22F04002 		bic	r2, r2, #64
 1051 0086 AA60     		str	r2, [r5, #8]
 1052              	.LVL67:
 155:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1053              		.loc 1 155 5 is_stmt 1 view .LVU314
 155:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1054              		.loc 1 155 8 is_stmt 0 view .LVU315
 1055 0088 AA68     		ldr	r2, [r5, #8]
 155:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1056              		.loc 1 155 15 view .LVU316
 1057 008a 1343     		orrs	r3, r3, r2
 1058              	.LVL68:
 155:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1059              		.loc 1 155 15 view .LVU317
 1060 008c AB60     		str	r3, [r5, #8]
 1061              	.LVL69:
 155:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1062              		.loc 1 155 15 view .LVU318
 1063              	.LBE84:
 1064              	.LBE85:
 621:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1065              		.loc 1 621 13 is_stmt 1 view .LVU319
 1066 008e D8E90123 		ldrd	r2, r3, [r8, #4]
 1067              	.LVL70:
 1068              	.LBB86:
 1069              	.LBI86:
 165:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 1070              		.loc 1 165 13 view .LVU320
 1071              	.LBB87:
 167:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->PRE |= (uint32_t)(asynch_prediv << 16);
 1072              		.loc 1 167 5 view .LVU321
 167:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->PRE |= (uint32_t)(asynch_prediv << 16);
 1073              		.loc 1 167 14 is_stmt 0 view .LVU322
 1074 0092 2B61     		str	r3, [r5, #16]
 168:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1075              		.loc 1 168 5 is_stmt 1 view .LVU323
 168:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1076              		.loc 1 168 8 is_stmt 0 view .LVU324
 1077 0094 2B69     		ldr	r3, [r5, #16]
 1078              	.LVL71:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 62


 168:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1079              		.loc 1 168 14 view .LVU325
 1080 0096 43EA0243 		orr	r3, r3, r2, lsl #16
 1081 009a 2B61     		str	r3, [r5, #16]
 1082              	.LVL72:
 1083              	.L94:
 168:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1084              		.loc 1 168 14 view .LVU326
 1085              	.LBE87:
 1086              	.LBE86:
 624:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1087              		.loc 1 624 9 is_stmt 1 view .LVU327
 1088 009c 3949     		ldr	r1, .L125+8
 624:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1089              		.loc 1 624 11 is_stmt 0 view .LVU328
 1090 009e BAF1000F 		cmp	r10, #0
 1091 00a2 04D0     		beq	.L95
 627:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1092              		.loc 1 627 13 is_stmt 1 view .LVU329
 627:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1093              		.loc 1 627 25 is_stmt 0 view .LVU330
 1094 00a4 27F07F47 		bic	r7, r7, #-16777216
 1095              	.LVL73:
 627:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1096              		.loc 1 627 25 view .LVU331
 1097 00a8 27F0C007 		bic	r7, r7, #192
 627:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1098              		.loc 1 627 23 view .LVU332
 1099 00ac 4F60     		str	r7, [r1, #4]
 1100              	.L95:
 630:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1101              		.loc 1 630 9 is_stmt 1 view .LVU333
 630:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1102              		.loc 1 630 11 is_stmt 0 view .LVU334
 1103 00ae B9F1000F 		cmp	r9, #0
 1104 00b2 05D0     		beq	.L96
 633:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1105              		.loc 1 633 13 is_stmt 1 view .LVU335
 633:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1106              		.loc 1 633 22 is_stmt 0 view .LVU336
 1107 00b4 334B     		ldr	r3, .L125+8
 633:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1108              		.loc 1 633 24 view .LVU337
 1109 00b6 04F07F34 		and	r4, r4, #2139062143
 1110              	.LVL74:
 633:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1111              		.loc 1 633 24 view .LVU338
 1112 00ba 24F0FE44 		bic	r4, r4, #2130706432
 633:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1113              		.loc 1 633 22 view .LVU339
 1114 00be 1C60     		str	r4, [r3]
 1115              	.L96:
 637:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1116              		.loc 1 637 9 is_stmt 1 view .LVU340
 1117 00c0 FFF7FEFF 		bl	RTC_Initialization_Mode_Exit
 1118              	.LVL75:
 640:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 63


 1119              		.loc 1 640 9 view .LVU341
 640:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1120              		.loc 1 640 17 is_stmt 0 view .LVU342
 1121 00c4 8B68     		ldr	r3, [r1, #8]
 640:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1122              		.loc 1 640 12 view .LVU343
 1123 00c6 9B06     		lsls	r3, r3, #26
 1124 00c8 01D4     		bmi	.L97
 642:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 1125              		.loc 1 642 13 is_stmt 1 view .LVU344
 642:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 1126              		.loc 1 642 17 is_stmt 0 view .LVU345
 1127 00ca FFF7FEFF 		bl	RTC_Wait_For_Synchronization
 1128              	.LVL76:
 1129              	.L97:
 656:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1130              		.loc 1 656 9 is_stmt 1 view .LVU346
 656:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1131              		.loc 1 656 11 is_stmt 0 view .LVU347
 1132 00ce 012E     		cmp	r6, #1
 1133 00d0 17D1     		bne	.L93
 658:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 1134              		.loc 1 658 13 is_stmt 1 view .LVU348
 658:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 1135              		.loc 1 658 16 is_stmt 0 view .LVU349
 1136 00d2 2A4B     		ldr	r3, .L125
 658:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 1137              		.loc 1 658 15 view .LVU350
 1138 00d4 1A68     		ldr	r2, [r3]
 1139 00d6 0AB1     		cbz	r2, .L99
 661:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             }
 1140              		.loc 1 661 17 is_stmt 1 view .LVU351
 661:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             }
 1141              		.loc 1 661 33 is_stmt 0 view .LVU352
 1142 00d8 0022     		movs	r2, #0
 1143 00da 1A60     		str	r2, [r3]
 1144              	.L99:
 689:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* set reload register */
 1145              		.loc 1 689 13 is_stmt 1 view .LVU353
 1146              	.LVL77:
 1147              	.LBB88:
 1148              	.LBI88:
 1149              		.file 2 "../firmware/CMSIS/core/core_cm4.h"
   1:../firmware/CMSIS/core/core_cm4.h **** /**************************************************************************//**
   2:../firmware/CMSIS/core/core_cm4.h ****  * @file     core_cm4.h
   3:../firmware/CMSIS/core/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../firmware/CMSIS/core/core_cm4.h ****  * @version  V5.0.8
   5:../firmware/CMSIS/core/core_cm4.h ****  * @date     04. June 2018
   6:../firmware/CMSIS/core/core_cm4.h ****  ******************************************************************************/
   7:../firmware/CMSIS/core/core_cm4.h **** /*
   8:../firmware/CMSIS/core/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../firmware/CMSIS/core/core_cm4.h ****  *
  10:../firmware/CMSIS/core/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../firmware/CMSIS/core/core_cm4.h ****  *
  12:../firmware/CMSIS/core/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../firmware/CMSIS/core/core_cm4.h ****  * not use this file except in compliance with the License.
  14:../firmware/CMSIS/core/core_cm4.h ****  * You may obtain a copy of the License at
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 64


  15:../firmware/CMSIS/core/core_cm4.h ****  *
  16:../firmware/CMSIS/core/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../firmware/CMSIS/core/core_cm4.h ****  *
  18:../firmware/CMSIS/core/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../firmware/CMSIS/core/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../firmware/CMSIS/core/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../firmware/CMSIS/core/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:../firmware/CMSIS/core/core_cm4.h ****  * limitations under the License.
  23:../firmware/CMSIS/core/core_cm4.h ****  */
  24:../firmware/CMSIS/core/core_cm4.h **** 
  25:../firmware/CMSIS/core/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:../firmware/CMSIS/core/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:../firmware/CMSIS/core/core_cm4.h **** #elif defined (__clang__)
  28:../firmware/CMSIS/core/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../firmware/CMSIS/core/core_cm4.h **** #endif
  30:../firmware/CMSIS/core/core_cm4.h **** 
  31:../firmware/CMSIS/core/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../firmware/CMSIS/core/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../firmware/CMSIS/core/core_cm4.h **** 
  34:../firmware/CMSIS/core/core_cm4.h **** #include <stdint.h>
  35:../firmware/CMSIS/core/core_cm4.h **** 
  36:../firmware/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
  37:../firmware/CMSIS/core/core_cm4.h ****  extern "C" {
  38:../firmware/CMSIS/core/core_cm4.h **** #endif
  39:../firmware/CMSIS/core/core_cm4.h **** 
  40:../firmware/CMSIS/core/core_cm4.h **** /**
  41:../firmware/CMSIS/core/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../firmware/CMSIS/core/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../firmware/CMSIS/core/core_cm4.h **** 
  44:../firmware/CMSIS/core/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../firmware/CMSIS/core/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../firmware/CMSIS/core/core_cm4.h **** 
  47:../firmware/CMSIS/core/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../firmware/CMSIS/core/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:../firmware/CMSIS/core/core_cm4.h **** 
  50:../firmware/CMSIS/core/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../firmware/CMSIS/core/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:../firmware/CMSIS/core/core_cm4.h ****  */
  53:../firmware/CMSIS/core/core_cm4.h **** 
  54:../firmware/CMSIS/core/core_cm4.h **** 
  55:../firmware/CMSIS/core/core_cm4.h **** /*******************************************************************************
  56:../firmware/CMSIS/core/core_cm4.h ****  *                 CMSIS definitions
  57:../firmware/CMSIS/core/core_cm4.h ****  ******************************************************************************/
  58:../firmware/CMSIS/core/core_cm4.h **** /**
  59:../firmware/CMSIS/core/core_cm4.h ****   \ingroup Cortex_M4
  60:../firmware/CMSIS/core/core_cm4.h ****   @{
  61:../firmware/CMSIS/core/core_cm4.h ****  */
  62:../firmware/CMSIS/core/core_cm4.h **** 
  63:../firmware/CMSIS/core/core_cm4.h **** #include "cmsis_version.h"
  64:../firmware/CMSIS/core/core_cm4.h **** 
  65:../firmware/CMSIS/core/core_cm4.h **** /* CMSIS CM4 definitions */
  66:../firmware/CMSIS/core/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:../firmware/CMSIS/core/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:../firmware/CMSIS/core/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:../firmware/CMSIS/core/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:../firmware/CMSIS/core/core_cm4.h **** 
  71:../firmware/CMSIS/core/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 65


  72:../firmware/CMSIS/core/core_cm4.h **** 
  73:../firmware/CMSIS/core/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:../firmware/CMSIS/core/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:../firmware/CMSIS/core/core_cm4.h **** */
  76:../firmware/CMSIS/core/core_cm4.h **** #if defined ( __CC_ARM )
  77:../firmware/CMSIS/core/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
  80:../firmware/CMSIS/core/core_cm4.h ****     #else
  81:../firmware/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
  83:../firmware/CMSIS/core/core_cm4.h ****     #endif
  84:../firmware/CMSIS/core/core_cm4.h ****   #else
  85:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
  86:../firmware/CMSIS/core/core_cm4.h ****   #endif
  87:../firmware/CMSIS/core/core_cm4.h **** 
  88:../firmware/CMSIS/core/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:../firmware/CMSIS/core/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
  92:../firmware/CMSIS/core/core_cm4.h ****     #else
  93:../firmware/CMSIS/core/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
  95:../firmware/CMSIS/core/core_cm4.h ****     #endif
  96:../firmware/CMSIS/core/core_cm4.h ****   #else
  97:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
  98:../firmware/CMSIS/core/core_cm4.h ****   #endif
  99:../firmware/CMSIS/core/core_cm4.h **** 
 100:../firmware/CMSIS/core/core_cm4.h **** #elif defined ( __GNUC__ )
 101:../firmware/CMSIS/core/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 104:../firmware/CMSIS/core/core_cm4.h ****     #else
 105:../firmware/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 107:../firmware/CMSIS/core/core_cm4.h ****     #endif
 108:../firmware/CMSIS/core/core_cm4.h ****   #else
 109:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 110:../firmware/CMSIS/core/core_cm4.h ****   #endif
 111:../firmware/CMSIS/core/core_cm4.h **** 
 112:../firmware/CMSIS/core/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:../firmware/CMSIS/core/core_cm4.h ****   #if defined __ARMVFP__
 114:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 116:../firmware/CMSIS/core/core_cm4.h ****     #else
 117:../firmware/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 119:../firmware/CMSIS/core/core_cm4.h ****     #endif
 120:../firmware/CMSIS/core/core_cm4.h ****   #else
 121:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 122:../firmware/CMSIS/core/core_cm4.h ****   #endif
 123:../firmware/CMSIS/core/core_cm4.h **** 
 124:../firmware/CMSIS/core/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:../firmware/CMSIS/core/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 128:../firmware/CMSIS/core/core_cm4.h ****     #else
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 66


 129:../firmware/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 131:../firmware/CMSIS/core/core_cm4.h ****     #endif
 132:../firmware/CMSIS/core/core_cm4.h ****   #else
 133:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 134:../firmware/CMSIS/core/core_cm4.h ****   #endif
 135:../firmware/CMSIS/core/core_cm4.h **** 
 136:../firmware/CMSIS/core/core_cm4.h **** #elif defined ( __TASKING__ )
 137:../firmware/CMSIS/core/core_cm4.h ****   #if defined __FPU_VFP__
 138:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 140:../firmware/CMSIS/core/core_cm4.h ****     #else
 141:../firmware/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 143:../firmware/CMSIS/core/core_cm4.h ****     #endif
 144:../firmware/CMSIS/core/core_cm4.h ****   #else
 145:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 146:../firmware/CMSIS/core/core_cm4.h ****   #endif
 147:../firmware/CMSIS/core/core_cm4.h **** 
 148:../firmware/CMSIS/core/core_cm4.h **** #elif defined ( __CSMC__ )
 149:../firmware/CMSIS/core/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 152:../firmware/CMSIS/core/core_cm4.h ****     #else
 153:../firmware/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 155:../firmware/CMSIS/core/core_cm4.h ****     #endif
 156:../firmware/CMSIS/core/core_cm4.h ****   #else
 157:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 158:../firmware/CMSIS/core/core_cm4.h ****   #endif
 159:../firmware/CMSIS/core/core_cm4.h **** 
 160:../firmware/CMSIS/core/core_cm4.h **** #endif
 161:../firmware/CMSIS/core/core_cm4.h **** 
 162:../firmware/CMSIS/core/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:../firmware/CMSIS/core/core_cm4.h **** 
 164:../firmware/CMSIS/core/core_cm4.h **** 
 165:../firmware/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
 166:../firmware/CMSIS/core/core_cm4.h **** }
 167:../firmware/CMSIS/core/core_cm4.h **** #endif
 168:../firmware/CMSIS/core/core_cm4.h **** 
 169:../firmware/CMSIS/core/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:../firmware/CMSIS/core/core_cm4.h **** 
 171:../firmware/CMSIS/core/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:../firmware/CMSIS/core/core_cm4.h **** 
 173:../firmware/CMSIS/core/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:../firmware/CMSIS/core/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:../firmware/CMSIS/core/core_cm4.h **** 
 176:../firmware/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
 177:../firmware/CMSIS/core/core_cm4.h ****  extern "C" {
 178:../firmware/CMSIS/core/core_cm4.h **** #endif
 179:../firmware/CMSIS/core/core_cm4.h **** 
 180:../firmware/CMSIS/core/core_cm4.h **** /* check device defines and use defaults */
 181:../firmware/CMSIS/core/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:../firmware/CMSIS/core/core_cm4.h ****   #ifndef __CM4_REV
 183:../firmware/CMSIS/core/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:../firmware/CMSIS/core/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:../firmware/CMSIS/core/core_cm4.h ****   #endif
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 67


 186:../firmware/CMSIS/core/core_cm4.h **** 
 187:../firmware/CMSIS/core/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:../firmware/CMSIS/core/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:../firmware/CMSIS/core/core_cm4.h ****   #endif
 191:../firmware/CMSIS/core/core_cm4.h **** 
 192:../firmware/CMSIS/core/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:../firmware/CMSIS/core/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:../firmware/CMSIS/core/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:../firmware/CMSIS/core/core_cm4.h ****   #endif
 196:../firmware/CMSIS/core/core_cm4.h **** 
 197:../firmware/CMSIS/core/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:../firmware/CMSIS/core/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:../firmware/CMSIS/core/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:../firmware/CMSIS/core/core_cm4.h ****   #endif
 201:../firmware/CMSIS/core/core_cm4.h **** 
 202:../firmware/CMSIS/core/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:../firmware/CMSIS/core/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:../firmware/CMSIS/core/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:../firmware/CMSIS/core/core_cm4.h ****   #endif
 206:../firmware/CMSIS/core/core_cm4.h **** #endif
 207:../firmware/CMSIS/core/core_cm4.h **** 
 208:../firmware/CMSIS/core/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:../firmware/CMSIS/core/core_cm4.h **** /**
 210:../firmware/CMSIS/core/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:../firmware/CMSIS/core/core_cm4.h **** 
 212:../firmware/CMSIS/core/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:../firmware/CMSIS/core/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:../firmware/CMSIS/core/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:../firmware/CMSIS/core/core_cm4.h **** */
 216:../firmware/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
 217:../firmware/CMSIS/core/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:../firmware/CMSIS/core/core_cm4.h **** #else
 219:../firmware/CMSIS/core/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:../firmware/CMSIS/core/core_cm4.h **** #endif
 221:../firmware/CMSIS/core/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:../firmware/CMSIS/core/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:../firmware/CMSIS/core/core_cm4.h **** 
 224:../firmware/CMSIS/core/core_cm4.h **** /* following defines should be used for structure members */
 225:../firmware/CMSIS/core/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:../firmware/CMSIS/core/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:../firmware/CMSIS/core/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:../firmware/CMSIS/core/core_cm4.h **** 
 229:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:../firmware/CMSIS/core/core_cm4.h **** 
 231:../firmware/CMSIS/core/core_cm4.h **** 
 232:../firmware/CMSIS/core/core_cm4.h **** 
 233:../firmware/CMSIS/core/core_cm4.h **** /*******************************************************************************
 234:../firmware/CMSIS/core/core_cm4.h ****  *                 Register Abstraction
 235:../firmware/CMSIS/core/core_cm4.h ****   Core Register contain:
 236:../firmware/CMSIS/core/core_cm4.h ****   - Core Register
 237:../firmware/CMSIS/core/core_cm4.h ****   - Core NVIC Register
 238:../firmware/CMSIS/core/core_cm4.h ****   - Core SCB Register
 239:../firmware/CMSIS/core/core_cm4.h ****   - Core SysTick Register
 240:../firmware/CMSIS/core/core_cm4.h ****   - Core Debug Register
 241:../firmware/CMSIS/core/core_cm4.h ****   - Core MPU Register
 242:../firmware/CMSIS/core/core_cm4.h ****   - Core FPU Register
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 68


 243:../firmware/CMSIS/core/core_cm4.h ****  ******************************************************************************/
 244:../firmware/CMSIS/core/core_cm4.h **** /**
 245:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:../firmware/CMSIS/core/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:../firmware/CMSIS/core/core_cm4.h **** */
 248:../firmware/CMSIS/core/core_cm4.h **** 
 249:../firmware/CMSIS/core/core_cm4.h **** /**
 250:../firmware/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:../firmware/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:../firmware/CMSIS/core/core_cm4.h ****   \brief      Core Register type definitions.
 253:../firmware/CMSIS/core/core_cm4.h ****   @{
 254:../firmware/CMSIS/core/core_cm4.h ****  */
 255:../firmware/CMSIS/core/core_cm4.h **** 
 256:../firmware/CMSIS/core/core_cm4.h **** /**
 257:../firmware/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:../firmware/CMSIS/core/core_cm4.h ****  */
 259:../firmware/CMSIS/core/core_cm4.h **** typedef union
 260:../firmware/CMSIS/core/core_cm4.h **** {
 261:../firmware/CMSIS/core/core_cm4.h ****   struct
 262:../firmware/CMSIS/core/core_cm4.h ****   {
 263:../firmware/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:../firmware/CMSIS/core/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:../firmware/CMSIS/core/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:../firmware/CMSIS/core/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:../firmware/CMSIS/core/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:../firmware/CMSIS/core/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:../firmware/CMSIS/core/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:../firmware/CMSIS/core/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:../firmware/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:../firmware/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:../firmware/CMSIS/core/core_cm4.h **** } APSR_Type;
 274:../firmware/CMSIS/core/core_cm4.h **** 
 275:../firmware/CMSIS/core/core_cm4.h **** /* APSR Register Definitions */
 276:../firmware/CMSIS/core/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:../firmware/CMSIS/core/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:../firmware/CMSIS/core/core_cm4.h **** 
 279:../firmware/CMSIS/core/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:../firmware/CMSIS/core/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:../firmware/CMSIS/core/core_cm4.h **** 
 282:../firmware/CMSIS/core/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:../firmware/CMSIS/core/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:../firmware/CMSIS/core/core_cm4.h **** 
 285:../firmware/CMSIS/core/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:../firmware/CMSIS/core/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:../firmware/CMSIS/core/core_cm4.h **** 
 288:../firmware/CMSIS/core/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:../firmware/CMSIS/core/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:../firmware/CMSIS/core/core_cm4.h **** 
 291:../firmware/CMSIS/core/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:../firmware/CMSIS/core/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:../firmware/CMSIS/core/core_cm4.h **** 
 294:../firmware/CMSIS/core/core_cm4.h **** 
 295:../firmware/CMSIS/core/core_cm4.h **** /**
 296:../firmware/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:../firmware/CMSIS/core/core_cm4.h ****  */
 298:../firmware/CMSIS/core/core_cm4.h **** typedef union
 299:../firmware/CMSIS/core/core_cm4.h **** {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 69


 300:../firmware/CMSIS/core/core_cm4.h ****   struct
 301:../firmware/CMSIS/core/core_cm4.h ****   {
 302:../firmware/CMSIS/core/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:../firmware/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:../firmware/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:../firmware/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:../firmware/CMSIS/core/core_cm4.h **** } IPSR_Type;
 307:../firmware/CMSIS/core/core_cm4.h **** 
 308:../firmware/CMSIS/core/core_cm4.h **** /* IPSR Register Definitions */
 309:../firmware/CMSIS/core/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:../firmware/CMSIS/core/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:../firmware/CMSIS/core/core_cm4.h **** 
 312:../firmware/CMSIS/core/core_cm4.h **** 
 313:../firmware/CMSIS/core/core_cm4.h **** /**
 314:../firmware/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:../firmware/CMSIS/core/core_cm4.h ****  */
 316:../firmware/CMSIS/core/core_cm4.h **** typedef union
 317:../firmware/CMSIS/core/core_cm4.h **** {
 318:../firmware/CMSIS/core/core_cm4.h ****   struct
 319:../firmware/CMSIS/core/core_cm4.h ****   {
 320:../firmware/CMSIS/core/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:../firmware/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:../firmware/CMSIS/core/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:../firmware/CMSIS/core/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:../firmware/CMSIS/core/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:../firmware/CMSIS/core/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:../firmware/CMSIS/core/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:../firmware/CMSIS/core/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:../firmware/CMSIS/core/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:../firmware/CMSIS/core/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:../firmware/CMSIS/core/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:../firmware/CMSIS/core/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:../firmware/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:../firmware/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:../firmware/CMSIS/core/core_cm4.h **** } xPSR_Type;
 335:../firmware/CMSIS/core/core_cm4.h **** 
 336:../firmware/CMSIS/core/core_cm4.h **** /* xPSR Register Definitions */
 337:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:../firmware/CMSIS/core/core_cm4.h **** 
 340:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:../firmware/CMSIS/core/core_cm4.h **** 
 343:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:../firmware/CMSIS/core/core_cm4.h **** 
 346:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:../firmware/CMSIS/core/core_cm4.h **** 
 349:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:../firmware/CMSIS/core/core_cm4.h **** 
 352:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:../firmware/CMSIS/core/core_cm4.h **** 
 355:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 70


 357:../firmware/CMSIS/core/core_cm4.h **** 
 358:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:../firmware/CMSIS/core/core_cm4.h **** 
 361:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:../firmware/CMSIS/core/core_cm4.h **** 
 364:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:../firmware/CMSIS/core/core_cm4.h **** 
 367:../firmware/CMSIS/core/core_cm4.h **** 
 368:../firmware/CMSIS/core/core_cm4.h **** /**
 369:../firmware/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:../firmware/CMSIS/core/core_cm4.h ****  */
 371:../firmware/CMSIS/core/core_cm4.h **** typedef union
 372:../firmware/CMSIS/core/core_cm4.h **** {
 373:../firmware/CMSIS/core/core_cm4.h ****   struct
 374:../firmware/CMSIS/core/core_cm4.h ****   {
 375:../firmware/CMSIS/core/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:../firmware/CMSIS/core/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:../firmware/CMSIS/core/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:../firmware/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:../firmware/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:../firmware/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:../firmware/CMSIS/core/core_cm4.h **** } CONTROL_Type;
 382:../firmware/CMSIS/core/core_cm4.h **** 
 383:../firmware/CMSIS/core/core_cm4.h **** /* CONTROL Register Definitions */
 384:../firmware/CMSIS/core/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:../firmware/CMSIS/core/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:../firmware/CMSIS/core/core_cm4.h **** 
 387:../firmware/CMSIS/core/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:../firmware/CMSIS/core/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:../firmware/CMSIS/core/core_cm4.h **** 
 390:../firmware/CMSIS/core/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:../firmware/CMSIS/core/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:../firmware/CMSIS/core/core_cm4.h **** 
 393:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:../firmware/CMSIS/core/core_cm4.h **** 
 395:../firmware/CMSIS/core/core_cm4.h **** 
 396:../firmware/CMSIS/core/core_cm4.h **** /**
 397:../firmware/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:../firmware/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:../firmware/CMSIS/core/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:../firmware/CMSIS/core/core_cm4.h ****   @{
 401:../firmware/CMSIS/core/core_cm4.h ****  */
 402:../firmware/CMSIS/core/core_cm4.h **** 
 403:../firmware/CMSIS/core/core_cm4.h **** /**
 404:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:../firmware/CMSIS/core/core_cm4.h ****  */
 406:../firmware/CMSIS/core/core_cm4.h **** typedef struct
 407:../firmware/CMSIS/core/core_cm4.h **** {
 408:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[24U];
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 71


 414:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:../firmware/CMSIS/core/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:../firmware/CMSIS/core/core_cm4.h **** }  NVIC_Type;
 422:../firmware/CMSIS/core/core_cm4.h **** 
 423:../firmware/CMSIS/core/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:../firmware/CMSIS/core/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:../firmware/CMSIS/core/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:../firmware/CMSIS/core/core_cm4.h **** 
 427:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:../firmware/CMSIS/core/core_cm4.h **** 
 429:../firmware/CMSIS/core/core_cm4.h **** 
 430:../firmware/CMSIS/core/core_cm4.h **** /**
 431:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:../firmware/CMSIS/core/core_cm4.h ****   @{
 435:../firmware/CMSIS/core/core_cm4.h ****  */
 436:../firmware/CMSIS/core/core_cm4.h **** 
 437:../firmware/CMSIS/core/core_cm4.h **** /**
 438:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:../firmware/CMSIS/core/core_cm4.h ****  */
 440:../firmware/CMSIS/core/core_cm4.h **** typedef struct
 441:../firmware/CMSIS/core/core_cm4.h **** {
 442:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:../firmware/CMSIS/core/core_cm4.h **** } SCB_Type;
 464:../firmware/CMSIS/core/core_cm4.h **** 
 465:../firmware/CMSIS/core/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:../firmware/CMSIS/core/core_cm4.h **** 
 469:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 72


 471:../firmware/CMSIS/core/core_cm4.h **** 
 472:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:../firmware/CMSIS/core/core_cm4.h **** 
 475:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:../firmware/CMSIS/core/core_cm4.h **** 
 478:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:../firmware/CMSIS/core/core_cm4.h **** 
 481:../firmware/CMSIS/core/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:../firmware/CMSIS/core/core_cm4.h **** 
 485:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:../firmware/CMSIS/core/core_cm4.h **** 
 488:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:../firmware/CMSIS/core/core_cm4.h **** 
 491:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:../firmware/CMSIS/core/core_cm4.h **** 
 494:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:../firmware/CMSIS/core/core_cm4.h **** 
 497:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:../firmware/CMSIS/core/core_cm4.h **** 
 500:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:../firmware/CMSIS/core/core_cm4.h **** 
 503:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:../firmware/CMSIS/core/core_cm4.h **** 
 506:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:../firmware/CMSIS/core/core_cm4.h **** 
 509:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:../firmware/CMSIS/core/core_cm4.h **** 
 512:../firmware/CMSIS/core/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:../firmware/CMSIS/core/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:../firmware/CMSIS/core/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:../firmware/CMSIS/core/core_cm4.h **** 
 516:../firmware/CMSIS/core/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:../firmware/CMSIS/core/core_cm4.h **** 
 520:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:../firmware/CMSIS/core/core_cm4.h **** 
 523:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:../firmware/CMSIS/core/core_cm4.h **** 
 526:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 73


 528:../firmware/CMSIS/core/core_cm4.h **** 
 529:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:../firmware/CMSIS/core/core_cm4.h **** 
 532:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:../firmware/CMSIS/core/core_cm4.h **** 
 535:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:../firmware/CMSIS/core/core_cm4.h **** 
 538:../firmware/CMSIS/core/core_cm4.h **** /* SCB System Control Register Definitions */
 539:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:../firmware/CMSIS/core/core_cm4.h **** 
 542:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:../firmware/CMSIS/core/core_cm4.h **** 
 545:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:../firmware/CMSIS/core/core_cm4.h **** 
 548:../firmware/CMSIS/core/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:../firmware/CMSIS/core/core_cm4.h **** 
 552:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:../firmware/CMSIS/core/core_cm4.h **** 
 555:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:../firmware/CMSIS/core/core_cm4.h **** 
 558:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:../firmware/CMSIS/core/core_cm4.h **** 
 561:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:../firmware/CMSIS/core/core_cm4.h **** 
 564:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:../firmware/CMSIS/core/core_cm4.h **** 
 567:../firmware/CMSIS/core/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:../firmware/CMSIS/core/core_cm4.h **** 
 571:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:../firmware/CMSIS/core/core_cm4.h **** 
 574:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:../firmware/CMSIS/core/core_cm4.h **** 
 577:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:../firmware/CMSIS/core/core_cm4.h **** 
 580:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:../firmware/CMSIS/core/core_cm4.h **** 
 583:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 74


 585:../firmware/CMSIS/core/core_cm4.h **** 
 586:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:../firmware/CMSIS/core/core_cm4.h **** 
 589:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:../firmware/CMSIS/core/core_cm4.h **** 
 592:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:../firmware/CMSIS/core/core_cm4.h **** 
 595:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:../firmware/CMSIS/core/core_cm4.h **** 
 598:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:../firmware/CMSIS/core/core_cm4.h **** 
 601:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:../firmware/CMSIS/core/core_cm4.h **** 
 604:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:../firmware/CMSIS/core/core_cm4.h **** 
 607:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:../firmware/CMSIS/core/core_cm4.h **** 
 610:../firmware/CMSIS/core/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:../firmware/CMSIS/core/core_cm4.h **** 
 614:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:../firmware/CMSIS/core/core_cm4.h **** 
 617:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:../firmware/CMSIS/core/core_cm4.h **** 
 620:../firmware/CMSIS/core/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:../firmware/CMSIS/core/core_cm4.h **** 
 624:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:../firmware/CMSIS/core/core_cm4.h **** 
 627:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:../firmware/CMSIS/core/core_cm4.h **** 
 630:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:../firmware/CMSIS/core/core_cm4.h **** 
 633:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:../firmware/CMSIS/core/core_cm4.h **** 
 636:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:../firmware/CMSIS/core/core_cm4.h **** 
 639:../firmware/CMSIS/core/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 75


 642:../firmware/CMSIS/core/core_cm4.h **** 
 643:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:../firmware/CMSIS/core/core_cm4.h **** 
 646:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:../firmware/CMSIS/core/core_cm4.h **** 
 649:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:../firmware/CMSIS/core/core_cm4.h **** 
 652:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:../firmware/CMSIS/core/core_cm4.h **** 
 655:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:../firmware/CMSIS/core/core_cm4.h **** 
 658:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:../firmware/CMSIS/core/core_cm4.h **** 
 661:../firmware/CMSIS/core/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:../firmware/CMSIS/core/core_cm4.h **** 
 665:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:../firmware/CMSIS/core/core_cm4.h **** 
 668:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:../firmware/CMSIS/core/core_cm4.h **** 
 671:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:../firmware/CMSIS/core/core_cm4.h **** 
 674:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:../firmware/CMSIS/core/core_cm4.h **** 
 677:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:../firmware/CMSIS/core/core_cm4.h **** 
 680:../firmware/CMSIS/core/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:../firmware/CMSIS/core/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:../firmware/CMSIS/core/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:../firmware/CMSIS/core/core_cm4.h **** 
 684:../firmware/CMSIS/core/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:../firmware/CMSIS/core/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:../firmware/CMSIS/core/core_cm4.h **** 
 687:../firmware/CMSIS/core/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:../firmware/CMSIS/core/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:../firmware/CMSIS/core/core_cm4.h **** 
 690:../firmware/CMSIS/core/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:../firmware/CMSIS/core/core_cm4.h **** 
 694:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:../firmware/CMSIS/core/core_cm4.h **** 
 697:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 76


 699:../firmware/CMSIS/core/core_cm4.h **** 
 700:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:../firmware/CMSIS/core/core_cm4.h **** 
 703:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:../firmware/CMSIS/core/core_cm4.h **** 
 706:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:../firmware/CMSIS/core/core_cm4.h **** 
 708:../firmware/CMSIS/core/core_cm4.h **** 
 709:../firmware/CMSIS/core/core_cm4.h **** /**
 710:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:../firmware/CMSIS/core/core_cm4.h ****   @{
 714:../firmware/CMSIS/core/core_cm4.h ****  */
 715:../firmware/CMSIS/core/core_cm4.h **** 
 716:../firmware/CMSIS/core/core_cm4.h **** /**
 717:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:../firmware/CMSIS/core/core_cm4.h ****  */
 719:../firmware/CMSIS/core/core_cm4.h **** typedef struct
 720:../firmware/CMSIS/core/core_cm4.h **** {
 721:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:../firmware/CMSIS/core/core_cm4.h **** } SCnSCB_Type;
 725:../firmware/CMSIS/core/core_cm4.h **** 
 726:../firmware/CMSIS/core/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:../firmware/CMSIS/core/core_cm4.h **** 
 730:../firmware/CMSIS/core/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:../firmware/CMSIS/core/core_cm4.h **** 
 734:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:../firmware/CMSIS/core/core_cm4.h **** 
 737:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:../firmware/CMSIS/core/core_cm4.h **** 
 740:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:../firmware/CMSIS/core/core_cm4.h **** 
 743:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:../firmware/CMSIS/core/core_cm4.h **** 
 746:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:../firmware/CMSIS/core/core_cm4.h **** 
 748:../firmware/CMSIS/core/core_cm4.h **** 
 749:../firmware/CMSIS/core/core_cm4.h **** /**
 750:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:../firmware/CMSIS/core/core_cm4.h ****   @{
 754:../firmware/CMSIS/core/core_cm4.h ****  */
 755:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 77


 756:../firmware/CMSIS/core/core_cm4.h **** /**
 757:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:../firmware/CMSIS/core/core_cm4.h ****  */
 759:../firmware/CMSIS/core/core_cm4.h **** typedef struct
 760:../firmware/CMSIS/core/core_cm4.h **** {
 761:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:../firmware/CMSIS/core/core_cm4.h **** } SysTick_Type;
 766:../firmware/CMSIS/core/core_cm4.h **** 
 767:../firmware/CMSIS/core/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:../firmware/CMSIS/core/core_cm4.h **** 
 771:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:../firmware/CMSIS/core/core_cm4.h **** 
 774:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:../firmware/CMSIS/core/core_cm4.h **** 
 777:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:../firmware/CMSIS/core/core_cm4.h **** 
 780:../firmware/CMSIS/core/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:../firmware/CMSIS/core/core_cm4.h **** 
 784:../firmware/CMSIS/core/core_cm4.h **** /* SysTick Current Register Definitions */
 785:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:../firmware/CMSIS/core/core_cm4.h **** 
 788:../firmware/CMSIS/core/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:../firmware/CMSIS/core/core_cm4.h **** 
 792:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:../firmware/CMSIS/core/core_cm4.h **** 
 795:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:../firmware/CMSIS/core/core_cm4.h **** 
 798:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:../firmware/CMSIS/core/core_cm4.h **** 
 800:../firmware/CMSIS/core/core_cm4.h **** 
 801:../firmware/CMSIS/core/core_cm4.h **** /**
 802:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:../firmware/CMSIS/core/core_cm4.h ****   @{
 806:../firmware/CMSIS/core/core_cm4.h ****  */
 807:../firmware/CMSIS/core/core_cm4.h **** 
 808:../firmware/CMSIS/core/core_cm4.h **** /**
 809:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:../firmware/CMSIS/core/core_cm4.h ****  */
 811:../firmware/CMSIS/core/core_cm4.h **** typedef struct
 812:../firmware/CMSIS/core/core_cm4.h **** {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 78


 813:../firmware/CMSIS/core/core_cm4.h ****   __OM  union
 814:../firmware/CMSIS/core/core_cm4.h ****   {
 815:../firmware/CMSIS/core/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:../firmware/CMSIS/core/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:../firmware/CMSIS/core/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:../firmware/CMSIS/core/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:../firmware/CMSIS/core/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:../firmware/CMSIS/core/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:../firmware/CMSIS/core/core_cm4.h **** } ITM_Type;
 846:../firmware/CMSIS/core/core_cm4.h **** 
 847:../firmware/CMSIS/core/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:../firmware/CMSIS/core/core_cm4.h **** 
 851:../firmware/CMSIS/core/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:../firmware/CMSIS/core/core_cm4.h **** 
 855:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:../firmware/CMSIS/core/core_cm4.h **** 
 858:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:../firmware/CMSIS/core/core_cm4.h **** 
 861:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:../firmware/CMSIS/core/core_cm4.h **** 
 864:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:../firmware/CMSIS/core/core_cm4.h **** 
 867:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 79


 870:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:../firmware/CMSIS/core/core_cm4.h **** 
 873:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:../firmware/CMSIS/core/core_cm4.h **** 
 876:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:../firmware/CMSIS/core/core_cm4.h **** 
 879:../firmware/CMSIS/core/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:../firmware/CMSIS/core/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:../firmware/CMSIS/core/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:../firmware/CMSIS/core/core_cm4.h **** 
 883:../firmware/CMSIS/core/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:../firmware/CMSIS/core/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:../firmware/CMSIS/core/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:../firmware/CMSIS/core/core_cm4.h **** 
 887:../firmware/CMSIS/core/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:../firmware/CMSIS/core/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:../firmware/CMSIS/core/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:../firmware/CMSIS/core/core_cm4.h **** 
 891:../firmware/CMSIS/core/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:../firmware/CMSIS/core/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:../firmware/CMSIS/core/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:../firmware/CMSIS/core/core_cm4.h **** 
 895:../firmware/CMSIS/core/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:../firmware/CMSIS/core/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:../firmware/CMSIS/core/core_cm4.h **** 
 898:../firmware/CMSIS/core/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:../firmware/CMSIS/core/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:../firmware/CMSIS/core/core_cm4.h **** 
 901:../firmware/CMSIS/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:../firmware/CMSIS/core/core_cm4.h **** 
 903:../firmware/CMSIS/core/core_cm4.h **** 
 904:../firmware/CMSIS/core/core_cm4.h **** /**
 905:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:../firmware/CMSIS/core/core_cm4.h ****   @{
 909:../firmware/CMSIS/core/core_cm4.h ****  */
 910:../firmware/CMSIS/core/core_cm4.h **** 
 911:../firmware/CMSIS/core/core_cm4.h **** /**
 912:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:../firmware/CMSIS/core/core_cm4.h ****  */
 914:../firmware/CMSIS/core/core_cm4.h **** typedef struct
 915:../firmware/CMSIS/core/core_cm4.h **** {
 916:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 80


 927:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:../firmware/CMSIS/core/core_cm4.h **** } DWT_Type;
 940:../firmware/CMSIS/core/core_cm4.h **** 
 941:../firmware/CMSIS/core/core_cm4.h **** /* DWT Control Register Definitions */
 942:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:../firmware/CMSIS/core/core_cm4.h **** 
 945:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:../firmware/CMSIS/core/core_cm4.h **** 
 948:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:../firmware/CMSIS/core/core_cm4.h **** 
 951:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:../firmware/CMSIS/core/core_cm4.h **** 
 954:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:../firmware/CMSIS/core/core_cm4.h **** 
 957:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:../firmware/CMSIS/core/core_cm4.h **** 
 960:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:../firmware/CMSIS/core/core_cm4.h **** 
 963:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:../firmware/CMSIS/core/core_cm4.h **** 
 966:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:../firmware/CMSIS/core/core_cm4.h **** 
 969:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:../firmware/CMSIS/core/core_cm4.h **** 
 972:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:../firmware/CMSIS/core/core_cm4.h **** 
 975:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:../firmware/CMSIS/core/core_cm4.h **** 
 978:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:../firmware/CMSIS/core/core_cm4.h **** 
 981:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 81


 984:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:../firmware/CMSIS/core/core_cm4.h **** 
 987:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:../firmware/CMSIS/core/core_cm4.h **** 
 990:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:../firmware/CMSIS/core/core_cm4.h **** 
 993:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:../firmware/CMSIS/core/core_cm4.h **** 
 996:../firmware/CMSIS/core/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:../firmware/CMSIS/core/core_cm4.h **** 
1000:../firmware/CMSIS/core/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:../firmware/CMSIS/core/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:../firmware/CMSIS/core/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:../firmware/CMSIS/core/core_cm4.h **** 
1004:../firmware/CMSIS/core/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:../firmware/CMSIS/core/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:../firmware/CMSIS/core/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:../firmware/CMSIS/core/core_cm4.h **** 
1008:../firmware/CMSIS/core/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:../firmware/CMSIS/core/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:../firmware/CMSIS/core/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:../firmware/CMSIS/core/core_cm4.h **** 
1012:../firmware/CMSIS/core/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:../firmware/CMSIS/core/core_cm4.h **** 
1016:../firmware/CMSIS/core/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:../firmware/CMSIS/core/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:../firmware/CMSIS/core/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:../firmware/CMSIS/core/core_cm4.h **** 
1020:../firmware/CMSIS/core/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:../firmware/CMSIS/core/core_cm4.h **** 
1024:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:../firmware/CMSIS/core/core_cm4.h **** 
1027:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:../firmware/CMSIS/core/core_cm4.h **** 
1030:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:../firmware/CMSIS/core/core_cm4.h **** 
1033:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:../firmware/CMSIS/core/core_cm4.h **** 
1036:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:../firmware/CMSIS/core/core_cm4.h **** 
1039:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 82


1041:../firmware/CMSIS/core/core_cm4.h **** 
1042:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:../firmware/CMSIS/core/core_cm4.h **** 
1045:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:../firmware/CMSIS/core/core_cm4.h **** 
1048:../firmware/CMSIS/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:../firmware/CMSIS/core/core_cm4.h **** 
1050:../firmware/CMSIS/core/core_cm4.h **** 
1051:../firmware/CMSIS/core/core_cm4.h **** /**
1052:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:../firmware/CMSIS/core/core_cm4.h ****   @{
1056:../firmware/CMSIS/core/core_cm4.h ****  */
1057:../firmware/CMSIS/core/core_cm4.h **** 
1058:../firmware/CMSIS/core/core_cm4.h **** /**
1059:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:../firmware/CMSIS/core/core_cm4.h ****  */
1061:../firmware/CMSIS/core/core_cm4.h **** typedef struct
1062:../firmware/CMSIS/core/core_cm4.h **** {
1063:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:../firmware/CMSIS/core/core_cm4.h **** } TPI_Type;
1088:../firmware/CMSIS/core/core_cm4.h **** 
1089:../firmware/CMSIS/core/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:../firmware/CMSIS/core/core_cm4.h **** 
1093:../firmware/CMSIS/core/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:../firmware/CMSIS/core/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:../firmware/CMSIS/core/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:../firmware/CMSIS/core/core_cm4.h **** 
1097:../firmware/CMSIS/core/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 83


1098:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:../firmware/CMSIS/core/core_cm4.h **** 
1101:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:../firmware/CMSIS/core/core_cm4.h **** 
1104:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:../firmware/CMSIS/core/core_cm4.h **** 
1107:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:../firmware/CMSIS/core/core_cm4.h **** 
1110:../firmware/CMSIS/core/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:../firmware/CMSIS/core/core_cm4.h **** 
1114:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:../firmware/CMSIS/core/core_cm4.h **** 
1117:../firmware/CMSIS/core/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:../firmware/CMSIS/core/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:../firmware/CMSIS/core/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:../firmware/CMSIS/core/core_cm4.h **** 
1121:../firmware/CMSIS/core/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:../firmware/CMSIS/core/core_cm4.h **** 
1125:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:../firmware/CMSIS/core/core_cm4.h **** 
1128:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:../firmware/CMSIS/core/core_cm4.h **** 
1131:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:../firmware/CMSIS/core/core_cm4.h **** 
1134:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:../firmware/CMSIS/core/core_cm4.h **** 
1137:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:../firmware/CMSIS/core/core_cm4.h **** 
1140:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:../firmware/CMSIS/core/core_cm4.h **** 
1143:../firmware/CMSIS/core/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:../firmware/CMSIS/core/core_cm4.h **** 
1147:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:../firmware/CMSIS/core/core_cm4.h **** 
1150:../firmware/CMSIS/core/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:../firmware/CMSIS/core/core_cm4.h **** 
1154:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 84


1155:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:../firmware/CMSIS/core/core_cm4.h **** 
1157:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:../firmware/CMSIS/core/core_cm4.h **** 
1160:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:../firmware/CMSIS/core/core_cm4.h **** 
1163:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:../firmware/CMSIS/core/core_cm4.h **** 
1166:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:../firmware/CMSIS/core/core_cm4.h **** 
1169:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:../firmware/CMSIS/core/core_cm4.h **** 
1172:../firmware/CMSIS/core/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:../firmware/CMSIS/core/core_cm4.h **** 
1176:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:../firmware/CMSIS/core/core_cm4.h **** 
1179:../firmware/CMSIS/core/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:../firmware/CMSIS/core/core_cm4.h **** 
1183:../firmware/CMSIS/core/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:../firmware/CMSIS/core/core_cm4.h **** 
1187:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:../firmware/CMSIS/core/core_cm4.h **** 
1190:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:../firmware/CMSIS/core/core_cm4.h **** 
1193:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:../firmware/CMSIS/core/core_cm4.h **** 
1196:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:../firmware/CMSIS/core/core_cm4.h **** 
1199:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:../firmware/CMSIS/core/core_cm4.h **** 
1202:../firmware/CMSIS/core/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:../firmware/CMSIS/core/core_cm4.h **** 
1206:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:../firmware/CMSIS/core/core_cm4.h **** 
1209:../firmware/CMSIS/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:../firmware/CMSIS/core/core_cm4.h **** 
1211:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 85


1212:../firmware/CMSIS/core/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:../firmware/CMSIS/core/core_cm4.h **** /**
1214:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:../firmware/CMSIS/core/core_cm4.h ****   @{
1218:../firmware/CMSIS/core/core_cm4.h ****  */
1219:../firmware/CMSIS/core/core_cm4.h **** 
1220:../firmware/CMSIS/core/core_cm4.h **** /**
1221:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:../firmware/CMSIS/core/core_cm4.h ****  */
1223:../firmware/CMSIS/core/core_cm4.h **** typedef struct
1224:../firmware/CMSIS/core/core_cm4.h **** {
1225:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:../firmware/CMSIS/core/core_cm4.h **** } MPU_Type;
1237:../firmware/CMSIS/core/core_cm4.h **** 
1238:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:../firmware/CMSIS/core/core_cm4.h **** 
1240:../firmware/CMSIS/core/core_cm4.h **** /* MPU Type Register Definitions */
1241:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:../firmware/CMSIS/core/core_cm4.h **** 
1244:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:../firmware/CMSIS/core/core_cm4.h **** 
1247:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:../firmware/CMSIS/core/core_cm4.h **** 
1250:../firmware/CMSIS/core/core_cm4.h **** /* MPU Control Register Definitions */
1251:../firmware/CMSIS/core/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:../firmware/CMSIS/core/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:../firmware/CMSIS/core/core_cm4.h **** 
1254:../firmware/CMSIS/core/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:../firmware/CMSIS/core/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:../firmware/CMSIS/core/core_cm4.h **** 
1257:../firmware/CMSIS/core/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:../firmware/CMSIS/core/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:../firmware/CMSIS/core/core_cm4.h **** 
1260:../firmware/CMSIS/core/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:../firmware/CMSIS/core/core_cm4.h **** 
1264:../firmware/CMSIS/core/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:../firmware/CMSIS/core/core_cm4.h **** 
1268:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 86


1269:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:../firmware/CMSIS/core/core_cm4.h **** 
1271:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:../firmware/CMSIS/core/core_cm4.h **** 
1274:../firmware/CMSIS/core/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:../firmware/CMSIS/core/core_cm4.h **** 
1278:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:../firmware/CMSIS/core/core_cm4.h **** 
1281:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:../firmware/CMSIS/core/core_cm4.h **** 
1284:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:../firmware/CMSIS/core/core_cm4.h **** 
1287:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:../firmware/CMSIS/core/core_cm4.h **** 
1290:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:../firmware/CMSIS/core/core_cm4.h **** 
1293:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:../firmware/CMSIS/core/core_cm4.h **** 
1296:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:../firmware/CMSIS/core/core_cm4.h **** 
1299:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:../firmware/CMSIS/core/core_cm4.h **** 
1302:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:../firmware/CMSIS/core/core_cm4.h **** 
1305:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:../firmware/CMSIS/core/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:../firmware/CMSIS/core/core_cm4.h **** 
1308:../firmware/CMSIS/core/core_cm4.h **** 
1309:../firmware/CMSIS/core/core_cm4.h **** /**
1310:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:../firmware/CMSIS/core/core_cm4.h ****   @{
1314:../firmware/CMSIS/core/core_cm4.h ****  */
1315:../firmware/CMSIS/core/core_cm4.h **** 
1316:../firmware/CMSIS/core/core_cm4.h **** /**
1317:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:../firmware/CMSIS/core/core_cm4.h ****  */
1319:../firmware/CMSIS/core/core_cm4.h **** typedef struct
1320:../firmware/CMSIS/core/core_cm4.h **** {
1321:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 87


1326:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:../firmware/CMSIS/core/core_cm4.h **** } FPU_Type;
1328:../firmware/CMSIS/core/core_cm4.h **** 
1329:../firmware/CMSIS/core/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:../firmware/CMSIS/core/core_cm4.h **** 
1333:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:../firmware/CMSIS/core/core_cm4.h **** 
1336:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:../firmware/CMSIS/core/core_cm4.h **** 
1339:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:../firmware/CMSIS/core/core_cm4.h **** 
1342:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:../firmware/CMSIS/core/core_cm4.h **** 
1345:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:../firmware/CMSIS/core/core_cm4.h **** 
1348:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:../firmware/CMSIS/core/core_cm4.h **** 
1351:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:../firmware/CMSIS/core/core_cm4.h **** 
1354:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:../firmware/CMSIS/core/core_cm4.h **** 
1357:../firmware/CMSIS/core/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:../firmware/CMSIS/core/core_cm4.h **** 
1361:../firmware/CMSIS/core/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:../firmware/CMSIS/core/core_cm4.h **** 
1365:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:../firmware/CMSIS/core/core_cm4.h **** 
1368:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:../firmware/CMSIS/core/core_cm4.h **** 
1371:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:../firmware/CMSIS/core/core_cm4.h **** 
1374:../firmware/CMSIS/core/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:../firmware/CMSIS/core/core_cm4.h **** 
1378:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:../firmware/CMSIS/core/core_cm4.h **** 
1381:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 88


1383:../firmware/CMSIS/core/core_cm4.h **** 
1384:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:../firmware/CMSIS/core/core_cm4.h **** 
1387:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:../firmware/CMSIS/core/core_cm4.h **** 
1390:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:../firmware/CMSIS/core/core_cm4.h **** 
1393:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:../firmware/CMSIS/core/core_cm4.h **** 
1396:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:../firmware/CMSIS/core/core_cm4.h **** 
1399:../firmware/CMSIS/core/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:../firmware/CMSIS/core/core_cm4.h **** 
1403:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:../firmware/CMSIS/core/core_cm4.h **** 
1406:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:../firmware/CMSIS/core/core_cm4.h **** 
1409:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:../firmware/CMSIS/core/core_cm4.h **** 
1412:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:../firmware/CMSIS/core/core_cm4.h **** 
1414:../firmware/CMSIS/core/core_cm4.h **** 
1415:../firmware/CMSIS/core/core_cm4.h **** /**
1416:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:../firmware/CMSIS/core/core_cm4.h ****   @{
1420:../firmware/CMSIS/core/core_cm4.h ****  */
1421:../firmware/CMSIS/core/core_cm4.h **** 
1422:../firmware/CMSIS/core/core_cm4.h **** /**
1423:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:../firmware/CMSIS/core/core_cm4.h ****  */
1425:../firmware/CMSIS/core/core_cm4.h **** typedef struct
1426:../firmware/CMSIS/core/core_cm4.h **** {
1427:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:../firmware/CMSIS/core/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:../firmware/CMSIS/core/core_cm4.h **** } CoreDebug_Type;
1432:../firmware/CMSIS/core/core_cm4.h **** 
1433:../firmware/CMSIS/core/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:../firmware/CMSIS/core/core_cm4.h **** 
1437:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 89


1440:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:../firmware/CMSIS/core/core_cm4.h **** 
1443:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:../firmware/CMSIS/core/core_cm4.h **** 
1446:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:../firmware/CMSIS/core/core_cm4.h **** 
1449:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:../firmware/CMSIS/core/core_cm4.h **** 
1452:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:../firmware/CMSIS/core/core_cm4.h **** 
1455:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:../firmware/CMSIS/core/core_cm4.h **** 
1458:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:../firmware/CMSIS/core/core_cm4.h **** 
1461:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:../firmware/CMSIS/core/core_cm4.h **** 
1464:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:../firmware/CMSIS/core/core_cm4.h **** 
1467:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:../firmware/CMSIS/core/core_cm4.h **** 
1470:../firmware/CMSIS/core/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:../firmware/CMSIS/core/core_cm4.h **** 
1474:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:../firmware/CMSIS/core/core_cm4.h **** 
1477:../firmware/CMSIS/core/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:../firmware/CMSIS/core/core_cm4.h **** 
1481:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:../firmware/CMSIS/core/core_cm4.h **** 
1484:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:../firmware/CMSIS/core/core_cm4.h **** 
1487:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:../firmware/CMSIS/core/core_cm4.h **** 
1490:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:../firmware/CMSIS/core/core_cm4.h **** 
1493:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:../firmware/CMSIS/core/core_cm4.h **** 
1496:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 90


1497:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:../firmware/CMSIS/core/core_cm4.h **** 
1499:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:../firmware/CMSIS/core/core_cm4.h **** 
1502:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:../firmware/CMSIS/core/core_cm4.h **** 
1505:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:../firmware/CMSIS/core/core_cm4.h **** 
1508:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:../firmware/CMSIS/core/core_cm4.h **** 
1511:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:../firmware/CMSIS/core/core_cm4.h **** 
1514:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:../firmware/CMSIS/core/core_cm4.h **** 
1517:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:../firmware/CMSIS/core/core_cm4.h **** 
1519:../firmware/CMSIS/core/core_cm4.h **** 
1520:../firmware/CMSIS/core/core_cm4.h **** /**
1521:../firmware/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:../firmware/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:../firmware/CMSIS/core/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:../firmware/CMSIS/core/core_cm4.h ****   @{
1525:../firmware/CMSIS/core/core_cm4.h ****  */
1526:../firmware/CMSIS/core/core_cm4.h **** 
1527:../firmware/CMSIS/core/core_cm4.h **** /**
1528:../firmware/CMSIS/core/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:../firmware/CMSIS/core/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:../firmware/CMSIS/core/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:../firmware/CMSIS/core/core_cm4.h ****   \return           Masked and shifted value.
1532:../firmware/CMSIS/core/core_cm4.h **** */
1533:../firmware/CMSIS/core/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:../firmware/CMSIS/core/core_cm4.h **** 
1535:../firmware/CMSIS/core/core_cm4.h **** /**
1536:../firmware/CMSIS/core/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:../firmware/CMSIS/core/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:../firmware/CMSIS/core/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:../firmware/CMSIS/core/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:../firmware/CMSIS/core/core_cm4.h **** */
1541:../firmware/CMSIS/core/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:../firmware/CMSIS/core/core_cm4.h **** 
1543:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:../firmware/CMSIS/core/core_cm4.h **** 
1545:../firmware/CMSIS/core/core_cm4.h **** 
1546:../firmware/CMSIS/core/core_cm4.h **** /**
1547:../firmware/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:../firmware/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:../firmware/CMSIS/core/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:../firmware/CMSIS/core/core_cm4.h ****   @{
1551:../firmware/CMSIS/core/core_cm4.h ****  */
1552:../firmware/CMSIS/core/core_cm4.h **** 
1553:../firmware/CMSIS/core/core_cm4.h **** /* Memory mapping of Core Hardware */
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 91


1554:../firmware/CMSIS/core/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:../firmware/CMSIS/core/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:../firmware/CMSIS/core/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:../firmware/CMSIS/core/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:../firmware/CMSIS/core/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:../firmware/CMSIS/core/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:../firmware/CMSIS/core/core_cm4.h **** 
1563:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:../firmware/CMSIS/core/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:../firmware/CMSIS/core/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:../firmware/CMSIS/core/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:../firmware/CMSIS/core/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:../firmware/CMSIS/core/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:../firmware/CMSIS/core/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:../firmware/CMSIS/core/core_cm4.h **** 
1572:../firmware/CMSIS/core/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:../firmware/CMSIS/core/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:../firmware/CMSIS/core/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:../firmware/CMSIS/core/core_cm4.h **** #endif
1576:../firmware/CMSIS/core/core_cm4.h **** 
1577:../firmware/CMSIS/core/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:../firmware/CMSIS/core/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:../firmware/CMSIS/core/core_cm4.h **** 
1580:../firmware/CMSIS/core/core_cm4.h **** /*@} */
1581:../firmware/CMSIS/core/core_cm4.h **** 
1582:../firmware/CMSIS/core/core_cm4.h **** 
1583:../firmware/CMSIS/core/core_cm4.h **** 
1584:../firmware/CMSIS/core/core_cm4.h **** /*******************************************************************************
1585:../firmware/CMSIS/core/core_cm4.h ****  *                Hardware Abstraction Layer
1586:../firmware/CMSIS/core/core_cm4.h ****   Core Function Interface contains:
1587:../firmware/CMSIS/core/core_cm4.h ****   - Core NVIC Functions
1588:../firmware/CMSIS/core/core_cm4.h ****   - Core SysTick Functions
1589:../firmware/CMSIS/core/core_cm4.h ****   - Core Debug Functions
1590:../firmware/CMSIS/core/core_cm4.h ****   - Core Register Access Functions
1591:../firmware/CMSIS/core/core_cm4.h ****  ******************************************************************************/
1592:../firmware/CMSIS/core/core_cm4.h **** /**
1593:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:../firmware/CMSIS/core/core_cm4.h **** */
1595:../firmware/CMSIS/core/core_cm4.h **** 
1596:../firmware/CMSIS/core/core_cm4.h **** 
1597:../firmware/CMSIS/core/core_cm4.h **** 
1598:../firmware/CMSIS/core/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:../firmware/CMSIS/core/core_cm4.h **** /**
1600:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:../firmware/CMSIS/core/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:../firmware/CMSIS/core/core_cm4.h ****   @{
1604:../firmware/CMSIS/core/core_cm4.h ****  */
1605:../firmware/CMSIS/core/core_cm4.h **** 
1606:../firmware/CMSIS/core/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:../firmware/CMSIS/core/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:../firmware/CMSIS/core/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:../firmware/CMSIS/core/core_cm4.h ****   #endif
1610:../firmware/CMSIS/core/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 92


1611:../firmware/CMSIS/core/core_cm4.h **** #else
1612:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:../firmware/CMSIS/core/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:../firmware/CMSIS/core/core_cm4.h **** 
1626:../firmware/CMSIS/core/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:../firmware/CMSIS/core/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:../firmware/CMSIS/core/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:../firmware/CMSIS/core/core_cm4.h ****   #endif
1630:../firmware/CMSIS/core/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:../firmware/CMSIS/core/core_cm4.h **** #else
1632:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:../firmware/CMSIS/core/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:../firmware/CMSIS/core/core_cm4.h **** 
1636:../firmware/CMSIS/core/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:../firmware/CMSIS/core/core_cm4.h **** 
1638:../firmware/CMSIS/core/core_cm4.h **** 
1639:../firmware/CMSIS/core/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:../firmware/CMSIS/core/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:../firmware/CMSIS/core/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:../firmware/CMSIS/core/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:../firmware/CMSIS/core/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:../firmware/CMSIS/core/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:../firmware/CMSIS/core/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:../firmware/CMSIS/core/core_cm4.h **** 
1647:../firmware/CMSIS/core/core_cm4.h **** 
1648:../firmware/CMSIS/core/core_cm4.h **** /**
1649:../firmware/CMSIS/core/core_cm4.h ****   \brief   Set Priority Grouping
1650:../firmware/CMSIS/core/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:../firmware/CMSIS/core/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:../firmware/CMSIS/core/core_cm4.h ****            Only values from 0..7 are used.
1653:../firmware/CMSIS/core/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:../firmware/CMSIS/core/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:../firmware/CMSIS/core/core_cm4.h ****  */
1657:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:../firmware/CMSIS/core/core_cm4.h **** {
1659:../firmware/CMSIS/core/core_cm4.h ****   uint32_t reg_value;
1660:../firmware/CMSIS/core/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:../firmware/CMSIS/core/core_cm4.h **** 
1662:../firmware/CMSIS/core/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:../firmware/CMSIS/core/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:../firmware/CMSIS/core/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:../firmware/CMSIS/core/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:../firmware/CMSIS/core/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:../firmware/CMSIS/core/core_cm4.h ****   SCB->AIRCR =  reg_value;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 93


1668:../firmware/CMSIS/core/core_cm4.h **** }
1669:../firmware/CMSIS/core/core_cm4.h **** 
1670:../firmware/CMSIS/core/core_cm4.h **** 
1671:../firmware/CMSIS/core/core_cm4.h **** /**
1672:../firmware/CMSIS/core/core_cm4.h ****   \brief   Get Priority Grouping
1673:../firmware/CMSIS/core/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:../firmware/CMSIS/core/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:../firmware/CMSIS/core/core_cm4.h ****  */
1676:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:../firmware/CMSIS/core/core_cm4.h **** {
1678:../firmware/CMSIS/core/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:../firmware/CMSIS/core/core_cm4.h **** }
1680:../firmware/CMSIS/core/core_cm4.h **** 
1681:../firmware/CMSIS/core/core_cm4.h **** 
1682:../firmware/CMSIS/core/core_cm4.h **** /**
1683:../firmware/CMSIS/core/core_cm4.h ****   \brief   Enable Interrupt
1684:../firmware/CMSIS/core/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1687:../firmware/CMSIS/core/core_cm4.h ****  */
1688:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:../firmware/CMSIS/core/core_cm4.h **** {
1690:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:../firmware/CMSIS/core/core_cm4.h ****   {
1692:../firmware/CMSIS/core/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:../firmware/CMSIS/core/core_cm4.h ****   }
1694:../firmware/CMSIS/core/core_cm4.h **** }
1695:../firmware/CMSIS/core/core_cm4.h **** 
1696:../firmware/CMSIS/core/core_cm4.h **** 
1697:../firmware/CMSIS/core/core_cm4.h **** /**
1698:../firmware/CMSIS/core/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:../firmware/CMSIS/core/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:../firmware/CMSIS/core/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:../firmware/CMSIS/core/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1704:../firmware/CMSIS/core/core_cm4.h ****  */
1705:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:../firmware/CMSIS/core/core_cm4.h **** {
1707:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:../firmware/CMSIS/core/core_cm4.h ****   {
1709:../firmware/CMSIS/core/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:../firmware/CMSIS/core/core_cm4.h ****   }
1711:../firmware/CMSIS/core/core_cm4.h ****   else
1712:../firmware/CMSIS/core/core_cm4.h ****   {
1713:../firmware/CMSIS/core/core_cm4.h ****     return(0U);
1714:../firmware/CMSIS/core/core_cm4.h ****   }
1715:../firmware/CMSIS/core/core_cm4.h **** }
1716:../firmware/CMSIS/core/core_cm4.h **** 
1717:../firmware/CMSIS/core/core_cm4.h **** 
1718:../firmware/CMSIS/core/core_cm4.h **** /**
1719:../firmware/CMSIS/core/core_cm4.h ****   \brief   Disable Interrupt
1720:../firmware/CMSIS/core/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1723:../firmware/CMSIS/core/core_cm4.h ****  */
1724:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 94


1725:../firmware/CMSIS/core/core_cm4.h **** {
1726:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:../firmware/CMSIS/core/core_cm4.h ****   {
1728:../firmware/CMSIS/core/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:../firmware/CMSIS/core/core_cm4.h ****     __DSB();
1730:../firmware/CMSIS/core/core_cm4.h ****     __ISB();
1731:../firmware/CMSIS/core/core_cm4.h ****   }
1732:../firmware/CMSIS/core/core_cm4.h **** }
1733:../firmware/CMSIS/core/core_cm4.h **** 
1734:../firmware/CMSIS/core/core_cm4.h **** 
1735:../firmware/CMSIS/core/core_cm4.h **** /**
1736:../firmware/CMSIS/core/core_cm4.h ****   \brief   Get Pending Interrupt
1737:../firmware/CMSIS/core/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:../firmware/CMSIS/core/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:../firmware/CMSIS/core/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1742:../firmware/CMSIS/core/core_cm4.h ****  */
1743:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:../firmware/CMSIS/core/core_cm4.h **** {
1745:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:../firmware/CMSIS/core/core_cm4.h ****   {
1747:../firmware/CMSIS/core/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:../firmware/CMSIS/core/core_cm4.h ****   }
1749:../firmware/CMSIS/core/core_cm4.h ****   else
1750:../firmware/CMSIS/core/core_cm4.h ****   {
1751:../firmware/CMSIS/core/core_cm4.h ****     return(0U);
1752:../firmware/CMSIS/core/core_cm4.h ****   }
1753:../firmware/CMSIS/core/core_cm4.h **** }
1754:../firmware/CMSIS/core/core_cm4.h **** 
1755:../firmware/CMSIS/core/core_cm4.h **** 
1756:../firmware/CMSIS/core/core_cm4.h **** /**
1757:../firmware/CMSIS/core/core_cm4.h ****   \brief   Set Pending Interrupt
1758:../firmware/CMSIS/core/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1761:../firmware/CMSIS/core/core_cm4.h ****  */
1762:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:../firmware/CMSIS/core/core_cm4.h **** {
1764:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:../firmware/CMSIS/core/core_cm4.h ****   {
1766:../firmware/CMSIS/core/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:../firmware/CMSIS/core/core_cm4.h ****   }
1768:../firmware/CMSIS/core/core_cm4.h **** }
1769:../firmware/CMSIS/core/core_cm4.h **** 
1770:../firmware/CMSIS/core/core_cm4.h **** 
1771:../firmware/CMSIS/core/core_cm4.h **** /**
1772:../firmware/CMSIS/core/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:../firmware/CMSIS/core/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1776:../firmware/CMSIS/core/core_cm4.h ****  */
1777:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:../firmware/CMSIS/core/core_cm4.h **** {
1779:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:../firmware/CMSIS/core/core_cm4.h ****   {
1781:../firmware/CMSIS/core/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 95


1782:../firmware/CMSIS/core/core_cm4.h ****   }
1783:../firmware/CMSIS/core/core_cm4.h **** }
1784:../firmware/CMSIS/core/core_cm4.h **** 
1785:../firmware/CMSIS/core/core_cm4.h **** 
1786:../firmware/CMSIS/core/core_cm4.h **** /**
1787:../firmware/CMSIS/core/core_cm4.h ****   \brief   Get Active Interrupt
1788:../firmware/CMSIS/core/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:../firmware/CMSIS/core/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:../firmware/CMSIS/core/core_cm4.h ****   \return             1  Interrupt status is active.
1792:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1793:../firmware/CMSIS/core/core_cm4.h ****  */
1794:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:../firmware/CMSIS/core/core_cm4.h **** {
1796:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:../firmware/CMSIS/core/core_cm4.h ****   {
1798:../firmware/CMSIS/core/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:../firmware/CMSIS/core/core_cm4.h ****   }
1800:../firmware/CMSIS/core/core_cm4.h ****   else
1801:../firmware/CMSIS/core/core_cm4.h ****   {
1802:../firmware/CMSIS/core/core_cm4.h ****     return(0U);
1803:../firmware/CMSIS/core/core_cm4.h ****   }
1804:../firmware/CMSIS/core/core_cm4.h **** }
1805:../firmware/CMSIS/core/core_cm4.h **** 
1806:../firmware/CMSIS/core/core_cm4.h **** 
1807:../firmware/CMSIS/core/core_cm4.h **** /**
1808:../firmware/CMSIS/core/core_cm4.h ****   \brief   Set Interrupt Priority
1809:../firmware/CMSIS/core/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:../firmware/CMSIS/core/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:../firmware/CMSIS/core/core_cm4.h ****            or negative to specify a processor exception.
1812:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:../firmware/CMSIS/core/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:../firmware/CMSIS/core/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:../firmware/CMSIS/core/core_cm4.h ****  */
1816:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 1150              		.loc 2 1816 22 view .LVU354
 1151              	.LBB89:
1817:../firmware/CMSIS/core/core_cm4.h **** {
1818:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 1152              		.loc 2 1818 3 view .LVU355
1819:../firmware/CMSIS/core/core_cm4.h ****   {
1820:../firmware/CMSIS/core/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:../firmware/CMSIS/core/core_cm4.h ****   }
1822:../firmware/CMSIS/core/core_cm4.h ****   else
1823:../firmware/CMSIS/core/core_cm4.h ****   {
1824:../firmware/CMSIS/core/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 1153              		.loc 2 1824 5 view .LVU356
 1154              		.loc 2 1824 46 is_stmt 0 view .LVU357
 1155 00dc 2A4B     		ldr	r3, .L125+12
 1156 00de F022     		movs	r2, #240
 1157 00e0 83F82320 		strb	r2, [r3, #35]
 1158              	.LVL78:
 1159              		.loc 2 1824 46 view .LVU358
 1160              	.LBE89:
 1161              	.LBE88:
 691:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Load the SysTick Counter Value */
 1162              		.loc 1 691 13 is_stmt 1 view .LVU359
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 96


 691:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Load the SysTick Counter Value */
 1163              		.loc 1 691 31 is_stmt 0 view .LVU360
 1164 00e4 294B     		ldr	r3, .L125+16
 1165 00e6 0A22     		movs	r2, #10
 1166 00e8 1B68     		ldr	r3, [r3]
 1167 00ea B3FBF2F3 		udiv	r3, r3, r2
 691:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Load the SysTick Counter Value */
 1168              		.loc 1 691 28 view .LVU361
 1169 00ee 4FF0E022 		mov	r2, #-536813568
 691:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Load the SysTick Counter Value */
 1170              		.loc 1 691 65 view .LVU362
 1171 00f2 23F07F43 		bic	r3, r3, #-16777216
 691:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Load the SysTick Counter Value */
 1172              		.loc 1 691 92 view .LVU363
 1173 00f6 013B     		subs	r3, r3, #1
 691:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Load the SysTick Counter Value */
 1174              		.loc 1 691 28 view .LVU364
 1175 00f8 5361     		str	r3, [r2, #20]
 693:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Enable SysTick IRQ and SysTick Timer */
 1176              		.loc 1 693 13 is_stmt 1 view .LVU365
 693:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             /* Enable SysTick IRQ and SysTick Timer */
 1177              		.loc 1 693 28 is_stmt 0 view .LVU366
 1178 00fa 0023     		movs	r3, #0
 1179 00fc 9361     		str	r3, [r2, #24]
 695:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                              SysTick_CTRL_TICKINT_Msk   |
 1180              		.loc 1 695 13 is_stmt 1 view .LVU367
 695:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                              SysTick_CTRL_TICKINT_Msk   |
 1181              		.loc 1 695 28 is_stmt 0 view .LVU368
 1182 00fe 0723     		movs	r3, #7
 1183 0100 1361     		str	r3, [r2, #16]
 1184              	.LVL79:
 1185              	.L93:
 702:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1186              		.loc 1 702 5 is_stmt 1 view .LVU369
 1187              	.LBB90:
 1188              	.LBI90:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 1189              		.loc 1 72 6 view .LVU370
 1190              	.LBB91:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1191              		.loc 1 75 5 view .LVU371
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1192              		.loc 1 75 14 is_stmt 0 view .LVU372
 1193 0102 204B     		ldr	r3, .L125+8
 1194 0104 FF22     		movs	r2, #255
 1195 0106 5A62     		str	r2, [r3, #36]
 1196              	.LBE91:
 1197              	.LBE90:
 704:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1198              		.loc 1 704 5 is_stmt 1 view .LVU373
 705:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1199              		.loc 1 705 1 is_stmt 0 view .LVU374
 1200 0108 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1201              	.LVL80:
 1202              	.L86:
 558:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1203              		.loc 1 558 44 discriminator 1 view .LVU375
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 97


 1204 010c E206     		lsls	r2, r4, #27
 1205              	.LVL81:
 558:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1206              		.loc 1 558 44 discriminator 1 view .LVU376
 1207 010e 05D5     		bpl	.L88
 560:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1208              		.loc 1 560 13 is_stmt 1 view .LVU377
 560:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1209              		.loc 1 560 60 is_stmt 0 view .LVU378
 1210 0110 24F01004 		bic	r4, r4, #16
 560:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1211              		.loc 1 560 82 view .LVU379
 1212 0114 0A34     		adds	r4, r4, #10
 1213 0116 E4B2     		uxtb	r4, r4
 560:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1214              		.loc 1 560 35 view .LVU380
 1215 0118 8AF80140 		strb	r4, [r10, #1]
 565:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1216              		.loc 1 565 5 is_stmt 1 view .LVU381
 581:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1217              		.loc 1 581 9 view .LVU382
 1218              	.L88:
 583:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_DateStruct->Month) << 8)
 1219              		.loc 1 583 13 view .LVU383
 583:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_DateStruct->Month) << 8)
 1220              		.loc 1 583 39 is_stmt 0 view .LVU384
 1221 011c FFF7FEFF 		bl	RTC_Byte_To_Bcd2
 1222              	.LVL82:
 583:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_DateStruct->Month) << 8)
 1223              		.loc 1 583 39 view .LVU385
 1224 0120 0746     		mov	r7, r0
 1225              	.LVL83:
 584:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_DateStruct->Date)) | ((uint32_t)RTC_DateSt
 1226              		.loc 1 584 37 view .LVU386
 1227 0122 2046     		mov	r0, r4
 1228 0124 FFF7FEFF 		bl	RTC_Byte_To_Bcd2
 1229              	.LVL84:
 1230 0128 0446     		mov	r4, r0
 585:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1231              		.loc 1 585 37 view .LVU387
 1232 012a 2846     		mov	r0, r5
 1233 012c FFF7FEFF 		bl	RTC_Byte_To_Bcd2
 1234              	.LVL85:
 583:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_DateStruct->Month) << 8)
 1235              		.loc 1 583 25 view .LVU388
 1236 0130 40EA0102 		orr	r2, r0, r1
 1237 0134 42EA0742 		orr	r2, r2, r7, lsl #16
 1238 0138 42EA0427 		orr	r7, r2, r4, lsl #8
 1239              	.L89:
 1240              	.LVL86:
 588:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1241              		.loc 1 588 9 is_stmt 1 view .LVU389
 588:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1242              		.loc 1 588 11 is_stmt 0 view .LVU390
 1243 013c B9F1000F 		cmp	r9, #0
 1244 0140 1AD0     		beq	.L101
 590:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_TimeStruct->Minutes) << 8)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 98


 1245              		.loc 1 590 13 is_stmt 1 view .LVU391
 590:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_TimeStruct->Minutes) << 8)
 1246              		.loc 1 590 49 is_stmt 0 view .LVU392
 1247 0142 99F80000 		ldrb	r0, [r9]	@ zero_extendqisi2
 1248 0146 FFF7FEFF 		bl	RTC_Byte_To_Bcd2
 1249              	.LVL87:
 1250 014a 0546     		mov	r5, r0
 591:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_TimeStruct->Seconds)) | (((uint32_t)RTC_Ti
 1251              		.loc 1 591 37 view .LVU393
 1252 014c 99F80100 		ldrb	r0, [r9, #1]	@ zero_extendqisi2
 1253 0150 FFF7FEFF 		bl	RTC_Byte_To_Bcd2
 1254              	.LVL88:
 1255 0154 0146     		mov	r1, r0
 592:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1256              		.loc 1 592 37 view .LVU394
 1257 0156 99F80200 		ldrb	r0, [r9, #2]	@ zero_extendqisi2
 1258 015a FFF7FEFF 		bl	RTC_Byte_To_Bcd2
 1259              	.LVL89:
 592:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1260              		.loc 1 592 84 discriminator 1 view .LVU395
 1261 015e 99F80330 		ldrb	r3, [r9, #3]	@ zero_extendqisi2
 590:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_TimeStruct->Minutes) << 8)
 1262              		.loc 1 590 25 view .LVU396
 1263 0162 40EA0344 		orr	r4, r0, r3, lsl #16
 1264 0166 44EA0544 		orr	r4, r4, r5, lsl #16
 1265 016a 44EA0124 		orr	r4, r4, r1, lsl #8
 1266              	.LVL90:
 590:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_TimeStruct->Minutes) << 8)
 1267              		.loc 1 590 25 view .LVU397
 1268 016e 70E7     		b	.L90
 1269              	.LVL91:
 1270              	.L85:
 565:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1271              		.loc 1 565 5 is_stmt 1 view .LVU398
 565:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1272              		.loc 1 565 8 is_stmt 0 view .LVU399
 1273 0170 0028     		cmp	r0, #0
 1274 0172 E3D0     		beq	.L89
 553:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value    = ERROR;
 1275              		.loc 1 553 14 view .LVU400
 1276 0174 1746     		mov	r7, r2
 1277 0176 5AE7     		b	.L87
 1278              	.LVL92:
 1279              	.L101:
 553:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value    = ERROR;
 1280              		.loc 1 553 31 view .LVU401
 1281 0178 4C46     		mov	r4, r9
 1282 017a 6AE7     		b	.L90
 1283              	.L126:
 1284              		.align	2
 1285              	.L125:
 1286 017c 00000000 		.word	first_init_flag.0
 1287 0180 00000000 		.word	RTC_Delay_Flag
 1288 0184 00280040 		.word	1073752064
 1289 0188 00ED00E0 		.word	-536810240
 1290 018c 00000000 		.word	SystemClockFrequency
 1291              		.cfi_endproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 99


 1292              	.LFE150:
 1294              		.section	.text.RTC_Date_Struct_Initializes,"ax",%progbits
 1295              		.align	1
 1296              		.global	RTC_Date_Struct_Initializes
 1297              		.syntax unified
 1298              		.thumb
 1299              		.thumb_func
 1301              	RTC_Date_Struct_Initializes:
 1302              	.LVL93:
 1303              	.LFB151:
 739:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Monday, January 01 xx00 */
 1304              		.loc 1 739 1 is_stmt 1 view -0
 1305              		.cfi_startproc
 1306              		@ args = 0, pretend = 0, frame = 0
 1307              		@ frame_needed = 0, uses_anonymous_args = 0
 1308              		@ link register save eliminated.
 741:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Date    = 1;
 1309              		.loc 1 741 5 view .LVU403
 741:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Date    = 1;
 1310              		.loc 1 741 29 is_stmt 0 view .LVU404
 1311 0000 0123     		movs	r3, #1
 1312 0002 0370     		strb	r3, [r0]
 742:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Month   = RTC_MONTH_JANUARY;
 1313              		.loc 1 742 5 is_stmt 1 view .LVU405
 742:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Month   = RTC_MONTH_JANUARY;
 1314              		.loc 1 742 29 is_stmt 0 view .LVU406
 1315 0004 8370     		strb	r3, [r0, #2]
 743:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Year    = 0;
 1316              		.loc 1 743 5 is_stmt 1 view .LVU407
 743:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Year    = 0;
 1317              		.loc 1 743 29 is_stmt 0 view .LVU408
 1318 0006 4370     		strb	r3, [r0, #1]
 744:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1319              		.loc 1 744 5 is_stmt 1 view .LVU409
 744:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1320              		.loc 1 744 29 is_stmt 0 view .LVU410
 1321 0008 0023     		movs	r3, #0
 1322 000a C370     		strb	r3, [r0, #3]
 745:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1323              		.loc 1 745 1 view .LVU411
 1324 000c 7047     		bx	lr
 1325              		.cfi_endproc
 1326              	.LFE151:
 1328              		.section	.text.RTC_Date_Get,"ax",%progbits
 1329              		.align	1
 1330              		.global	RTC_Date_Get
 1331              		.syntax unified
 1332              		.thumb
 1333              		.thumb_func
 1335              	RTC_Date_Get:
 1336              	.LVL94:
 1337              	.LFB152:
 758:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1338              		.loc 1 758 1 is_stmt 1 view -0
 1339              		.cfi_startproc
 1340              		@ args = 0, pretend = 0, frame = 0
 1341              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 100


 759:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1342              		.loc 1 759 5 view .LVU413
 762:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1343              		.loc 1 762 5 view .LVU414
 758:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1344              		.loc 1 758 1 is_stmt 0 view .LVU415
 1345 0000 38B5     		push	{r3, r4, r5, lr}
 1346              	.LCFI8:
 1347              		.cfi_def_cfa_offset 16
 1348              		.cfi_offset 3, -16
 1349              		.cfi_offset 4, -12
 1350              		.cfi_offset 5, -8
 1351              		.cfi_offset 14, -4
 762:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1352              		.loc 1 762 32 view .LVU416
 1353 0002 0E4B     		ldr	r3, .L130
 1354 0004 5B68     		ldr	r3, [r3, #4]
 1355              	.LVL95:
 765:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Month   = (uint8_t)((temp_value & (RTC_DATE_MOT | RTC_DATE_MOU)) >> 8);
 1356              		.loc 1 765 5 is_stmt 1 view .LVU417
 758:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1357              		.loc 1 758 1 is_stmt 0 view .LVU418
 1358 0006 0546     		mov	r5, r0
 766:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Date    = (uint8_t)(temp_value & (RTC_DATE_DAT | RTC_DATE_DAU));
 1359              		.loc 1 766 31 view .LVU419
 1360 0008 C3F30424 		ubfx	r4, r3, #8, #5
 765:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Month   = (uint8_t)((temp_value & (RTC_DATE_MOT | RTC_DATE_MOU)) >> 8);
 1361              		.loc 1 765 31 view .LVU420
 1362 000c C3F30740 		ubfx	r0, r3, #16, #8
 1363              	.LVL96:
 767:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->WeekDay = (uint8_t)((temp_value & (RTC_DATE_WDU)) >> 13);
 1364              		.loc 1 767 31 view .LVU421
 1365 0010 03F03F02 		and	r2, r3, #63
 768:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1366              		.loc 1 768 31 view .LVU422
 1367 0014 C3F34233 		ubfx	r3, r3, #13, #3
 1368              	.LVL97:
 765:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Month   = (uint8_t)((temp_value & (RTC_DATE_MOT | RTC_DATE_MOU)) >> 8);
 1369              		.loc 1 765 29 view .LVU423
 1370 0018 C870     		strb	r0, [r1, #3]
 766:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Date    = (uint8_t)(temp_value & (RTC_DATE_DAT | RTC_DATE_DAU));
 1371              		.loc 1 766 5 is_stmt 1 view .LVU424
 766:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->Date    = (uint8_t)(temp_value & (RTC_DATE_DAT | RTC_DATE_DAU));
 1372              		.loc 1 766 29 is_stmt 0 view .LVU425
 1373 001a 4C70     		strb	r4, [r1, #1]
 767:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->WeekDay = (uint8_t)((temp_value & (RTC_DATE_WDU)) >> 13);
 1374              		.loc 1 767 5 is_stmt 1 view .LVU426
 767:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_DateStruct->WeekDay = (uint8_t)((temp_value & (RTC_DATE_WDU)) >> 13);
 1375              		.loc 1 767 29 is_stmt 0 view .LVU427
 1376 001c 8A70     		strb	r2, [r1, #2]
 768:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1377              		.loc 1 768 5 is_stmt 1 view .LVU428
 768:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1378              		.loc 1 768 29 is_stmt 0 view .LVU429
 1379 001e 0B70     		strb	r3, [r1]
 771:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1380              		.loc 1 771 5 is_stmt 1 view .LVU430
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 101


 771:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1381              		.loc 1 771 8 is_stmt 0 view .LVU431
 1382 0020 55B9     		cbnz	r5, .L128
 774:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_DateStruct->Month = (uint8_t)RTC_Bcd2_To_Byte(RTC_DateStruct->Month);
 1383              		.loc 1 774 9 is_stmt 1 view .LVU432
 774:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_DateStruct->Month = (uint8_t)RTC_Bcd2_To_Byte(RTC_DateStruct->Month);
 1384              		.loc 1 774 42 is_stmt 0 view .LVU433
 1385 0022 FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 1386              	.LVL98:
 774:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_DateStruct->Month = (uint8_t)RTC_Bcd2_To_Byte(RTC_DateStruct->Month);
 1387              		.loc 1 774 31 discriminator 1 view .LVU434
 1388 0026 C870     		strb	r0, [r1, #3]
 775:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_DateStruct->Date  = (uint8_t)RTC_Bcd2_To_Byte(RTC_DateStruct->Date);
 1389              		.loc 1 775 9 is_stmt 1 view .LVU435
 775:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_DateStruct->Date  = (uint8_t)RTC_Bcd2_To_Byte(RTC_DateStruct->Date);
 1390              		.loc 1 775 42 is_stmt 0 view .LVU436
 1391 0028 2046     		mov	r0, r4
 1392 002a FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 1393              	.LVL99:
 775:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_DateStruct->Date  = (uint8_t)RTC_Bcd2_To_Byte(RTC_DateStruct->Date);
 1394              		.loc 1 775 31 discriminator 1 view .LVU437
 1395 002e 4870     		strb	r0, [r1, #1]
 776:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1396              		.loc 1 776 9 is_stmt 1 view .LVU438
 776:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1397              		.loc 1 776 42 is_stmt 0 view .LVU439
 1398 0030 1046     		mov	r0, r2
 1399 0032 FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 1400              	.LVL100:
 776:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1401              		.loc 1 776 31 discriminator 1 view .LVU440
 1402 0036 8870     		strb	r0, [r1, #2]
 1403              	.L128:
 778:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1404              		.loc 1 778 1 view .LVU441
 1405 0038 38BD     		pop	{r3, r4, r5, pc}
 1406              	.LVL101:
 1407              	.L131:
 778:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1408              		.loc 1 778 1 view .LVU442
 1409 003a 00BF     		.align	2
 1410              	.L130:
 1411 003c 00280040 		.word	1073752064
 1412              		.cfi_endproc
 1413              	.LFE152:
 1415              		.section	.text.RTC_Alarm_Set,"ax",%progbits
 1416              		.align	1
 1417              		.global	RTC_Alarm_Set
 1418              		.syntax unified
 1419              		.thumb
 1420              		.thumb_func
 1422              	RTC_Alarm_Set:
 1423              	.LVL102:
 1424              	.LFB153:
 822:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1425              		.loc 1 822 1 is_stmt 1 view -0
 1426              		.cfi_startproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 102


 1427              		@ args = 0, pretend = 0, frame = 0
 1428              		@ frame_needed = 0, uses_anonymous_args = 0
 823:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1429              		.loc 1 823 5 view .LVU444
 825:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1430              		.loc 1 825 5 view .LVU445
 822:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1431              		.loc 1 822 1 is_stmt 0 view .LVU446
 1432 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1433              	.LCFI9:
 1434              		.cfi_def_cfa_offset 32
 1435              		.cfi_offset 4, -32
 1436              		.cfi_offset 5, -28
 1437              		.cfi_offset 6, -24
 1438              		.cfi_offset 7, -20
 1439              		.cfi_offset 8, -16
 1440              		.cfi_offset 9, -12
 1441              		.cfi_offset 10, -8
 1442              		.cfi_offset 14, -4
 1443 0004 244B     		ldr	r3, .L139
 1444 0006 92F80290 		ldrb	r9, [r2, #2]	@ zero_extendqisi2
 827:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1445              		.loc 1 827 17 view .LVU447
 1446 000a 9B68     		ldr	r3, [r3, #8]
 822:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1447              		.loc 1 822 1 view .LVU448
 1448 000c 1546     		mov	r5, r2
 1449 000e D2E901A4 		ldrd	r10, r4, [r2, #4]
 1450 0012 6F78     		ldrb	r7, [r5, #1]	@ zero_extendqisi2
 1451 0014 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1452              	.LVL103:
 822:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1453              		.loc 1 822 1 view .LVU449
 1454 0016 2E7B     		ldrb	r6, [r5, #12]	@ zero_extendqisi2
 825:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1455              		.loc 1 825 8 view .LVU450
 1456 0018 00BB     		cbnz	r0, .L133
 827:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1457              		.loc 1 827 9 is_stmt 1 view .LVU451
 827:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1458              		.loc 1 827 12 is_stmt 0 view .LVU452
 1459 001a 13F04003 		ands	r3, r3, #64
 1460 001e 00D1     		bne	.L134
 829:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1461              		.loc 1 829 13 is_stmt 1 view .LVU453
 829:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1462              		.loc 1 829 44 is_stmt 0 view .LVU454
 1463 0020 EB70     		strb	r3, [r5, #3]
 841:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1464              		.loc 1 841 5 is_stmt 1 view .LVU455
 1465              	.L134:
 851:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_AlarmStruct->AlarmTime.Minutes) << 8)
 1466              		.loc 1 851 9 view .LVU456
 851:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_AlarmStruct->AlarmTime.Minutes) << 8)
 1467              		.loc 1 851 34 is_stmt 0 view .LVU457
 1468 0022 1046     		mov	r0, r2
 1469              	.LVL104:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 103


 851:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_AlarmStruct->AlarmTime.Minutes) << 8)
 1470              		.loc 1 851 34 view .LVU458
 1471 0024 FFF7FEFF 		bl	RTC_Byte_To_Bcd2
 1472              	.LVL105:
 1473 0028 8046     		mov	r8, r0
 852:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_AlarmStruct->AlarmTime.Seconds))
 1474              		.loc 1 852 37 view .LVU459
 1475 002a 3846     		mov	r0, r7
 1476 002c FFF7FEFF 		bl	RTC_Byte_To_Bcd2
 1477              	.LVL106:
 1478 0030 0746     		mov	r7, r0
 853:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)(RTC_AlarmStruct->AlarmTime.H12) << 16)
 1479              		.loc 1 853 37 view .LVU460
 1480 0032 4846     		mov	r0, r9
 1481 0034 FFF7FEFF 		bl	RTC_Byte_To_Bcd2
 1482              	.LVL107:
 1483 0038 8146     		mov	r9, r0
 855:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_AlarmStruct->DateWeekMode) | ((uint32_t)RTC_AlarmStruct->Al
 1484              		.loc 1 855 37 view .LVU461
 1485 003a 3046     		mov	r0, r6
 1486 003c FFF7FEFF 		bl	RTC_Byte_To_Bcd2
 1487              	.LVL108:
 854:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_AlarmStruct->DateWeekValue) << 24)
 1488              		.loc 1 854 27 view .LVU462
 1489 0040 EA78     		ldrb	r2, [r5, #3]	@ zero_extendqisi2
 851:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                        | ((uint32_t)RTC_Byte_To_Bcd2(RTC_AlarmStruct->AlarmTime.Minutes) << 8)
 1490              		.loc 1 851 20 view .LVU463
 1491 0042 44EA0A03 		orr	r3, r4, r10
 1492 0046 43EA0243 		orr	r3, r3, r2, lsl #16
 1493 004a 43EA0903 		orr	r3, r3, r9
 1494 004e 43EA0843 		orr	r3, r3, r8, lsl #16
 1495 0052 43EA0723 		orr	r3, r3, r7, lsl #8
 1496 0056 43EA0060 		orr	r0, r3, r0, lsl #24
 1497 005a 10E0     		b	.L136
 1498              	.LVL109:
 1499              	.L133:
 834:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1500              		.loc 1 834 9 is_stmt 1 view .LVU464
 834:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 1501              		.loc 1 834 12 is_stmt 0 view .LVU465
 1502 005c 13F04003 		ands	r3, r3, #64
 836:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1503              		.loc 1 836 13 is_stmt 1 view .LVU466
 843:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             (((uint32_t)(RTC_AlarmStruct->AlarmTime.Hours) << 16)
 1504              		.loc 1 843 20 is_stmt 0 view .LVU467
 1505 0060 44EA0A04 		orr	r4, r4, r10
 836:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 1506              		.loc 1 836 44 view .LVU468
 1507 0064 08BF     		it	eq
 1508 0066 EB70     		strbeq	r3, [r5, #3]
 841:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1509              		.loc 1 841 5 is_stmt 1 view .LVU469
 843:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             (((uint32_t)(RTC_AlarmStruct->AlarmTime.Hours) << 16)
 1510              		.loc 1 843 9 view .LVU470
 843:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             (((uint32_t)(RTC_AlarmStruct->AlarmTime.Hours) << 16)
 1511              		.loc 1 843 20 is_stmt 0 view .LVU471
 1512 0068 44EA0904 		orr	r4, r4, r9
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 104


 846:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****              | ((uint32_t)RTC_AlarmStruct->DateWeekMode) | ((uint32_t)RTC_AlarmStruct->AlarmMask));
 1513              		.loc 1 846 17 view .LVU472
 1514 006c EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 843:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             (((uint32_t)(RTC_AlarmStruct->AlarmTime.Hours) << 16)
 1515              		.loc 1 843 20 view .LVU473
 1516 006e 44EA0240 		orr	r0, r4, r2, lsl #16
 1517              	.LVL110:
 843:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             (((uint32_t)(RTC_AlarmStruct->AlarmTime.Hours) << 16)
 1518              		.loc 1 843 20 view .LVU474
 1519 0072 40EA0720 		orr	r0, r0, r7, lsl #8
 1520 0076 40EA0340 		orr	r0, r0, r3, lsl #16
 1521 007a 40EA0660 		orr	r0, r0, r6, lsl #24
 1522              	.LVL111:
 1523              	.L136:
 860:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1524              		.loc 1 860 5 is_stmt 1 view .LVU475
 1525 007e FFF7FEFF 		bl	RTC_Write_Protection_Disable
 1526              	.LVL112:
 863:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1527              		.loc 1 863 5 view .LVU476
 1528 0082 054B     		ldr	r3, .L139
 865:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1529              		.loc 1 865 9 view .LVU477
 863:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1530              		.loc 1 863 8 is_stmt 0 view .LVU478
 1531 0084 B1F5807F 		cmp	r1, #256
 1532              	.LBB92:
 1533              	.LBB93:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1534              		.loc 1 75 14 view .LVU479
 1535 0088 4FF0FF02 		mov	r2, #255
 1536              	.LBE93:
 1537              	.LBE92:
 865:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1538              		.loc 1 865 21 view .LVU480
 1539 008c 0CBF     		ite	eq
 1540 008e D861     		streq	r0, [r3, #28]
 869:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1541              		.loc 1 869 9 is_stmt 1 view .LVU481
 869:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1542              		.loc 1 869 21 is_stmt 0 view .LVU482
 1543 0090 1862     		strne	r0, [r3, #32]
 873:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1544              		.loc 1 873 5 is_stmt 1 view .LVU483
 1545              	.LBB95:
 1546              	.LBI92:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 1547              		.loc 1 72 6 view .LVU484
 1548              	.LBB94:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1549              		.loc 1 75 5 view .LVU485
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1550              		.loc 1 75 14 is_stmt 0 view .LVU486
 1551 0092 5A62     		str	r2, [r3, #36]
 1552              	.LBE94:
 1553              	.LBE95:
 874:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 105


 1554              		.loc 1 874 1 view .LVU487
 1555 0094 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1556              	.LVL113:
 1557              	.L140:
 874:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1558              		.loc 1 874 1 view .LVU488
 1559              		.align	2
 1560              	.L139:
 1561 0098 00280040 		.word	1073752064
 1562              		.cfi_endproc
 1563              	.LFE153:
 1565              		.section	.text.RTC_Alarm_Struct_Initializes,"ax",%progbits
 1566              		.align	1
 1567              		.global	RTC_Alarm_Struct_Initializes
 1568              		.syntax unified
 1569              		.thumb
 1570              		.thumb_func
 1572              	RTC_Alarm_Struct_Initializes:
 1573              	.LVL114:
 1574              	.LFB154:
 914:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Alarm Time Settings : Time = 00h:00mn:00sec */
 1575              		.loc 1 914 1 is_stmt 1 view -0
 1576              		.cfi_startproc
 1577              		@ args = 0, pretend = 0, frame = 0
 1578              		@ frame_needed = 0, uses_anonymous_args = 0
 1579              		@ link register save eliminated.
 916:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Hours   = 0;
 1580              		.loc 1 916 5 view .LVU490
 917:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Minutes = 0;
 1581              		.loc 1 917 5 view .LVU491
 918:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Seconds = 0;
 1582              		.loc 1 918 5 view .LVU492
 919:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1583              		.loc 1 919 5 view .LVU493
 922:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->DateWeekValue = 1;
 1584              		.loc 1 922 5 view .LVU494
 923:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1585              		.loc 1 923 5 view .LVU495
 926:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1586              		.loc 1 926 5 view .LVU496
 917:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Minutes = 0;
 1587              		.loc 1 917 40 is_stmt 0 view .LVU497
 1588 0000 0023     		movs	r3, #0
 926:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1589              		.loc 1 926 32 view .LVU498
 1590 0002 C0E90033 		strd	r3, r3, [r0]
 922:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->DateWeekValue = 1;
 1591              		.loc 1 922 36 view .LVU499
 1592 0006 8360     		str	r3, [r0, #8]
 923:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1593              		.loc 1 923 36 view .LVU500
 1594 0008 0123     		movs	r3, #1
 1595 000a 0373     		strb	r3, [r0, #12]
 927:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1596              		.loc 1 927 1 view .LVU501
 1597 000c 7047     		bx	lr
 1598              		.cfi_endproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 106


 1599              	.LFE154:
 1601              		.section	.text.RTC_Alarm_Get,"ax",%progbits
 1602              		.align	1
 1603              		.global	RTC_Alarm_Get
 1604              		.syntax unified
 1605              		.thumb
 1606              		.thumb_func
 1608              	RTC_Alarm_Get:
 1609              	.LVL115:
 1610              	.LFB155:
 944:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1611              		.loc 1 944 1 is_stmt 1 view -0
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 0
 1614              		@ frame_needed = 0, uses_anonymous_args = 0
 945:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1615              		.loc 1 945 5 view .LVU503
 948:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1616              		.loc 1 948 5 view .LVU504
 944:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1617              		.loc 1 944 1 is_stmt 0 view .LVU505
 1618 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1619              	.LCFI10:
 1620              		.cfi_def_cfa_offset 24
 1621              		.cfi_offset 3, -24
 1622              		.cfi_offset 4, -20
 1623              		.cfi_offset 5, -16
 1624              		.cfi_offset 6, -12
 1625              		.cfi_offset 7, -8
 1626              		.cfi_offset 14, -4
 1627 0002 174B     		ldr	r3, .L146
 950:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1628              		.loc 1 950 9 is_stmt 1 view .LVU506
 948:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1629              		.loc 1 948 8 is_stmt 0 view .LVU507
 1630 0004 B1F5807F 		cmp	r1, #256
 950:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1631              		.loc 1 950 20 view .LVU508
 1632 0008 0CBF     		ite	eq
 1633 000a DB69     		ldreq	r3, [r3, #28]
 1634              	.LVL116:
 954:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1635              		.loc 1 954 9 is_stmt 1 view .LVU509
 954:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1636              		.loc 1 954 20 is_stmt 0 view .LVU510
 1637 000c 1B6A     		ldrne	r3, [r3, #32]
 1638              	.LVL117:
 958:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Minutes = (uint32_t)((temp_value & (RTC_ALARMA_MIT | RTC_ALARMA_MIU)
 1639              		.loc 1 958 5 is_stmt 1 view .LVU511
 958:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Minutes = (uint32_t)((temp_value & (RTC_ALARMA_MIT | RTC_ALARMA_MIU)
 1640              		.loc 1 958 42 is_stmt 0 view .LVU512
 1641 000e C3F30741 		ubfx	r1, r3, #16, #8
 1642              	.LVL118:
 961:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->DateWeekValue     = (uint32_t)((temp_value & (RTC_ALARMA_DTT | RTC_ALARMA_DTU)
 1643              		.loc 1 961 42 view .LVU513
 1644 0012 01F04001 		and	r1, r1, #64
 959:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Seconds = (uint32_t)(temp_value & (RTC_ALARMA_SET | RTC_ALARMA_SEU))
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 107


 1645              		.loc 1 959 42 view .LVU514
 1646 0016 C3F30626 		ubfx	r6, r3, #8, #7
 960:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.H12     = (uint32_t)((temp_value & RTC_ALARMA_APM) >> 16);
 1647              		.loc 1 960 42 view .LVU515
 1648 001a 03F07F05 		and	r5, r3, #127
 963:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmMask         = (uint32_t)(temp_value & RTC_ALARMMASK_ALL);
 1649              		.loc 1 963 42 view .LVU516
 1650 001e 03F08047 		and	r7, r3, #1073741824
 944:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1651              		.loc 1 944 1 view .LVU517
 1652 0022 0446     		mov	r4, r0
 961:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->DateWeekValue     = (uint32_t)((temp_value & (RTC_ALARMA_DTT | RTC_ALARMA_DTU)
 1653              		.loc 1 961 40 view .LVU518
 1654 0024 D170     		strb	r1, [r2, #3]
 958:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Minutes = (uint32_t)((temp_value & (RTC_ALARMA_MIT | RTC_ALARMA_MIU)
 1655              		.loc 1 958 42 view .LVU519
 1656 0026 C3F30540 		ubfx	r0, r3, #16, #6
 1657              	.LVL119:
 962:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->DateWeekMode      = (uint32_t)(temp_value & RTC_ALARMA_WKDSEL);
 1658              		.loc 1 962 42 view .LVU520
 1659 002a C3F30561 		ubfx	r1, r3, #24, #6
 964:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 1660              		.loc 1 964 42 view .LVU521
 1661 002e 03F08033 		and	r3, r3, #-2139062144
 1662              	.LVL120:
 958:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Minutes = (uint32_t)((temp_value & (RTC_ALARMA_MIT | RTC_ALARMA_MIU)
 1663              		.loc 1 958 40 view .LVU522
 1664 0032 1070     		strb	r0, [r2]
 959:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Seconds = (uint32_t)(temp_value & (RTC_ALARMA_SET | RTC_ALARMA_SEU))
 1665              		.loc 1 959 5 is_stmt 1 view .LVU523
 959:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.Seconds = (uint32_t)(temp_value & (RTC_ALARMA_SET | RTC_ALARMA_SEU))
 1666              		.loc 1 959 40 is_stmt 0 view .LVU524
 1667 0034 5670     		strb	r6, [r2, #1]
 960:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.H12     = (uint32_t)((temp_value & RTC_ALARMA_APM) >> 16);
 1668              		.loc 1 960 5 is_stmt 1 view .LVU525
 960:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmTime.H12     = (uint32_t)((temp_value & RTC_ALARMA_APM) >> 16);
 1669              		.loc 1 960 40 is_stmt 0 view .LVU526
 1670 0036 9570     		strb	r5, [r2, #2]
 961:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->DateWeekValue     = (uint32_t)((temp_value & (RTC_ALARMA_DTT | RTC_ALARMA_DTU)
 1671              		.loc 1 961 5 is_stmt 1 view .LVU527
 962:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->DateWeekMode      = (uint32_t)(temp_value & RTC_ALARMA_WKDSEL);
 1672              		.loc 1 962 5 view .LVU528
 962:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->DateWeekMode      = (uint32_t)(temp_value & RTC_ALARMA_WKDSEL);
 1673              		.loc 1 962 40 is_stmt 0 view .LVU529
 1674 0038 1173     		strb	r1, [r2, #12]
 963:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmMask         = (uint32_t)(temp_value & RTC_ALARMMASK_ALL);
 1675              		.loc 1 963 5 is_stmt 1 view .LVU530
 963:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_AlarmStruct->AlarmMask         = (uint32_t)(temp_value & RTC_ALARMMASK_ALL);
 1676              		.loc 1 963 40 is_stmt 0 view .LVU531
 1677 003a 9760     		str	r7, [r2, #8]
 964:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 1678              		.loc 1 964 5 is_stmt 1 view .LVU532
 964:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 1679              		.loc 1 964 40 is_stmt 0 view .LVU533
 1680 003c 5360     		str	r3, [r2, #4]
 966:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1681              		.loc 1 966 5 is_stmt 1 view .LVU534
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 108


 966:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1682              		.loc 1 966 8 is_stmt 0 view .LVU535
 1683 003e 74B9     		cbnz	r4, .L142
 968:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->AlarmTime.Minutes = RTC_Bcd2_To_Byte(RTC_AlarmStruct->AlarmTime.Minutes);
 1684              		.loc 1 968 9 is_stmt 1 view .LVU536
 968:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->AlarmTime.Minutes = RTC_Bcd2_To_Byte(RTC_AlarmStruct->AlarmTime.Minutes);
 1685              		.loc 1 968 46 is_stmt 0 view .LVU537
 1686 0040 FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 1687              	.LVL121:
 968:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->AlarmTime.Minutes = RTC_Bcd2_To_Byte(RTC_AlarmStruct->AlarmTime.Minutes);
 1688              		.loc 1 968 44 discriminator 1 view .LVU538
 1689 0044 1070     		strb	r0, [r2]
 969:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->AlarmTime.Seconds = RTC_Bcd2_To_Byte(RTC_AlarmStruct->AlarmTime.Seconds);
 1690              		.loc 1 969 9 is_stmt 1 view .LVU539
 969:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->AlarmTime.Seconds = RTC_Bcd2_To_Byte(RTC_AlarmStruct->AlarmTime.Seconds);
 1691              		.loc 1 969 46 is_stmt 0 view .LVU540
 1692 0046 3046     		mov	r0, r6
 1693 0048 FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 1694              	.LVL122:
 969:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->AlarmTime.Seconds = RTC_Bcd2_To_Byte(RTC_AlarmStruct->AlarmTime.Seconds);
 1695              		.loc 1 969 44 discriminator 1 view .LVU541
 1696 004c 5070     		strb	r0, [r2, #1]
 970:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->DateWeekValue     = RTC_Bcd2_To_Byte(RTC_AlarmStruct->DateWeekValue);
 1697              		.loc 1 970 9 is_stmt 1 view .LVU542
 970:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->DateWeekValue     = RTC_Bcd2_To_Byte(RTC_AlarmStruct->DateWeekValue);
 1698              		.loc 1 970 46 is_stmt 0 view .LVU543
 1699 004e 2846     		mov	r0, r5
 1700 0050 FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 1701              	.LVL123:
 970:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_AlarmStruct->DateWeekValue     = RTC_Bcd2_To_Byte(RTC_AlarmStruct->DateWeekValue);
 1702              		.loc 1 970 44 discriminator 1 view .LVU544
 1703 0054 9070     		strb	r0, [r2, #2]
 971:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1704              		.loc 1 971 9 is_stmt 1 view .LVU545
 971:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1705              		.loc 1 971 46 is_stmt 0 view .LVU546
 1706 0056 0846     		mov	r0, r1
 1707 0058 FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 1708              	.LVL124:
 971:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1709              		.loc 1 971 44 discriminator 1 view .LVU547
 1710 005c 1073     		strb	r0, [r2, #12]
 1711              	.L142:
 973:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1712              		.loc 1 973 1 view .LVU548
 1713 005e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1714              	.LVL125:
 1715              	.L147:
 973:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1716              		.loc 1 973 1 view .LVU549
 1717              		.align	2
 1718              	.L146:
 1719 0060 00280040 		.word	1073752064
 1720              		.cfi_endproc
 1721              	.LFE155:
 1723              		.section	.text.RTC_Alarm_Enable,"ax",%progbits
 1724              		.align	1
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 109


 1725              		.global	RTC_Alarm_Enable
 1726              		.syntax unified
 1727              		.thumb
 1728              		.thumb_func
 1730              	RTC_Alarm_Enable:
 1731              	.LVL126:
 1732              	.LFB156:
 986:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 1733              		.loc 1 986 1 is_stmt 1 view -0
 1734              		.cfi_startproc
 1735              		@ args = 0, pretend = 0, frame = 0
 1736              		@ frame_needed = 0, uses_anonymous_args = 0
 988:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1737              		.loc 1 988 5 view .LVU551
 986:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 1738              		.loc 1 986 1 is_stmt 0 view .LVU552
 1739 0000 08B5     		push	{r3, lr}
 1740              	.LCFI11:
 1741              		.cfi_def_cfa_offset 8
 1742              		.cfi_offset 3, -8
 1743              		.cfi_offset 14, -4
 988:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1744              		.loc 1 988 5 view .LVU553
 1745 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 1746              	.LVL127:
 991:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1747              		.loc 1 991 5 is_stmt 1 view .LVU554
 991:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1748              		.loc 1 991 8 is_stmt 0 view .LVU555
 1749 0006 044B     		ldr	r3, .L149
 1750 0008 9A68     		ldr	r2, [r3, #8]
 991:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1751              		.loc 1 991 15 view .LVU556
 1752 000a 1043     		orrs	r0, r0, r2
 1753              	.LVL128:
 1754              	.LBB96:
 1755              	.LBB97:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1756              		.loc 1 75 14 view .LVU557
 1757 000c FF22     		movs	r2, #255
 1758              	.LBE97:
 1759              	.LBE96:
 991:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1760              		.loc 1 991 15 view .LVU558
 1761 000e 9860     		str	r0, [r3, #8]
 994:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1762              		.loc 1 994 5 is_stmt 1 view .LVU559
 1763              	.LBB99:
 1764              	.LBI96:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 1765              		.loc 1 72 6 view .LVU560
 1766              	.LBB98:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1767              		.loc 1 75 5 view .LVU561
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1768              		.loc 1 75 14 is_stmt 0 view .LVU562
 1769 0010 5A62     		str	r2, [r3, #36]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 110


 1770              	.LBE98:
 1771              	.LBE99:
 996:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1772              		.loc 1 996 5 is_stmt 1 view .LVU563
 997:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****  
 1773              		.loc 1 997 1 is_stmt 0 view .LVU564
 1774 0012 0120     		movs	r0, #1
 1775 0014 08BD     		pop	{r3, pc}
 1776              	.L150:
 1777 0016 00BF     		.align	2
 1778              	.L149:
 1779 0018 00280040 		.word	1073752064
 1780              		.cfi_endproc
 1781              	.LFE156:
 1783              		.section	.text.RTC_Alarm_Disable,"ax",%progbits
 1784              		.align	1
 1785              		.global	RTC_Alarm_Disable
 1786              		.syntax unified
 1787              		.thumb
 1788              		.thumb_func
 1790              	RTC_Alarm_Disable:
 1791              	.LVL129:
 1792              	.LFB157:
1010:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0x00;
 1793              		.loc 1 1010 1 is_stmt 1 view -0
 1794              		.cfi_startproc
 1795              		@ args = 0, pretend = 0, frame = 0
 1796              		@ frame_needed = 0, uses_anonymous_args = 0
1011:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value1 = 0x00;
 1797              		.loc 1 1011 5 view .LVU566
1012:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 1798              		.loc 1 1012 5 view .LVU567
1013:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1799              		.loc 1 1013 5 view .LVU568
1016:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1800              		.loc 1 1016 5 view .LVU569
1010:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0x00;
 1801              		.loc 1 1010 1 is_stmt 0 view .LVU570
 1802 0000 08B5     		push	{r3, lr}
 1803              	.LCFI12:
 1804              		.cfi_def_cfa_offset 8
 1805              		.cfi_offset 3, -8
 1806              		.cfi_offset 14, -4
1016:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1807              		.loc 1 1016 5 view .LVU571
 1808 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 1809              	.LVL130:
1019:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Wait till RTC ALxWF flag is set and if Time out is reached exit */
 1810              		.loc 1 1019 5 is_stmt 1 view .LVU572
1019:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Wait till RTC ALxWF flag is set and if Time out is reached exit */
 1811              		.loc 1 1019 8 is_stmt 0 view .LVU573
 1812 0006 0B4B     		ldr	r3, .L160
 1813 0008 9A68     		ldr	r2, [r3, #8]
1019:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Wait till RTC ALxWF flag is set and if Time out is reached exit */
 1814              		.loc 1 1019 15 view .LVU574
 1815 000a 22EA0002 		bic	r2, r2, r0
 1816 000e 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 111


1023:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
 1817              		.loc 1 1023 49 view .LVU575
 1818 0010 000A     		lsrs	r0, r0, #8
 1819              	.LVL131:
1023:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
 1820              		.loc 1 1023 49 view .LVU576
 1821 0012 4FF40051 		mov	r1, #8192
 1822              	.LVL132:
 1823              	.L153:
1021:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1824              		.loc 1 1021 5 is_stmt 1 view .LVU577
1023:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
 1825              		.loc 1 1023 9 view .LVU578
1023:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
 1826              		.loc 1 1023 26 is_stmt 0 view .LVU579
 1827 0016 DA68     		ldr	r2, [r3, #12]
1025:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((RTC->INITSTS & (RTC_Alarm >> 8)) == RESET)
 1828              		.loc 1 1025 47 discriminator 2 view .LVU580
 1829 0018 0139     		subs	r1, r1, #1
 1830              	.LVL133:
1023:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
 1831              		.loc 1 1023 21 view .LVU581
 1832 001a 02EA0002 		and	r2, r2, r0
 1833              	.LVL134:
1024:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     } while ((temp_value != INITMODE_TIMEOUT) && (temp_value1 == 0x00));
 1834              		.loc 1 1024 9 is_stmt 1 view .LVU582
1025:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((RTC->INITSTS & (RTC_Alarm >> 8)) == RESET)
 1835              		.loc 1 1025 47 discriminator 2 view .LVU583
 1836 001e 01D0     		beq	.L152
 1837              	.LVL135:
1025:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if ((RTC->INITSTS & (RTC_Alarm >> 8)) == RESET)
 1838              		.loc 1 1025 47 is_stmt 0 discriminator 1 view .LVU584
 1839 0020 002A     		cmp	r2, #0
 1840 0022 F8D0     		beq	.L153
 1841              	.LVL136:
 1842              	.L152:
1026:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1843              		.loc 1 1026 5 is_stmt 1 view .LVU585
1026:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1844              		.loc 1 1026 13 is_stmt 0 view .LVU586
 1845 0024 DA68     		ldr	r2, [r3, #12]
 1846              	.LVL137:
1035:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return status_value;
 1847              		.loc 1 1035 5 is_stmt 1 view .LVU587
 1848              	.LBB100:
 1849              	.LBI100:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 1850              		.loc 1 72 6 view .LVU588
 1851              	.LBB101:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1852              		.loc 1 75 5 view .LVU589
 1853              	.LBE101:
 1854              	.LBE100:
1026:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1855              		.loc 1 1026 23 is_stmt 0 view .LVU590
 1856 0026 1040     		ands	r0, r0, r2
 1857              	.LVL138:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 112


 1858              	.LBB104:
 1859              	.LBB102:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1860              		.loc 1 75 14 view .LVU591
 1861 0028 FF21     		movs	r1, #255
 1862              	.LBE102:
 1863              	.LBE104:
1037:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1864              		.loc 1 1037 1 view .LVU592
 1865 002a B0FA80F0 		clz	r0, r0
 1866              	.LBB105:
 1867              	.LBB103:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1868              		.loc 1 75 14 view .LVU593
 1869 002e 5962     		str	r1, [r3, #36]
 1870              	.LBE103:
 1871              	.LBE105:
1036:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1872              		.loc 1 1036 5 is_stmt 1 view .LVU594
1037:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1873              		.loc 1 1037 1 is_stmt 0 view .LVU595
 1874 0030 4009     		lsrs	r0, r0, #5
 1875 0032 08BD     		pop	{r3, pc}
 1876              	.L161:
 1877              		.align	2
 1878              	.L160:
 1879 0034 00280040 		.word	1073752064
 1880              		.cfi_endproc
 1881              	.LFE157:
 1883              		.section	.text.RTC_Alarm_SubSecond_Config,"ax",%progbits
 1884              		.align	1
 1885              		.global	RTC_Alarm_SubSecond_Config
 1886              		.syntax unified
 1887              		.thumb
 1888              		.thumb_func
 1890              	RTC_Alarm_SubSecond_Config:
 1891              	.LVL139:
 1892              	.LFB158:
1067:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1893              		.loc 1 1067 1 is_stmt 1 view -0
 1894              		.cfi_startproc
 1895              		@ args = 0, pretend = 0, frame = 0
 1896              		@ frame_needed = 0, uses_anonymous_args = 0
1068:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1897              		.loc 1 1068 5 view .LVU597
1071:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1898              		.loc 1 1071 5 view .LVU598
1067:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1899              		.loc 1 1067 1 is_stmt 0 view .LVU599
 1900 0000 10B5     		push	{r4, lr}
 1901              	.LCFI13:
 1902              		.cfi_def_cfa_offset 8
 1903              		.cfi_offset 4, -8
 1904              		.cfi_offset 14, -4
1067:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1905              		.loc 1 1067 1 view .LVU600
 1906 0002 1446     		mov	r4, r2
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 113


1071:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1907              		.loc 1 1071 5 view .LVU601
 1908 0004 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 1909              	.LVL140:
1074:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1910              		.loc 1 1074 5 is_stmt 1 view .LVU602
 1911 0008 054B     		ldr	r3, .L165
1074:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1912              		.loc 1 1074 16 is_stmt 0 view .LVU603
 1913 000a 2143     		orrs	r1, r1, r4
 1914              	.LVL141:
1076:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1915              		.loc 1 1076 5 is_stmt 1 view .LVU604
1079:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1916              		.loc 1 1079 9 view .LVU605
1076:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1917              		.loc 1 1076 8 is_stmt 0 view .LVU606
 1918 000c B0F5807F 		cmp	r0, #256
 1919              	.LBB106:
 1920              	.LBB107:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1921              		.loc 1 75 14 view .LVU607
 1922 0010 4FF0FF02 		mov	r2, #255
 1923              	.LBE107:
 1924              	.LBE106:
1079:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1925              		.loc 1 1079 22 view .LVU608
 1926 0014 0CBF     		ite	eq
 1927 0016 5964     		streq	r1, [r3, #68]
1084:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1928              		.loc 1 1084 9 is_stmt 1 view .LVU609
1084:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1929              		.loc 1 1084 22 is_stmt 0 view .LVU610
 1930 0018 9964     		strne	r1, [r3, #72]
1088:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1931              		.loc 1 1088 5 is_stmt 1 view .LVU611
 1932              	.LBB109:
 1933              	.LBI106:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 1934              		.loc 1 72 6 view .LVU612
 1935              	.LBB108:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1936              		.loc 1 75 5 view .LVU613
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1937              		.loc 1 75 14 is_stmt 0 view .LVU614
 1938 001a 5A62     		str	r2, [r3, #36]
 1939              	.LBE108:
 1940              	.LBE109:
1089:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1941              		.loc 1 1089 1 view .LVU615
 1942 001c 10BD     		pop	{r4, pc}
 1943              	.LVL142:
 1944              	.L166:
1089:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1945              		.loc 1 1089 1 view .LVU616
 1946 001e 00BF     		.align	2
 1947              	.L165:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 114


 1948 0020 00280040 		.word	1073752064
 1949              		.cfi_endproc
 1950              	.LFE158:
 1952              		.section	.text.RTC_Alarm_SubSecond_Get,"ax",%progbits
 1953              		.align	1
 1954              		.global	RTC_Alarm_SubSecond_Get
 1955              		.syntax unified
 1956              		.thumb
 1957              		.thumb_func
 1959              	RTC_Alarm_SubSecond_Get:
 1960              	.LVL143:
 1961              	.LFB159:
1101:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 1962              		.loc 1 1101 1 is_stmt 1 view -0
 1963              		.cfi_startproc
 1964              		@ args = 0, pretend = 0, frame = 0
 1965              		@ frame_needed = 0, uses_anonymous_args = 0
 1966              		@ link register save eliminated.
1102:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1967              		.loc 1 1102 5 view .LVU618
1105:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1968              		.loc 1 1105 5 view .LVU619
 1969 0000 044B     		ldr	r3, .L171
1107:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1970              		.loc 1 1107 9 view .LVU620
1105:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 1971              		.loc 1 1105 8 is_stmt 0 view .LVU621
 1972 0002 B0F5807F 		cmp	r0, #256
1107:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1973              		.loc 1 1107 37 view .LVU622
 1974 0006 0CBF     		ite	eq
 1975 0008 586C     		ldreq	r0, [r3, #68]
 1976              	.LVL144:
1111:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1977              		.loc 1 1111 9 is_stmt 1 view .LVU623
1111:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1978              		.loc 1 1111 37 is_stmt 0 view .LVU624
 1979 000a 986C     		ldrne	r0, [r3, #72]
1111:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 1980              		.loc 1 1111 20 view .LVU625
 1981 000c C0F30E00 		ubfx	r0, r0, #0, #15
 1982              	.LVL145:
1114:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 1983              		.loc 1 1114 5 is_stmt 1 view .LVU626
1115:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 1984              		.loc 1 1115 1 is_stmt 0 view .LVU627
 1985 0010 7047     		bx	lr
 1986              	.L172:
 1987 0012 00BF     		.align	2
 1988              	.L171:
 1989 0014 00280040 		.word	1073752064
 1990              		.cfi_endproc
 1991              	.LFE159:
 1993              		.section	.text.RTC_WakeUp_Clock_Select,"ax",%progbits
 1994              		.align	1
 1995              		.global	RTC_WakeUp_Clock_Select
 1996              		.syntax unified
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 115


 1997              		.thumb
 1998              		.thumb_func
 2000              	RTC_WakeUp_Clock_Select:
 2001              	.LVL146:
 2002              	.LFB160:
1131:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2003              		.loc 1 1131 1 is_stmt 1 view -0
 2004              		.cfi_startproc
 2005              		@ args = 0, pretend = 0, frame = 0
 2006              		@ frame_needed = 0, uses_anonymous_args = 0
1133:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2007              		.loc 1 1133 5 view .LVU629
1131:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2008              		.loc 1 1131 1 is_stmt 0 view .LVU630
 2009 0000 08B5     		push	{r3, lr}
 2010              	.LCFI14:
 2011              		.cfi_def_cfa_offset 8
 2012              		.cfi_offset 3, -8
 2013              		.cfi_offset 14, -4
1133:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2014              		.loc 1 1133 5 view .LVU631
 2015 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 2016              	.LVL147:
1136:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2017              		.loc 1 1136 5 is_stmt 1 view .LVU632
1136:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2018              		.loc 1 1136 8 is_stmt 0 view .LVU633
 2019 0006 054B     		ldr	r3, .L174
 2020 0008 9A68     		ldr	r2, [r3, #8]
1136:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2021              		.loc 1 1136 15 view .LVU634
 2022 000a 22F00702 		bic	r2, r2, #7
 2023 000e 9A60     		str	r2, [r3, #8]
1139:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2024              		.loc 1 1139 5 is_stmt 1 view .LVU635
1139:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2025              		.loc 1 1139 8 is_stmt 0 view .LVU636
 2026 0010 9A68     		ldr	r2, [r3, #8]
1139:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2027              		.loc 1 1139 15 view .LVU637
 2028 0012 1043     		orrs	r0, r0, r2
 2029              	.LVL148:
 2030              	.LBB110:
 2031              	.LBB111:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2032              		.loc 1 75 14 view .LVU638
 2033 0014 FF22     		movs	r2, #255
 2034              	.LBE111:
 2035              	.LBE110:
1139:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2036              		.loc 1 1139 15 view .LVU639
 2037 0016 9860     		str	r0, [r3, #8]
1142:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2038              		.loc 1 1142 5 is_stmt 1 view .LVU640
 2039              	.LBB113:
 2040              	.LBI110:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 116


 2041              		.loc 1 72 6 view .LVU641
 2042              	.LBB112:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2043              		.loc 1 75 5 view .LVU642
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2044              		.loc 1 75 14 is_stmt 0 view .LVU643
 2045 0018 5A62     		str	r2, [r3, #36]
 2046              	.LBE112:
 2047              	.LBE113:
1143:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2048              		.loc 1 1143 1 view .LVU644
 2049 001a 08BD     		pop	{r3, pc}
 2050              	.L175:
 2051              		.align	2
 2052              	.L174:
 2053 001c 00280040 		.word	1073752064
 2054              		.cfi_endproc
 2055              	.LFE160:
 2057              		.section	.text.RTC_WakeUp_Counter_Set,"ax",%progbits
 2058              		.align	1
 2059              		.global	RTC_WakeUp_Counter_Set
 2060              		.syntax unified
 2061              		.thumb
 2062              		.thumb_func
 2064              	RTC_WakeUp_Counter_Set:
 2065              	.LVL149:
 2066              	.LFB161:
1152:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2067              		.loc 1 1152 1 is_stmt 1 view -0
 2068              		.cfi_startproc
 2069              		@ args = 0, pretend = 0, frame = 0
 2070              		@ frame_needed = 0, uses_anonymous_args = 0
1154:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2071              		.loc 1 1154 5 view .LVU646
1152:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2072              		.loc 1 1152 1 is_stmt 0 view .LVU647
 2073 0000 08B5     		push	{r3, lr}
 2074              	.LCFI15:
 2075              		.cfi_def_cfa_offset 8
 2076              		.cfi_offset 3, -8
 2077              		.cfi_offset 14, -4
1154:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2078              		.loc 1 1154 5 view .LVU648
 2079 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 2080              	.LVL150:
1157:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Wakeup Timer counter */
 2081              		.loc 1 1157 5 is_stmt 1 view .LVU649
1157:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Wakeup Timer counter */
 2082              		.loc 1 1157 14 is_stmt 0 discriminator 1 view .LVU650
 2083 0006 054B     		ldr	r3, .L179
 2084              	.L177:
1157:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Wakeup Timer counter */
 2085              		.loc 1 1157 21 is_stmt 1 discriminator 1 view .LVU651
1157:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Wakeup Timer counter */
 2086              		.loc 1 1157 14 is_stmt 0 discriminator 1 view .LVU652
 2087 0008 996A     		ldr	r1, [r3, #40]
1157:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Wakeup Timer counter */
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 117


 2088              		.loc 1 1157 28 discriminator 1 view .LVU653
 2089 000a 1A69     		ldr	r2, [r3, #16]
1157:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Wakeup Timer counter */
 2090              		.loc 1 1157 34 discriminator 1 view .LVU654
 2091 000c C2F30E02 		ubfx	r2, r2, #0, #15
1157:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the Wakeup Timer counter */
 2092              		.loc 1 1157 21 discriminator 1 view .LVU655
 2093 0010 9142     		cmp	r1, r2
 2094 0012 F9D1     		bne	.L177
1159:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2095              		.loc 1 1159 5 is_stmt 1 view .LVU656
 2096              	.LBB114:
 2097              	.LBB115:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2098              		.loc 1 75 14 is_stmt 0 view .LVU657
 2099 0014 FF22     		movs	r2, #255
 2100              	.LBE115:
 2101              	.LBE114:
1159:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2102              		.loc 1 1159 16 view .LVU658
 2103 0016 5861     		str	r0, [r3, #20]
1162:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2104              		.loc 1 1162 5 is_stmt 1 view .LVU659
 2105              	.LBB117:
 2106              	.LBI114:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 2107              		.loc 1 72 6 view .LVU660
 2108              	.LBB116:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2109              		.loc 1 75 5 view .LVU661
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2110              		.loc 1 75 14 is_stmt 0 view .LVU662
 2111 0018 5A62     		str	r2, [r3, #36]
 2112              	.LBE116:
 2113              	.LBE117:
1163:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2114              		.loc 1 1163 1 view .LVU663
 2115 001a 08BD     		pop	{r3, pc}
 2116              	.L180:
 2117              		.align	2
 2118              	.L179:
 2119 001c 00280040 		.word	1073752064
 2120              		.cfi_endproc
 2121              	.LFE161:
 2123              		.section	.text.RTC_WakeUp_Counter_Get,"ax",%progbits
 2124              		.align	1
 2125              		.global	RTC_WakeUp_Counter_Get
 2126              		.syntax unified
 2127              		.thumb
 2128              		.thumb_func
 2130              	RTC_WakeUp_Counter_Get:
 2131              	.LFB162:
1171:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get the counter value */
 2132              		.loc 1 1171 1 is_stmt 1 view -0
 2133              		.cfi_startproc
 2134              		@ args = 0, pretend = 0, frame = 0
 2135              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 118


 2136              		@ link register save eliminated.
1173:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2137              		.loc 1 1173 5 view .LVU665
1173:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2138              		.loc 1 1173 27 is_stmt 0 view .LVU666
 2139 0000 014B     		ldr	r3, .L182
 2140 0002 5869     		ldr	r0, [r3, #20]
1174:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2141              		.loc 1 1174 1 view .LVU667
 2142 0004 80B2     		uxth	r0, r0
 2143 0006 7047     		bx	lr
 2144              	.L183:
 2145              		.align	2
 2146              	.L182:
 2147 0008 00280040 		.word	1073752064
 2148              		.cfi_endproc
 2149              	.LFE162:
 2151              		.section	.text.RTC_WakeUp_Enable,"ax",%progbits
 2152              		.align	1
 2153              		.global	RTC_WakeUp_Enable
 2154              		.syntax unified
 2155              		.thumb
 2156              		.thumb_func
 2158              	RTC_WakeUp_Enable:
 2159              	.LFB163:
1183:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2160              		.loc 1 1183 1 is_stmt 1 view -0
 2161              		.cfi_startproc
 2162              		@ args = 0, pretend = 0, frame = 0
 2163              		@ frame_needed = 0, uses_anonymous_args = 0
1185:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2164              		.loc 1 1185 5 view .LVU669
1183:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2165              		.loc 1 1183 1 is_stmt 0 view .LVU670
 2166 0000 08B5     		push	{r3, lr}
 2167              	.LCFI16:
 2168              		.cfi_def_cfa_offset 8
 2169              		.cfi_offset 3, -8
 2170              		.cfi_offset 14, -4
1185:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2171              		.loc 1 1185 5 view .LVU671
 2172 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 2173              	.LVL151:
1188:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2174              		.loc 1 1188 5 is_stmt 1 view .LVU672
1188:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2175              		.loc 1 1188 8 is_stmt 0 view .LVU673
 2176 0006 044B     		ldr	r3, .L185
 2177 0008 9A68     		ldr	r2, [r3, #8]
1188:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2178              		.loc 1 1188 15 view .LVU674
 2179 000a 42F48062 		orr	r2, r2, #1024
 2180 000e 9A60     		str	r2, [r3, #8]
1191:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2181              		.loc 1 1191 5 is_stmt 1 view .LVU675
 2182              	.LBB118:
 2183              	.LBI118:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 119


  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 2184              		.loc 1 72 6 view .LVU676
 2185              	.LBB119:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2186              		.loc 1 75 5 view .LVU677
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2187              		.loc 1 75 14 is_stmt 0 view .LVU678
 2188 0010 FF22     		movs	r2, #255
 2189 0012 5A62     		str	r2, [r3, #36]
 2190              	.LBE119:
 2191              	.LBE118:
1193:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2192              		.loc 1 1193 5 is_stmt 1 view .LVU679
1194:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2193              		.loc 1 1194 1 is_stmt 0 view .LVU680
 2194 0014 0120     		movs	r0, #1
 2195 0016 08BD     		pop	{r3, pc}
 2196              	.L186:
 2197              		.align	2
 2198              	.L185:
 2199 0018 00280040 		.word	1073752064
 2200              		.cfi_endproc
 2201              	.LFE163:
 2203              		.section	.text.RTC_WakeUp_Disable,"ax",%progbits
 2204              		.align	1
 2205              		.global	RTC_WakeUp_Disable
 2206              		.syntax unified
 2207              		.thumb
 2208              		.thumb_func
 2210              	RTC_WakeUp_Disable:
 2211              	.LFB164:
1204:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0x00;
 2212              		.loc 1 1204 1 is_stmt 1 view -0
 2213              		.cfi_startproc
 2214              		@ args = 0, pretend = 0, frame = 0
 2215              		@ frame_needed = 0, uses_anonymous_args = 0
1205:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value1 = 0x00;
 2216              		.loc 1 1205 5 view .LVU682
 2217              	.LVL152:
1206:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 2218              		.loc 1 1206 5 view .LVU683
1207:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2219              		.loc 1 1207 5 view .LVU684
1210:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2220              		.loc 1 1210 5 view .LVU685
1204:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0x00;
 2221              		.loc 1 1204 1 is_stmt 0 view .LVU686
 2222 0000 08B5     		push	{r3, lr}
 2223              	.LCFI17:
 2224              		.cfi_def_cfa_offset 8
 2225              		.cfi_offset 3, -8
 2226              		.cfi_offset 14, -4
1210:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2227              		.loc 1 1210 5 view .LVU687
 2228 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 2229              	.LVL153:
1213:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Wait till RTC WTWF flag is set and if Time out is reached exit */
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 120


 2230              		.loc 1 1213 5 is_stmt 1 view .LVU688
1213:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Wait till RTC WTWF flag is set and if Time out is reached exit */
 2231              		.loc 1 1213 8 is_stmt 0 view .LVU689
 2232 0006 0C4B     		ldr	r3, .L196
 2233 0008 9A68     		ldr	r2, [r3, #8]
1213:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Wait till RTC WTWF flag is set and if Time out is reached exit */
 2234              		.loc 1 1213 15 view .LVU690
 2235 000a 22F48062 		bic	r2, r2, #1024
 2236 000e 9A60     		str	r2, [r3, #8]
 2237 0010 4FF40051 		mov	r1, #8192
 2238              	.LVL154:
 2239              	.L189:
1215:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 2240              		.loc 1 1215 5 is_stmt 1 view .LVU691
1217:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
 2241              		.loc 1 1217 9 view .LVU692
1217:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
 2242              		.loc 1 1217 26 is_stmt 0 view .LVU693
 2243 0014 DA68     		ldr	r2, [r3, #12]
1219:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2244              		.loc 1 1219 47 discriminator 2 view .LVU694
 2245 0016 0139     		subs	r1, r1, #1
 2246              	.LVL155:
1217:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         temp_value++;
 2247              		.loc 1 1217 21 view .LVU695
 2248 0018 02F00402 		and	r2, r2, #4
 2249              	.LVL156:
1218:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     } while ((temp_value != INITMODE_TIMEOUT) && (temp_value1 == 0x00));
 2250              		.loc 1 1218 9 is_stmt 1 view .LVU696
1219:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2251              		.loc 1 1219 47 discriminator 2 view .LVU697
 2252 001c 01D0     		beq	.L188
 2253              	.LVL157:
1219:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2254              		.loc 1 1219 47 is_stmt 0 discriminator 1 view .LVU698
 2255 001e 002A     		cmp	r2, #0
 2256 0020 F8D0     		beq	.L189
 2257              	.LVL158:
 2258              	.L188:
1221:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 2259              		.loc 1 1221 5 is_stmt 1 view .LVU699
1221:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 2260              		.loc 1 1221 13 is_stmt 0 view .LVU700
 2261 0022 D868     		ldr	r0, [r3, #12]
 2262              	.LVL159:
1231:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2263              		.loc 1 1231 5 is_stmt 1 view .LVU701
 2264              	.LBB120:
 2265              	.LBI120:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 2266              		.loc 1 72 6 view .LVU702
 2267              	.LBB121:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2268              		.loc 1 75 5 view .LVU703
 2269              	.LBE121:
 2270              	.LBE120:
1221:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 121


 2271              		.loc 1 1221 8 is_stmt 0 view .LVU704
 2272 0024 C0F38000 		ubfx	r0, r0, #2, #1
 2273              	.LVL160:
 2274              	.LBB124:
 2275              	.LBB122:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2276              		.loc 1 75 14 view .LVU705
 2277 0028 FF22     		movs	r2, #255
 2278              	.LVL161:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2279              		.loc 1 75 14 view .LVU706
 2280              	.LBE122:
 2281              	.LBE124:
1221:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 2282              		.loc 1 1221 8 view .LVU707
 2283 002a 80F00100 		eor	r0, r0, #1
 2284              	.LBB125:
 2285              	.LBB123:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2286              		.loc 1 75 14 view .LVU708
 2287 002e 5A62     		str	r2, [r3, #36]
 2288              	.LBE123:
 2289              	.LBE125:
1233:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2290              		.loc 1 1233 5 is_stmt 1 view .LVU709
1234:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2291              		.loc 1 1234 1 is_stmt 0 view .LVU710
 2292 0030 00F00100 		and	r0, r0, #1
 2293 0034 08BD     		pop	{r3, pc}
 2294              	.L197:
 2295 0036 00BF     		.align	2
 2296              	.L196:
 2297 0038 00280040 		.word	1073752064
 2298              		.cfi_endproc
 2299              	.LFE164:
 2301              		.section	.text.RTC_Day_Light_Saving_Config,"ax",%progbits
 2302              		.align	1
 2303              		.global	RTC_Day_Light_Saving_Config
 2304              		.syntax unified
 2305              		.thumb
 2306              		.thumb_func
 2308              	RTC_Day_Light_Saving_Config:
 2309              	.LVL162:
 2310              	.LFB165:
1249:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2311              		.loc 1 1249 1 is_stmt 1 view -0
 2312              		.cfi_startproc
 2313              		@ args = 0, pretend = 0, frame = 0
 2314              		@ frame_needed = 0, uses_anonymous_args = 0
1251:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2315              		.loc 1 1251 5 view .LVU712
1249:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2316              		.loc 1 1249 1 is_stmt 0 view .LVU713
 2317 0000 08B5     		push	{r3, lr}
 2318              	.LCFI18:
 2319              		.cfi_def_cfa_offset 8
 2320              		.cfi_offset 3, -8
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 122


 2321              		.cfi_offset 14, -4
1251:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2322              		.loc 1 1251 5 view .LVU714
 2323 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 2324              	.LVL163:
1254:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear the SU1H and AD1H bits to be configured */
 2325              		.loc 1 1254 5 is_stmt 1 view .LVU715
1254:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear the SU1H and AD1H bits to be configured */
 2326              		.loc 1 1254 8 is_stmt 0 view .LVU716
 2327 0006 074B     		ldr	r3, .L199
 2328 0008 9A68     		ldr	r2, [r3, #8]
1254:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear the SU1H and AD1H bits to be configured */
 2329              		.loc 1 1254 15 view .LVU717
 2330 000a 22F48022 		bic	r2, r2, #262144
 2331 000e 9A60     		str	r2, [r3, #8]
1256:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the RTC_CTRL register */
 2332              		.loc 1 1256 5 is_stmt 1 view .LVU718
1256:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the RTC_CTRL register */
 2333              		.loc 1 1256 8 is_stmt 0 view .LVU719
 2334 0010 9A68     		ldr	r2, [r3, #8]
1256:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Configure the RTC_CTRL register */
 2335              		.loc 1 1256 15 view .LVU720
 2336 0012 9A60     		str	r2, [r3, #8]
1258:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2337              		.loc 1 1258 5 is_stmt 1 view .LVU721
1258:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2338              		.loc 1 1258 8 is_stmt 0 view .LVU722
 2339 0014 9A68     		ldr	r2, [r3, #8]
1258:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2340              		.loc 1 1258 15 view .LVU723
 2341 0016 1143     		orrs	r1, r1, r2
 2342              	.LVL164:
1258:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2343              		.loc 1 1258 15 view .LVU724
 2344 0018 0843     		orrs	r0, r0, r1
 2345              	.LVL165:
 2346              	.LBB126:
 2347              	.LBB127:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2348              		.loc 1 75 14 view .LVU725
 2349 001a FF22     		movs	r2, #255
 2350              	.LBE127:
 2351              	.LBE126:
1258:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2352              		.loc 1 1258 15 view .LVU726
 2353 001c 9860     		str	r0, [r3, #8]
1261:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2354              		.loc 1 1261 5 is_stmt 1 view .LVU727
 2355              	.LBB129:
 2356              	.LBI126:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 2357              		.loc 1 72 6 view .LVU728
 2358              	.LBB128:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2359              		.loc 1 75 5 view .LVU729
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2360              		.loc 1 75 14 is_stmt 0 view .LVU730
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 123


 2361 001e 5A62     		str	r2, [r3, #36]
 2362              	.LBE128:
 2363              	.LBE129:
1262:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2364              		.loc 1 1262 1 view .LVU731
 2365 0020 08BD     		pop	{r3, pc}
 2366              	.L200:
 2367 0022 00BF     		.align	2
 2368              	.L199:
 2369 0024 00280040 		.word	1073752064
 2370              		.cfi_endproc
 2371              	.LFE165:
 2373              		.section	.text.RTC_Store_Operation_Get,"ax",%progbits
 2374              		.align	1
 2375              		.global	RTC_Store_Operation_Get
 2376              		.syntax unified
 2377              		.thumb
 2378              		.thumb_func
 2380              	RTC_Store_Operation_Get:
 2381              	.LFB166:
1272:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     return (RTC->CTRL & RTC_STORE_OPERATION_SET);
 2382              		.loc 1 1272 1 is_stmt 1 view -0
 2383              		.cfi_startproc
 2384              		@ args = 0, pretend = 0, frame = 0
 2385              		@ frame_needed = 0, uses_anonymous_args = 0
 2386              		@ link register save eliminated.
1273:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2387              		.loc 1 1273 5 view .LVU733
1273:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2388              		.loc 1 1273 16 is_stmt 0 view .LVU734
 2389 0000 024B     		ldr	r3, .L202
 2390 0002 9868     		ldr	r0, [r3, #8]
1274:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2391              		.loc 1 1274 1 view .LVU735
 2392 0004 00F48020 		and	r0, r0, #262144
 2393 0008 7047     		bx	lr
 2394              	.L203:
 2395 000a 00BF     		.align	2
 2396              	.L202:
 2397 000c 00280040 		.word	1073752064
 2398              		.cfi_endproc
 2399              	.LFE166:
 2401              		.section	.text.RTC_Output_Config,"ax",%progbits
 2402              		.align	1
 2403              		.global	RTC_Output_Config
 2404              		.syntax unified
 2405              		.thumb
 2406              		.thumb_func
 2408              	RTC_Output_Config:
 2409              	.LVL166:
 2410              	.LFB167:
1290:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     __IO uint32_t temp = 0;
 2411              		.loc 1 1290 1 is_stmt 1 view -0
 2412              		.cfi_startproc
 2413              		@ args = 0, pretend = 0, frame = 8
 2414              		@ frame_needed = 0, uses_anonymous_args = 0
1291:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 124


 2415              		.loc 1 1291 5 view .LVU737
1290:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     __IO uint32_t temp = 0;
 2416              		.loc 1 1290 1 is_stmt 0 view .LVU738
 2417 0000 07B5     		push	{r0, r1, r2, lr}
 2418              	.LCFI19:
 2419              		.cfi_def_cfa_offset 16
 2420              		.cfi_offset 14, -4
1291:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2421              		.loc 1 1291 19 view .LVU739
 2422 0002 0023     		movs	r3, #0
 2423 0004 0193     		str	r3, [sp, #4]
1294:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2424              		.loc 1 1294 5 is_stmt 1 view .LVU740
 2425 0006 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 2426              	.LVL167:
1297:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2427              		.loc 1 1297 5 view .LVU741
1297:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2428              		.loc 1 1297 8 is_stmt 0 view .LVU742
 2429 000a 074B     		ldr	r3, .L205
 2430 000c 9A68     		ldr	r2, [r3, #8]
1297:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2431              		.loc 1 1297 15 view .LVU743
 2432 000e 22F4E002 		bic	r2, r2, #7340032
 2433 0012 9A60     		str	r2, [r3, #8]
1300:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2434              		.loc 1 1300 5 is_stmt 1 view .LVU744
1300:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2435              		.loc 1 1300 8 is_stmt 0 view .LVU745
 2436 0014 9A68     		ldr	r2, [r3, #8]
1300:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2437              		.loc 1 1300 15 view .LVU746
 2438 0016 1143     		orrs	r1, r1, r2
 2439              	.LVL168:
1300:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2440              		.loc 1 1300 15 view .LVU747
 2441 0018 0843     		orrs	r0, r0, r1
 2442              	.LVL169:
 2443              	.LBB130:
 2444              	.LBB131:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2445              		.loc 1 75 14 view .LVU748
 2446 001a FF22     		movs	r2, #255
 2447              	.LBE131:
 2448              	.LBE130:
1300:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2449              		.loc 1 1300 15 view .LVU749
 2450 001c 9860     		str	r0, [r3, #8]
1303:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2451              		.loc 1 1303 5 is_stmt 1 view .LVU750
 2452              	.LBB133:
 2453              	.LBI130:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 2454              		.loc 1 72 6 view .LVU751
 2455              	.LBB132:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2456              		.loc 1 75 5 view .LVU752
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 125


  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2457              		.loc 1 75 14 is_stmt 0 view .LVU753
 2458 001e 5A62     		str	r2, [r3, #36]
 2459              	.LBE132:
 2460              	.LBE133:
1304:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2461              		.loc 1 1304 1 view .LVU754
 2462 0020 03B0     		add	sp, sp, #12
 2463              	.LCFI20:
 2464              		.cfi_def_cfa_offset 4
 2465              		@ sp needed
 2466 0022 5DF804FB 		ldr	pc, [sp], #4
 2467              	.L206:
 2468 0026 00BF     		.align	2
 2469              	.L205:
 2470 0028 00280040 		.word	1073752064
 2471              		.cfi_endproc
 2472              	.LFE167:
 2474              		.section	.text.RTC_Calibration_Output_Enable,"ax",%progbits
 2475              		.align	1
 2476              		.global	RTC_Calibration_Output_Enable
 2477              		.syntax unified
 2478              		.thumb
 2479              		.thumb_func
 2481              	RTC_Calibration_Output_Enable:
 2482              	.LFB168:
1312:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2483              		.loc 1 1312 1 is_stmt 1 view -0
 2484              		.cfi_startproc
 2485              		@ args = 0, pretend = 0, frame = 0
 2486              		@ frame_needed = 0, uses_anonymous_args = 0
1314:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2487              		.loc 1 1314 5 view .LVU756
1312:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2488              		.loc 1 1312 1 is_stmt 0 view .LVU757
 2489 0000 08B5     		push	{r3, lr}
 2490              	.LCFI21:
 2491              		.cfi_def_cfa_offset 8
 2492              		.cfi_offset 3, -8
 2493              		.cfi_offset 14, -4
1314:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2494              		.loc 1 1314 5 view .LVU758
 2495 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 2496              	.LVL170:
1317:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2497              		.loc 1 1317 5 is_stmt 1 view .LVU759
1317:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2498              		.loc 1 1317 8 is_stmt 0 view .LVU760
 2499 0006 044B     		ldr	r3, .L208
 2500 0008 9A68     		ldr	r2, [r3, #8]
1317:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2501              		.loc 1 1317 15 view .LVU761
 2502 000a 42F40002 		orr	r2, r2, #8388608
 2503 000e 9A60     		str	r2, [r3, #8]
1320:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2504              		.loc 1 1320 5 is_stmt 1 view .LVU762
 2505              	.LBB134:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 126


 2506              	.LBI134:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 2507              		.loc 1 72 6 view .LVU763
 2508              	.LBB135:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2509              		.loc 1 75 5 view .LVU764
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2510              		.loc 1 75 14 is_stmt 0 view .LVU765
 2511 0010 FF22     		movs	r2, #255
 2512 0012 5A62     		str	r2, [r3, #36]
 2513              	.LBE135:
 2514              	.LBE134:
1321:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2515              		.loc 1 1321 1 view .LVU766
 2516 0014 08BD     		pop	{r3, pc}
 2517              	.L209:
 2518 0016 00BF     		.align	2
 2519              	.L208:
 2520 0018 00280040 		.word	1073752064
 2521              		.cfi_endproc
 2522              	.LFE168:
 2524              		.section	.text.RTC_Calibration_Output_Disable,"ax",%progbits
 2525              		.align	1
 2526              		.global	RTC_Calibration_Output_Disable
 2527              		.syntax unified
 2528              		.thumb
 2529              		.thumb_func
 2531              	RTC_Calibration_Output_Disable:
 2532              	.LFB169:
1329:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2533              		.loc 1 1329 1 is_stmt 1 view -0
 2534              		.cfi_startproc
 2535              		@ args = 0, pretend = 0, frame = 0
 2536              		@ frame_needed = 0, uses_anonymous_args = 0
1331:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2537              		.loc 1 1331 5 view .LVU768
1329:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2538              		.loc 1 1329 1 is_stmt 0 view .LVU769
 2539 0000 08B5     		push	{r3, lr}
 2540              	.LCFI22:
 2541              		.cfi_def_cfa_offset 8
 2542              		.cfi_offset 3, -8
 2543              		.cfi_offset 14, -4
1331:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2544              		.loc 1 1331 5 view .LVU770
 2545 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 2546              	.LVL171:
1334:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2547              		.loc 1 1334 5 is_stmt 1 view .LVU771
1334:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2548              		.loc 1 1334 8 is_stmt 0 view .LVU772
 2549 0006 044B     		ldr	r3, .L211
 2550 0008 9A68     		ldr	r2, [r3, #8]
1334:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2551              		.loc 1 1334 15 view .LVU773
 2552 000a 22F40002 		bic	r2, r2, #8388608
 2553 000e 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 127


1337:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2554              		.loc 1 1337 5 is_stmt 1 view .LVU774
 2555              	.LBB136:
 2556              	.LBI136:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 2557              		.loc 1 72 6 view .LVU775
 2558              	.LBB137:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2559              		.loc 1 75 5 view .LVU776
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2560              		.loc 1 75 14 is_stmt 0 view .LVU777
 2561 0010 FF22     		movs	r2, #255
 2562 0012 5A62     		str	r2, [r3, #36]
 2563              	.LBE137:
 2564              	.LBE136:
1338:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2565              		.loc 1 1338 1 view .LVU778
 2566 0014 08BD     		pop	{r3, pc}
 2567              	.L212:
 2568 0016 00BF     		.align	2
 2569              	.L211:
 2570 0018 00280040 		.word	1073752064
 2571              		.cfi_endproc
 2572              	.LFE169:
 2574              		.section	.text.RTC_Calibration_Output_Config,"ax",%progbits
 2575              		.align	1
 2576              		.global	RTC_Calibration_Output_Config
 2577              		.syntax unified
 2578              		.thumb
 2579              		.thumb_func
 2581              	RTC_Calibration_Output_Config:
 2582              	.LVL172:
 2583              	.LFB170:
1349:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2584              		.loc 1 1349 1 is_stmt 1 view -0
 2585              		.cfi_startproc
 2586              		@ args = 0, pretend = 0, frame = 0
 2587              		@ frame_needed = 0, uses_anonymous_args = 0
1351:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2588              		.loc 1 1351 5 view .LVU780
1349:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 2589              		.loc 1 1349 1 is_stmt 0 view .LVU781
 2590 0000 08B5     		push	{r3, lr}
 2591              	.LCFI23:
 2592              		.cfi_def_cfa_offset 8
 2593              		.cfi_offset 3, -8
 2594              		.cfi_offset 14, -4
1351:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2595              		.loc 1 1351 5 view .LVU782
 2596 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 2597              	.LVL173:
1354:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2598              		.loc 1 1354 5 is_stmt 1 view .LVU783
1354:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2599              		.loc 1 1354 8 is_stmt 0 view .LVU784
 2600 0006 054B     		ldr	r3, .L214
 2601 0008 9A68     		ldr	r2, [r3, #8]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 128


1354:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2602              		.loc 1 1354 15 view .LVU785
 2603 000a 22F40022 		bic	r2, r2, #524288
 2604 000e 9A60     		str	r2, [r3, #8]
1357:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2605              		.loc 1 1357 5 is_stmt 1 view .LVU786
1357:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2606              		.loc 1 1357 8 is_stmt 0 view .LVU787
 2607 0010 9A68     		ldr	r2, [r3, #8]
1357:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2608              		.loc 1 1357 15 view .LVU788
 2609 0012 1043     		orrs	r0, r0, r2
 2610              	.LVL174:
 2611              	.LBB138:
 2612              	.LBB139:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2613              		.loc 1 75 14 view .LVU789
 2614 0014 FF22     		movs	r2, #255
 2615              	.LBE139:
 2616              	.LBE138:
1357:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2617              		.loc 1 1357 15 view .LVU790
 2618 0016 9860     		str	r0, [r3, #8]
1360:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2619              		.loc 1 1360 5 is_stmt 1 view .LVU791
 2620              	.LBB141:
 2621              	.LBI138:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 2622              		.loc 1 72 6 view .LVU792
 2623              	.LBB140:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2624              		.loc 1 75 5 view .LVU793
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2625              		.loc 1 75 14 is_stmt 0 view .LVU794
 2626 0018 5A62     		str	r2, [r3, #36]
 2627              	.LBE140:
 2628              	.LBE141:
1361:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2629              		.loc 1 1361 1 view .LVU795
 2630 001a 08BD     		pop	{r3, pc}
 2631              	.L215:
 2632              		.align	2
 2633              	.L214:
 2634 001c 00280040 		.word	1073752064
 2635              		.cfi_endproc
 2636              	.LFE170:
 2638              		.section	.text.RTC_Smooth_Calibration_Config,"ax",%progbits
 2639              		.align	1
 2640              		.global	RTC_Smooth_Calibration_Config
 2641              		.syntax unified
 2642              		.thumb
 2643              		.thumb_func
 2645              	RTC_Smooth_Calibration_Config:
 2646              	.LVL175:
 2647              	.LFB171:
1381:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status    = ERROR;
 2648              		.loc 1 1381 1 is_stmt 1 view -0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 129


 2649              		.cfi_startproc
 2650              		@ args = 0, pretend = 0, frame = 0
 2651              		@ frame_needed = 0, uses_anonymous_args = 0
1382:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t recalpfcount = 0;
 2652              		.loc 1 1382 5 view .LVU797
1383:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2653              		.loc 1 1383 5 view .LVU798
1386:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2654              		.loc 1 1386 5 view .LVU799
1381:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status    = ERROR;
 2655              		.loc 1 1381 1 is_stmt 0 view .LVU800
 2656 0000 38B5     		push	{r3, r4, r5, lr}
 2657              	.LCFI24:
 2658              		.cfi_def_cfa_offset 16
 2659              		.cfi_offset 3, -16
 2660              		.cfi_offset 4, -12
 2661              		.cfi_offset 5, -8
 2662              		.cfi_offset 14, -4
1381:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status    = ERROR;
 2663              		.loc 1 1381 1 view .LVU801
 2664 0002 1446     		mov	r4, r2
1386:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2665              		.loc 1 1386 5 view .LVU802
 2666 0004 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 2667              	.LVL176:
1389:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 2668              		.loc 1 1389 5 is_stmt 1 view .LVU803
1389:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 2669              		.loc 1 1389 13 is_stmt 0 view .LVU804
 2670 0008 0C4A     		ldr	r2, .L228
 2671 000a D368     		ldr	r3, [r2, #12]
1389:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 2672              		.loc 1 1389 8 view .LVU805
 2673 000c DB03     		lsls	r3, r3, #15
 2674 000e 06D5     		bpl	.L217
 2675 0010 41F20103 		movw	r3, #4097
 2676              	.LVL177:
 2677              	.L218:
1392:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 2678              		.loc 1 1392 59 is_stmt 1 view .LVU806
1392:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 2679              		.loc 1 1392 21 is_stmt 0 view .LVU807
 2680 0014 D568     		ldr	r5, [r2, #12]
1392:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 2681              		.loc 1 1392 59 view .LVU808
 2682 0016 ED03     		lsls	r5, r5, #15
 2683 0018 01D5     		bpl	.L217
1392:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 2684              		.loc 1 1392 59 discriminator 1 view .LVU809
 2685 001a 013B     		subs	r3, r3, #1
 2686              	.LVL178:
1392:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 2687              		.loc 1 1392 59 discriminator 1 view .LVU810
 2688 001c FAD1     		bne	.L218
 2689              	.LVL179:
 2690              	.L217:
1399:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 130


 2691              		.loc 1 1399 5 is_stmt 1 view .LVU811
1399:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 2692              		.loc 1 1399 13 is_stmt 0 view .LVU812
 2693 001e 074B     		ldr	r3, .L228
 2694 0020 DA68     		ldr	r2, [r3, #12]
1399:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 2695              		.loc 1 1399 8 view .LVU813
 2696 0022 D203     		lsls	r2, r2, #15
1402:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                                 | (uint32_t)RTC_SmouthCalibMinusPulsesValue);
 2697              		.loc 1 1402 9 is_stmt 1 view .LVU814
1402:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                                 | (uint32_t)RTC_SmouthCalibMinusPulsesValue);
 2698              		.loc 1 1402 22 is_stmt 0 view .LVU815
 2699 0024 5CBF     		itt	pl
 2700 0026 2143     		orrpl	r1, r1, r4
 2701              	.LVL180:
1402:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                                 | (uint32_t)RTC_SmouthCalibMinusPulsesValue);
 2702              		.loc 1 1402 22 view .LVU816
 2703 0028 0843     		orrpl	r0, r0, r1
 2704              	.LVL181:
 2705              	.LBB142:
 2706              	.LBB143:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2707              		.loc 1 75 14 view .LVU817
 2708 002a 4FF0FF02 		mov	r2, #255
 2709              	.LBE143:
 2710              	.LBE142:
1402:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****                                 | (uint32_t)RTC_SmouthCalibMinusPulsesValue);
 2711              		.loc 1 1402 20 view .LVU818
 2712 002e 56BF     		itet	pl
 2713 0030 D863     		strpl	r0, [r3, #60]
1405:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 2714              		.loc 1 1405 9 is_stmt 1 view .LVU819
 2715              	.LVL182:
1409:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 2716              		.loc 1 1409 16 is_stmt 0 view .LVU820
 2717 0032 0020     		movmi	r0, #0
1405:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 2718              		.loc 1 1405 16 view .LVU821
 2719 0034 0120     		movpl	r0, #1
 2720              	.LVL183:
1413:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2721              		.loc 1 1413 5 is_stmt 1 view .LVU822
 2722              	.LBB145:
 2723              	.LBI142:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 2724              		.loc 1 72 6 view .LVU823
 2725              	.LBB144:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2726              		.loc 1 75 5 view .LVU824
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2727              		.loc 1 75 14 is_stmt 0 view .LVU825
 2728 0036 5A62     		str	r2, [r3, #36]
 2729              	.LBE144:
 2730              	.LBE145:
1415:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2731              		.loc 1 1415 5 is_stmt 1 view .LVU826
1416:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 131


 2732              		.loc 1 1416 1 is_stmt 0 view .LVU827
 2733 0038 38BD     		pop	{r3, r4, r5, pc}
 2734              	.LVL184:
 2735              	.L229:
1416:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2736              		.loc 1 1416 1 view .LVU828
 2737 003a 00BF     		.align	2
 2738              	.L228:
 2739 003c 00280040 		.word	1073752064
 2740              		.cfi_endproc
 2741              	.LFE171:
 2743              		.section	.text.RTC_TimeStamp_Enable,"ax",%progbits
 2744              		.align	1
 2745              		.global	RTC_TimeStamp_Enable
 2746              		.syntax unified
 2747              		.thumb
 2748              		.thumb_func
 2750              	RTC_TimeStamp_Enable:
 2751              	.LVL185:
 2752              	.LFB172:
1427:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 2753              		.loc 1 1427 1 is_stmt 1 view -0
 2754              		.cfi_startproc
 2755              		@ args = 0, pretend = 0, frame = 0
 2756              		@ frame_needed = 0, uses_anonymous_args = 0
1428:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2757              		.loc 1 1428 5 view .LVU830
1431:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2758              		.loc 1 1431 5 view .LVU831
1431:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2759              		.loc 1 1431 32 is_stmt 0 view .LVU832
 2760 0000 0749     		ldr	r1, .L231
1427:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 2761              		.loc 1 1427 1 view .LVU833
 2762 0002 08B5     		push	{r3, lr}
 2763              	.LCFI25:
 2764              		.cfi_def_cfa_offset 8
 2765              		.cfi_offset 3, -8
 2766              		.cfi_offset 14, -4
1431:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2767              		.loc 1 1431 32 view .LVU834
 2768 0004 8B68     		ldr	r3, [r1, #8]
 2769              	.LVL186:
1435:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2770              		.loc 1 1435 5 is_stmt 1 view .LVU835
1431:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2771              		.loc 1 1431 16 is_stmt 0 view .LVU836
 2772 0006 23F40063 		bic	r3, r3, #2048
 2773              	.LVL187:
1431:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2774              		.loc 1 1431 16 view .LVU837
 2775 000a 23F00803 		bic	r3, r3, #8
1435:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2776              		.loc 1 1435 16 view .LVU838
 2777 000e 0343     		orrs	r3, r3, r0
 2778 0010 43F40060 		orr	r0, r3, #2048
 2779              	.LVL188:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 132


1438:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2780              		.loc 1 1438 5 is_stmt 1 view .LVU839
 2781 0014 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 2782              	.LVL189:
1441:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2783              		.loc 1 1441 5 view .LVU840
 2784              	.LBB146:
 2785              	.LBB147:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2786              		.loc 1 75 14 is_stmt 0 view .LVU841
 2787 0018 FF23     		movs	r3, #255
 2788              	.LBE147:
 2789              	.LBE146:
1441:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2790              		.loc 1 1441 15 view .LVU842
 2791 001a 8860     		str	r0, [r1, #8]
1444:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2792              		.loc 1 1444 5 is_stmt 1 view .LVU843
 2793              	.LBB149:
 2794              	.LBI146:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 2795              		.loc 1 72 6 view .LVU844
 2796              	.LBB148:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2797              		.loc 1 75 5 view .LVU845
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2798              		.loc 1 75 14 is_stmt 0 view .LVU846
 2799 001c 4B62     		str	r3, [r1, #36]
 2800              	.LBE148:
 2801              	.LBE149:
1445:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2802              		.loc 1 1445 1 view .LVU847
 2803 001e 08BD     		pop	{r3, pc}
 2804              	.L232:
 2805              		.align	2
 2806              	.L231:
 2807 0020 00280040 		.word	1073752064
 2808              		.cfi_endproc
 2809              	.LFE172:
 2811              		.section	.text.RTC_TimeStamp_Disable,"ax",%progbits
 2812              		.align	1
 2813              		.global	RTC_TimeStamp_Disable
 2814              		.syntax unified
 2815              		.thumb
 2816              		.thumb_func
 2818              	RTC_TimeStamp_Disable:
 2819              	.LFB173:
1454:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 2820              		.loc 1 1454 1 is_stmt 1 view -0
 2821              		.cfi_startproc
 2822              		@ args = 0, pretend = 0, frame = 0
 2823              		@ frame_needed = 0, uses_anonymous_args = 0
1455:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2824              		.loc 1 1455 5 view .LVU849
 2825              	.LVL190:
1458:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2826              		.loc 1 1458 5 view .LVU850
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 133


1458:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2827              		.loc 1 1458 32 is_stmt 0 view .LVU851
 2828 0000 0648     		ldr	r0, .L234
1454:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 2829              		.loc 1 1454 1 view .LVU852
 2830 0002 08B5     		push	{r3, lr}
 2831              	.LCFI26:
 2832              		.cfi_def_cfa_offset 8
 2833              		.cfi_offset 3, -8
 2834              		.cfi_offset 14, -4
1458:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2835              		.loc 1 1458 32 view .LVU853
 2836 0004 8168     		ldr	r1, [r0, #8]
1458:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2837              		.loc 1 1458 16 view .LVU854
 2838 0006 21F40061 		bic	r1, r1, #2048
1461:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2839              		.loc 1 1461 5 view .LVU855
 2840 000a FFF7FEFF 		bl	RTC_Write_Protection_Disable
 2841              	.LVL191:
1458:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2842              		.loc 1 1458 16 view .LVU856
 2843 000e 21F00801 		bic	r1, r1, #8
 2844              	.LVL192:
1461:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2845              		.loc 1 1461 5 is_stmt 1 view .LVU857
1464:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2846              		.loc 1 1464 5 view .LVU858
 2847              	.LBB150:
 2848              	.LBB151:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2849              		.loc 1 75 14 is_stmt 0 view .LVU859
 2850 0012 FF23     		movs	r3, #255
 2851              	.LBE151:
 2852              	.LBE150:
1464:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2853              		.loc 1 1464 15 view .LVU860
 2854 0014 8160     		str	r1, [r0, #8]
1467:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2855              		.loc 1 1467 5 is_stmt 1 view .LVU861
 2856              	.LBB153:
 2857              	.LBI150:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 2858              		.loc 1 72 6 view .LVU862
 2859              	.LBB152:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2860              		.loc 1 75 5 view .LVU863
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 2861              		.loc 1 75 14 is_stmt 0 view .LVU864
 2862 0016 4362     		str	r3, [r0, #36]
 2863              	.LBE152:
 2864              	.LBE153:
1468:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2865              		.loc 1 1468 1 view .LVU865
 2866 0018 08BD     		pop	{r3, pc}
 2867              	.L235:
 2868 001a 00BF     		.align	2
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 134


 2869              	.L234:
 2870 001c 00280040 		.word	1073752064
 2871              		.cfi_endproc
 2872              	.LFE173:
 2874              		.section	.text.RTC_TimeStamp_Get,"ax",%progbits
 2875              		.align	1
 2876              		.global	RTC_TimeStamp_Get
 2877              		.syntax unified
 2878              		.thumb
 2879              		.thumb_func
 2881              	RTC_TimeStamp_Get:
 2882              	.LVL193:
 2883              	.LFB174:
1483:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t tmptime = 0, tmpdate = 0;
 2884              		.loc 1 1483 1 is_stmt 1 view -0
 2885              		.cfi_startproc
 2886              		@ args = 0, pretend = 0, frame = 0
 2887              		@ frame_needed = 0, uses_anonymous_args = 0
1484:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2888              		.loc 1 1484 5 view .LVU867
1487:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     tmpdate = (uint32_t)(RTC->TSD & RTC_DATE_RESERVED_MASK);
 2889              		.loc 1 1487 5 view .LVU868
1487:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     tmpdate = (uint32_t)(RTC->TSD & RTC_DATE_RESERVED_MASK);
 2890              		.loc 1 1487 29 is_stmt 0 view .LVU869
 2891 0000 1D4B     		ldr	r3, .L238
1483:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t tmptime = 0, tmpdate = 0;
 2892              		.loc 1 1483 1 view .LVU870
 2893 0002 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2894              	.LCFI27:
 2895              		.cfi_def_cfa_offset 24
 2896              		.cfi_offset 4, -24
 2897              		.cfi_offset 5, -20
 2898              		.cfi_offset 6, -16
 2899              		.cfi_offset 7, -12
 2900              		.cfi_offset 8, -8
 2901              		.cfi_offset 14, -4
1487:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     tmpdate = (uint32_t)(RTC->TSD & RTC_DATE_RESERVED_MASK);
 2902              		.loc 1 1487 29 view .LVU871
 2903 0006 1D6B     		ldr	r5, [r3, #48]
 2904              	.LVL194:
1488:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2905              		.loc 1 1488 5 is_stmt 1 view .LVU872
1488:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 2906              		.loc 1 1488 29 is_stmt 0 view .LVU873
 2907 0008 5B6B     		ldr	r3, [r3, #52]
 2908              	.LVL195:
1491:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->Minutes = (uint8_t)((tmptime & (RTC_TSH_MIT | RTC_TSH_MIU)) >> 8);
 2909              		.loc 1 1491 5 is_stmt 1 view .LVU874
1491:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->Minutes = (uint8_t)((tmptime & (RTC_TSH_MIT | RTC_TSH_MIU)) >> 8);
 2910              		.loc 1 1491 36 is_stmt 0 view .LVU875
 2911 000a C5F30646 		ubfx	r6, r5, #16, #7
1494:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2912              		.loc 1 1494 36 view .LVU876
 2913 000e 06F04004 		and	r4, r6, #64
1494:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2914              		.loc 1 1494 34 view .LVU877
 2915 0012 CC70     		strb	r4, [r1, #3]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 135


1491:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->Minutes = (uint8_t)((tmptime & (RTC_TSH_MIT | RTC_TSH_MIU)) >> 8);
 2916              		.loc 1 1491 36 view .LVU878
 2917 0014 C5F3054C 		ubfx	ip, r5, #16, #6
1492:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->Seconds = (uint8_t)(tmptime & (RTC_TSH_SCT | RTC_TSH_SCU));
 2918              		.loc 1 1492 36 view .LVU879
 2919 0018 C5F30628 		ubfx	r8, r5, #8, #7
1497:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->Month   = (uint8_t)((tmpdate & (RTC_DATE_MOT | RTC_DATE_MOU)) >> 8);
 2920              		.loc 1 1497 88 view .LVU880
 2921 001c C3F30744 		ubfx	r4, r3, #16, #8
1493:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->H12     = (uint8_t)((tmptime & (RTC_TSH_APM)) >> 16);
 2922              		.loc 1 1493 36 view .LVU881
 2923 0020 05F07F05 		and	r5, r5, #127
 2924              	.LVL196:
1491:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->Minutes = (uint8_t)((tmptime & (RTC_TSH_MIT | RTC_TSH_MIU)) >> 8);
 2925              		.loc 1 1491 34 view .LVU882
 2926 0024 81F800C0 		strb	ip, [r1]
1492:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->Seconds = (uint8_t)(tmptime & (RTC_TSH_SCT | RTC_TSH_SCU));
 2927              		.loc 1 1492 5 is_stmt 1 view .LVU883
1492:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->Seconds = (uint8_t)(tmptime & (RTC_TSH_SCT | RTC_TSH_SCU));
 2928              		.loc 1 1492 34 is_stmt 0 view .LVU884
 2929 0028 81F80180 		strb	r8, [r1, #1]
1493:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->H12     = (uint8_t)((tmptime & (RTC_TSH_APM)) >> 16);
 2930              		.loc 1 1493 5 is_stmt 1 view .LVU885
1493:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampTimeStruct->H12     = (uint8_t)((tmptime & (RTC_TSH_APM)) >> 16);
 2931              		.loc 1 1493 34 is_stmt 0 view .LVU886
 2932 002c 8D70     		strb	r5, [r1, #2]
1494:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2933              		.loc 1 1494 5 is_stmt 1 view .LVU887
1497:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->Month   = (uint8_t)((tmpdate & (RTC_DATE_MOT | RTC_DATE_MOU)) >> 8);
 2934              		.loc 1 1497 5 view .LVU888
1498:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->Date    = (uint8_t)(tmpdate & (RTC_DATE_DAT | RTC_DATE_DAU));
 2935              		.loc 1 1498 36 is_stmt 0 view .LVU889
 2936 002e C3F30427 		ubfx	r7, r3, #8, #5
1497:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->Month   = (uint8_t)((tmpdate & (RTC_DATE_MOT | RTC_DATE_MOU)) >> 8);
 2937              		.loc 1 1497 36 view .LVU890
 2938 0032 D470     		strb	r4, [r2, #3]
1498:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->Date    = (uint8_t)(tmpdate & (RTC_DATE_DAT | RTC_DATE_DAU));
 2939              		.loc 1 1498 5 is_stmt 1 view .LVU891
1499:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->WeekDay = (uint8_t)((tmpdate & (RTC_DATE_WDU)) >> 13);
 2940              		.loc 1 1499 36 is_stmt 0 view .LVU892
 2941 0034 03F03F06 		and	r6, r3, #63
1500:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2942              		.loc 1 1500 36 view .LVU893
 2943 0038 C3F34234 		ubfx	r4, r3, #13, #3
1498:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->Date    = (uint8_t)(tmpdate & (RTC_DATE_DAT | RTC_DATE_DAU));
 2944              		.loc 1 1498 34 view .LVU894
 2945 003c 5770     		strb	r7, [r2, #1]
1499:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->WeekDay = (uint8_t)((tmpdate & (RTC_DATE_WDU)) >> 13);
 2946              		.loc 1 1499 5 is_stmt 1 view .LVU895
1499:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC_StampDateStruct->WeekDay = (uint8_t)((tmpdate & (RTC_DATE_WDU)) >> 13);
 2947              		.loc 1 1499 34 is_stmt 0 view .LVU896
 2948 003e 9670     		strb	r6, [r2, #2]
1500:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2949              		.loc 1 1500 5 is_stmt 1 view .LVU897
1500:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2950              		.loc 1 1500 34 is_stmt 0 view .LVU898
 2951 0040 1470     		strb	r4, [r2]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 136


1503:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 2952              		.loc 1 1503 5 is_stmt 1 view .LVU899
1503:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 2953              		.loc 1 1503 8 is_stmt 0 view .LVU900
 2954 0042 B8B9     		cbnz	r0, .L236
1506:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampTimeStruct->Minutes = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampTimeStruct->Minutes);
 2955              		.loc 1 1506 9 is_stmt 1 view .LVU901
1506:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampTimeStruct->Minutes = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampTimeStruct->Minutes);
 2956              		.loc 1 1506 49 is_stmt 0 view .LVU902
 2957 0044 6046     		mov	r0, ip
 2958              	.LVL197:
1506:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampTimeStruct->Minutes = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampTimeStruct->Minutes);
 2959              		.loc 1 1506 49 view .LVU903
 2960 0046 FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 2961              	.LVL198:
1506:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampTimeStruct->Minutes = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampTimeStruct->Minutes);
 2962              		.loc 1 1506 38 discriminator 1 view .LVU904
 2963 004a 0870     		strb	r0, [r1]
1507:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampTimeStruct->Seconds = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampTimeStruct->Seconds);
 2964              		.loc 1 1507 9 is_stmt 1 view .LVU905
1507:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampTimeStruct->Seconds = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampTimeStruct->Seconds);
 2965              		.loc 1 1507 49 is_stmt 0 view .LVU906
 2966 004c 4046     		mov	r0, r8
 2967 004e FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 2968              	.LVL199:
1507:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampTimeStruct->Seconds = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampTimeStruct->Seconds);
 2969              		.loc 1 1507 38 discriminator 1 view .LVU907
 2970 0052 4870     		strb	r0, [r1, #1]
1508:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2971              		.loc 1 1508 9 is_stmt 1 view .LVU908
1508:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2972              		.loc 1 1508 49 is_stmt 0 view .LVU909
 2973 0054 2846     		mov	r0, r5
 2974 0056 FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 2975              	.LVL200:
1508:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 2976              		.loc 1 1508 38 discriminator 1 view .LVU910
 2977 005a 8870     		strb	r0, [r1, #2]
1511:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampDateStruct->Date    = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampDateStruct->Date);
 2978              		.loc 1 1511 9 is_stmt 1 view .LVU911
1511:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampDateStruct->Date    = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampDateStruct->Date);
 2979              		.loc 1 1511 49 is_stmt 0 view .LVU912
 2980 005c 3846     		mov	r0, r7
 2981 005e FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 2982              	.LVL201:
1511:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampDateStruct->Date    = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampDateStruct->Date);
 2983              		.loc 1 1511 38 discriminator 1 view .LVU913
 2984 0062 5070     		strb	r0, [r2, #1]
1512:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampDateStruct->WeekDay = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampDateStruct->WeekDay);
 2985              		.loc 1 1512 9 is_stmt 1 view .LVU914
1512:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampDateStruct->WeekDay = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampDateStruct->WeekDay);
 2986              		.loc 1 1512 49 is_stmt 0 view .LVU915
 2987 0064 3046     		mov	r0, r6
 2988 0066 FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 2989              	.LVL202:
1512:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         RTC_StampDateStruct->WeekDay = (uint8_t)RTC_Bcd2_To_Byte(RTC_StampDateStruct->WeekDay);
 2990              		.loc 1 1512 38 discriminator 1 view .LVU916
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 137


 2991 006a 9070     		strb	r0, [r2, #2]
1513:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 2992              		.loc 1 1513 9 is_stmt 1 view .LVU917
1513:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 2993              		.loc 1 1513 49 is_stmt 0 view .LVU918
 2994 006c 2046     		mov	r0, r4
 2995 006e FFF7FEFF 		bl	RTC_Bcd2_To_Byte
 2996              	.LVL203:
1513:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 2997              		.loc 1 1513 38 discriminator 1 view .LVU919
 2998 0072 1070     		strb	r0, [r2]
 2999              	.L236:
1515:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3000              		.loc 1 1515 1 view .LVU920
 3001 0074 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3002              	.L239:
 3003              		.align	2
 3004              	.L238:
 3005 0078 00280040 		.word	1073752064
 3006              		.cfi_endproc
 3007              	.LFE174:
 3009              		.section	.text.RTC_TimeStamp_SubSecond_Get,"ax",%progbits
 3010              		.align	1
 3011              		.global	RTC_TimeStamp_SubSecond_Get
 3012              		.syntax unified
 3013              		.thumb
 3014              		.thumb_func
 3016              	RTC_TimeStamp_SubSecond_Get:
 3017              	.LFB175:
1523:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Get timestamp subseconds values from the correspondent registers */
 3018              		.loc 1 1523 1 is_stmt 1 view -0
 3019              		.cfi_startproc
 3020              		@ args = 0, pretend = 0, frame = 0
 3021              		@ frame_needed = 0, uses_anonymous_args = 0
 3022              		@ link register save eliminated.
1525:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3023              		.loc 1 1525 5 view .LVU922
1525:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3024              		.loc 1 1525 12 is_stmt 0 view .LVU923
 3025 0000 014B     		ldr	r3, .L241
 3026 0002 986B     		ldr	r0, [r3, #56]
1526:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3027              		.loc 1 1526 1 view .LVU924
 3028 0004 7047     		bx	lr
 3029              	.L242:
 3030 0006 00BF     		.align	2
 3031              	.L241:
 3032 0008 00280040 		.word	1073752064
 3033              		.cfi_endproc
 3034              	.LFE175:
 3036              		.section	.text.RTC_Output_Mode_Config,"ax",%progbits
 3037              		.align	1
 3038              		.global	RTC_Output_Mode_Config
 3039              		.syntax unified
 3040              		.thumb
 3041              		.thumb_func
 3043              	RTC_Output_Mode_Config:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 138


 3044              	.LVL204:
 3045              	.LFB176:
1538:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->OPT &= (uint32_t) ~(RTC_OPT_TYPE);
 3046              		.loc 1 1538 1 is_stmt 1 view -0
 3047              		.cfi_startproc
 3048              		@ args = 0, pretend = 0, frame = 0
 3049              		@ frame_needed = 0, uses_anonymous_args = 0
 3050              		@ link register save eliminated.
1539:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->OPT |= (uint32_t)(RTC_OutputType);
 3051              		.loc 1 1539 5 view .LVU926
1539:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->OPT |= (uint32_t)(RTC_OutputType);
 3052              		.loc 1 1539 8 is_stmt 0 view .LVU927
 3053 0000 044B     		ldr	r3, .L244
 3054 0002 DA6C     		ldr	r2, [r3, #76]
1539:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     RTC->OPT |= (uint32_t)(RTC_OutputType);
 3055              		.loc 1 1539 14 view .LVU928
 3056 0004 22F00102 		bic	r2, r2, #1
 3057 0008 DA64     		str	r2, [r3, #76]
1540:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3058              		.loc 1 1540 5 is_stmt 1 view .LVU929
1540:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3059              		.loc 1 1540 8 is_stmt 0 view .LVU930
 3060 000a DA6C     		ldr	r2, [r3, #76]
1540:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3061              		.loc 1 1540 14 view .LVU931
 3062 000c 0243     		orrs	r2, r2, r0
 3063 000e DA64     		str	r2, [r3, #76]
1541:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3064              		.loc 1 1541 1 view .LVU932
 3065 0010 7047     		bx	lr
 3066              	.L245:
 3067 0012 00BF     		.align	2
 3068              	.L244:
 3069 0014 00280040 		.word	1073752064
 3070              		.cfi_endproc
 3071              	.LFE176:
 3073              		.section	.text.RTC_Synchronization_Shift_Config,"ax",%progbits
 3074              		.align	1
 3075              		.global	RTC_Synchronization_Shift_Config
 3076              		.syntax unified
 3077              		.thumb
 3078              		.thumb_func
 3080              	RTC_Synchronization_Shift_Config:
 3081              	.LVL205:
 3082              	.LFB177:
1557:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 3083              		.loc 1 1557 1 is_stmt 1 view -0
 3084              		.cfi_startproc
 3085              		@ args = 0, pretend = 0, frame = 0
 3086              		@ frame_needed = 0, uses_anonymous_args = 0
1558:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     ErrorStatus status_value = ERROR;
 3087              		.loc 1 1558 5 view .LVU934
1559:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 3088              		.loc 1 1559 5 view .LVU935
1562:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3089              		.loc 1 1562 5 view .LVU936
1557:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 139


 3090              		.loc 1 1557 1 is_stmt 0 view .LVU937
 3091 0000 10B5     		push	{r4, lr}
 3092              	.LCFI28:
 3093              		.cfi_def_cfa_offset 8
 3094              		.cfi_offset 4, -8
 3095              		.cfi_offset 14, -4
1562:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3096              		.loc 1 1562 5 view .LVU938
 3097 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 3098              	.LVL206:
1565:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3099              		.loc 1 1565 5 is_stmt 1 view .LVU939
1565:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3100              		.loc 1 1565 13 is_stmt 0 view .LVU940
 3101 0006 0F4A     		ldr	r2, .L259
 3102 0008 D368     		ldr	r3, [r2, #12]
1565:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3103              		.loc 1 1565 8 view .LVU941
 3104 000a 1B07     		lsls	r3, r3, #28
1557:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 3105              		.loc 1 1557 1 view .LVU942
 3106 000c 0446     		mov	r4, r0
1565:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3107              		.loc 1 1565 8 view .LVU943
 3108 000e 06D5     		bpl	.L247
 3109 0010 42F20103 		movw	r3, #8193
 3110              	.LVL207:
 3111              	.L248:
1568:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 3112              		.loc 1 1568 59 is_stmt 1 view .LVU944
1568:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 3113              		.loc 1 1568 21 is_stmt 0 view .LVU945
 3114 0014 D068     		ldr	r0, [r2, #12]
1568:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 3115              		.loc 1 1568 59 view .LVU946
 3116 0016 0007     		lsls	r0, r0, #28
 3117 0018 01D5     		bpl	.L247
1568:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 3118              		.loc 1 1568 59 discriminator 1 view .LVU947
 3119 001a 013B     		subs	r3, r3, #1
 3120              	.LVL208:
1568:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 3121              		.loc 1 1568 59 discriminator 1 view .LVU948
 3122 001c FAD1     		bne	.L248
 3123              	.LVL209:
 3124              	.L247:
1575:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3125              		.loc 1 1575 5 is_stmt 1 view .LVU949
1575:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3126              		.loc 1 1575 13 is_stmt 0 view .LVU950
 3127 001e 094A     		ldr	r2, .L259
 3128 0020 D068     		ldr	r0, [r2, #12]
1575:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3129              		.loc 1 1575 8 view .LVU951
 3130 0022 10F00800 		ands	r0, r0, #8
 3131 0026 0AD1     		bne	.L250
1579:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 140


 3132              		.loc 1 1579 9 is_stmt 1 view .LVU952
1579:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 3133              		.loc 1 1579 17 is_stmt 0 view .LVU953
 3134 0028 9368     		ldr	r3, [r2, #8]
1579:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 3135              		.loc 1 1579 12 view .LVU954
 3136 002a DB06     		lsls	r3, r3, #27
 3137 002c 03D4     		bmi	.L249
1582:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3138              		.loc 1 1582 13 is_stmt 1 view .LVU955
1582:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3139              		.loc 1 1582 63 is_stmt 0 view .LVU956
 3140 002e 0C43     		orrs	r4, r4, r1
 3141              	.LVL210:
1582:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3142              		.loc 1 1582 24 view .LVU957
 3143 0030 D462     		str	r4, [r2, #44]
1584:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 3144              		.loc 1 1584 13 is_stmt 1 view .LVU958
1584:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****             {
 3145              		.loc 1 1584 17 is_stmt 0 view .LVU959
 3146 0032 FFF7FEFF 		bl	RTC_Wait_For_Synchronization
 3147              	.LVL211:
 3148              	.L249:
1604:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3149              		.loc 1 1604 5 is_stmt 1 view .LVU960
 3150              	.LBB154:
 3151              	.LBI154:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 3152              		.loc 1 72 6 view .LVU961
 3153              	.LBB155:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3154              		.loc 1 75 5 view .LVU962
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3155              		.loc 1 75 14 is_stmt 0 view .LVU963
 3156 0036 034B     		ldr	r3, .L259
 3157 0038 FF22     		movs	r2, #255
 3158 003a 5A62     		str	r2, [r3, #36]
 3159              	.LBE155:
 3160              	.LBE154:
1606:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3161              		.loc 1 1606 5 is_stmt 1 view .LVU964
1607:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3162              		.loc 1 1607 1 is_stmt 0 view .LVU965
 3163 003c 10BD     		pop	{r4, pc}
 3164              	.LVL212:
 3165              	.L250:
1595:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         }
 3166              		.loc 1 1595 26 view .LVU966
 3167 003e 0020     		movs	r0, #0
 3168 0040 F9E7     		b	.L249
 3169              	.L260:
 3170 0042 00BF     		.align	2
 3171              	.L259:
 3172 0044 00280040 		.word	1073752064
 3173              		.cfi_endproc
 3174              	.LFE177:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 141


 3176              		.section	.text.RTC_Interrupts_Enable,"ax",%progbits
 3177              		.align	1
 3178              		.global	RTC_Interrupts_Enable
 3179              		.syntax unified
 3180              		.thumb
 3181              		.thumb_func
 3183              	RTC_Interrupts_Enable:
 3184              	.LVL213:
 3185              	.LFB178:
1621:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 3186              		.loc 1 1621 1 is_stmt 1 view -0
 3187              		.cfi_startproc
 3188              		@ args = 0, pretend = 0, frame = 0
 3189              		@ frame_needed = 0, uses_anonymous_args = 0
1623:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3190              		.loc 1 1623 5 view .LVU968
1621:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 3191              		.loc 1 1621 1 is_stmt 0 view .LVU969
 3192 0000 08B5     		push	{r3, lr}
 3193              	.LCFI29:
 3194              		.cfi_def_cfa_offset 8
 3195              		.cfi_offset 3, -8
 3196              		.cfi_offset 14, -4
1623:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3197              		.loc 1 1623 5 view .LVU970
 3198 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 3199              	.LVL214:
1626:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 3200              		.loc 1 1626 5 is_stmt 1 view .LVU971
1626:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 3201              		.loc 1 1626 8 is_stmt 0 view .LVU972
 3202 0006 034B     		ldr	r3, .L262
 3203 0008 9A68     		ldr	r2, [r3, #8]
1626:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 3204              		.loc 1 1626 15 view .LVU973
 3205 000a 1043     		orrs	r0, r0, r2
 3206              	.LVL215:
 3207              	.LBB156:
 3208              	.LBB157:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3209              		.loc 1 75 14 view .LVU974
 3210 000c FF22     		movs	r2, #255
 3211              	.LBE157:
 3212              	.LBE156:
1626:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 3213              		.loc 1 1626 15 view .LVU975
 3214 000e 9860     		str	r0, [r3, #8]
1629:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3215              		.loc 1 1629 5 is_stmt 1 view .LVU976
 3216              	.LBB159:
 3217              	.LBI156:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 3218              		.loc 1 72 6 view .LVU977
 3219              	.LBB158:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3220              		.loc 1 75 5 view .LVU978
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 142


 3221              		.loc 1 75 14 is_stmt 0 view .LVU979
 3222 0010 5A62     		str	r2, [r3, #36]
 3223              	.LBE158:
 3224              	.LBE159:
1630:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3225              		.loc 1 1630 1 view .LVU980
 3226 0012 08BD     		pop	{r3, pc}
 3227              	.L263:
 3228              		.align	2
 3229              	.L262:
 3230 0014 00280040 		.word	1073752064
 3231              		.cfi_endproc
 3232              	.LFE178:
 3234              		.section	.text.RTC_Interrupts_Disable,"ax",%progbits
 3235              		.align	1
 3236              		.global	RTC_Interrupts_Disable
 3237              		.syntax unified
 3238              		.thumb
 3239              		.thumb_func
 3241              	RTC_Interrupts_Disable:
 3242              	.LVL216:
 3243              	.LFB179:
1643:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 3244              		.loc 1 1643 1 is_stmt 1 view -0
 3245              		.cfi_startproc
 3246              		@ args = 0, pretend = 0, frame = 0
 3247              		@ frame_needed = 0, uses_anonymous_args = 0
1645:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3248              		.loc 1 1645 5 view .LVU982
1643:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the write protection for RTC registers */
 3249              		.loc 1 1643 1 is_stmt 0 view .LVU983
 3250 0000 08B5     		push	{r3, lr}
 3251              	.LCFI30:
 3252              		.cfi_def_cfa_offset 8
 3253              		.cfi_offset 3, -8
 3254              		.cfi_offset 14, -4
1645:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3255              		.loc 1 1645 5 view .LVU984
 3256 0002 FFF7FEFF 		bl	RTC_Write_Protection_Disable
 3257              	.LVL217:
1648:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 3258              		.loc 1 1648 5 is_stmt 1 view .LVU985
1648:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 3259              		.loc 1 1648 8 is_stmt 0 view .LVU986
 3260 0006 044B     		ldr	r3, .L265
 3261 0008 9A68     		ldr	r2, [r3, #8]
1648:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 3262              		.loc 1 1648 15 view .LVU987
 3263 000a 22EA0000 		bic	r0, r2, r0
 3264              	.LVL218:
 3265              	.LBB160:
 3266              	.LBB161:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3267              		.loc 1 75 14 view .LVU988
 3268 000e FF22     		movs	r2, #255
 3269              	.LBE161:
 3270              	.LBE160:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 143


1648:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 3271              		.loc 1 1648 15 view .LVU989
 3272 0010 9860     		str	r0, [r3, #8]
1651:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3273              		.loc 1 1651 5 is_stmt 1 view .LVU990
 3274              	.LBB163:
 3275              	.LBI160:
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 3276              		.loc 1 72 6 view .LVU991
 3277              	.LBB162:
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3278              		.loc 1 75 5 view .LVU992
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3279              		.loc 1 75 14 is_stmt 0 view .LVU993
 3280 0012 5A62     		str	r2, [r3, #36]
 3281              	.LBE162:
 3282              	.LBE163:
1652:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3283              		.loc 1 1652 1 view .LVU994
 3284 0014 08BD     		pop	{r3, pc}
 3285              	.L266:
 3286 0016 00BF     		.align	2
 3287              	.L265:
 3288 0018 00280040 		.word	1073752064
 3289              		.cfi_endproc
 3290              	.LFE179:
 3292              		.section	.text.RTC_Flag_Status_Get,"ax",%progbits
 3293              		.align	1
 3294              		.global	RTC_Flag_Status_Get
 3295              		.syntax unified
 3296              		.thumb
 3297              		.thumb_func
 3299              	RTC_Flag_Status_Get:
 3300              	.LVL219:
 3301              	.LFB180:
1679:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 3302              		.loc 1 1679 1 is_stmt 1 view -0
 3303              		.cfi_startproc
 3304              		@ args = 0, pretend = 0, frame = 0
 3305              		@ frame_needed = 0, uses_anonymous_args = 0
 3306              		@ link register save eliminated.
1680:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3307              		.loc 1 1680 5 view .LVU996
1683:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3308              		.loc 1 1683 5 view .LVU997
1683:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3309              		.loc 1 1683 32 is_stmt 0 view .LVU998
 3310 0000 044B     		ldr	r3, .L268
 3311 0002 DB68     		ldr	r3, [r3, #12]
 3312              	.LVL220:
1686:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3313              		.loc 1 1686 5 is_stmt 1 view .LVU999
1686:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3314              		.loc 1 1686 21 is_stmt 0 view .LVU1000
 3315 0004 0340     		ands	r3, r3, r0
 3316              	.LVL221:
1686:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 144


 3317              		.loc 1 1686 21 view .LVU1001
 3318 0006 0448     		ldr	r0, .L268+4
 3319              	.LVL222:
1686:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3320              		.loc 1 1686 21 view .LVU1002
 3321 0008 1840     		ands	r0, r0, r3
1694:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3322              		.loc 1 1694 1 view .LVU1003
 3323 000a 0038     		subs	r0, r0, #0
 3324 000c 18BF     		it	ne
 3325 000e 0120     		movne	r0, #1
 3326 0010 7047     		bx	lr
 3327              	.L269:
 3328 0012 00BF     		.align	2
 3329              	.L268:
 3330 0014 00280040 		.word	1073752064
 3331 0018 7FFF0100 		.word	130943
 3332              		.cfi_endproc
 3333              	.LFE180:
 3335              		.section	.text.RTC_Flag_Clear,"ax",%progbits
 3336              		.align	1
 3337              		.global	RTC_Flag_Clear
 3338              		.syntax unified
 3339              		.thumb
 3340              		.thumb_func
 3342              	RTC_Flag_Clear:
 3343              	.LVL223:
 3344              	.LFB181:
1712:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear the Flags in the RTC_INITSTS register */
 3345              		.loc 1 1712 1 is_stmt 1 view -0
 3346              		.cfi_startproc
 3347              		@ args = 0, pretend = 0, frame = 0
 3348              		@ frame_needed = 0, uses_anonymous_args = 0
 3349              		@ link register save eliminated.
1714:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3350              		.loc 1 1714 5 view .LVU1005
1714:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3351              		.loc 1 1714 102 is_stmt 0 view .LVU1006
 3352 0000 054A     		ldr	r2, .L271
 3353 0002 D368     		ldr	r3, [r2, #12]
1714:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3354              		.loc 1 1714 72 view .LVU1007
 3355 0004 80B2     		uxth	r0, r0
 3356              	.LVL224:
1714:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3357              		.loc 1 1714 72 view .LVU1008
 3358 0006 40F08000 		orr	r0, r0, #128
1714:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3359              		.loc 1 1714 88 view .LVU1009
 3360 000a 03F08003 		and	r3, r3, #128
1714:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3361              		.loc 1 1714 20 view .LVU1010
 3362 000e 63EA0003 		orn	r3, r3, r0
1714:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3363              		.loc 1 1714 18 view .LVU1011
 3364 0012 D360     		str	r3, [r2, #12]
1715:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 145


 3365              		.loc 1 1715 1 view .LVU1012
 3366 0014 7047     		bx	lr
 3367              	.L272:
 3368 0016 00BF     		.align	2
 3369              	.L271:
 3370 0018 00280040 		.word	1073752064
 3371              		.cfi_endproc
 3372              	.LFE181:
 3374              		.section	.text.RTC_Interrupt_Status_Get,"ax",%progbits
 3375              		.align	1
 3376              		.global	RTC_Interrupt_Status_Get
 3377              		.syntax unified
 3378              		.thumb
 3379              		.thumb_func
 3381              	RTC_Interrupt_Status_Get:
 3382              	.LVL225:
 3383              	.LFB182:
1733:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0, status_value = 0;
 3384              		.loc 1 1733 1 is_stmt 1 view -0
 3385              		.cfi_startproc
 3386              		@ args = 0, pretend = 0, frame = 0
 3387              		@ frame_needed = 0, uses_anonymous_args = 0
 3388              		@ link register save eliminated.
1734:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3389              		.loc 1 1734 5 view .LVU1014
1737:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3390              		.loc 1 1737 5 view .LVU1015
1737:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3391              		.loc 1 1737 8 is_stmt 0 view .LVU1016
 3392 0000 B0F5003F 		cmp	r0, #131072
 3393 0004 0D4A     		ldr	r2, .L285
 3394 0006 05D0     		beq	.L274
1737:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3395              		.loc 1 1737 36 discriminator 1 view .LVU1017
 3396 0008 B0F5802F 		cmp	r0, #262144
 3397 000c 02D0     		beq	.L274
1737:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3398              		.loc 1 1737 65 discriminator 2 view .LVU1018
 3399 000e B0F5002F 		cmp	r0, #524288
 3400 0012 0ED1     		bne	.L275
 3401              	.L274:
1739:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if (temp_value > 0)
 3402              		.loc 1 1739 9 is_stmt 1 view .LVU1019
1739:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         if (temp_value > 0)
 3403              		.loc 1 1739 27 is_stmt 0 view .LVU1020
 3404 0014 136C     		ldr	r3, [r2, #64]
 3405              	.LVL226:
1740:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 3406              		.loc 1 1740 9 is_stmt 1 view .LVU1021
1740:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 3407              		.loc 1 1740 12 is_stmt 0 view .LVU1022
 3408 0016 03F47F03 		and	r3, r3, #16711680
 3409              	.LVL227:
1740:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****         {
 3410              		.loc 1 1740 12 view .LVU1023
 3411 001a 003B     		subs	r3, r3, #0
 3412 001c 18BF     		it	ne
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 146


 3413 001e 0123     		movne	r3, #1
 3414              	.LVL228:
 3415              	.L276:
1751:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3416              		.loc 1 1751 5 is_stmt 1 view .LVU1024
1751:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3417              		.loc 1 1751 33 is_stmt 0 view .LVU1025
 3418 0020 D268     		ldr	r2, [r2, #12]
 3419              	.LVL229:
1754:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3420              		.loc 1 1754 5 is_stmt 1 view .LVU1026
1754:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3421              		.loc 1 1754 8 is_stmt 0 view .LVU1027
 3422 0022 4BB1     		cbz	r3, .L278
1751:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3423              		.loc 1 1751 16 view .LVU1028
 3424 0024 02EA1013 		and	r3, r2, r0, lsr #4
 3425              	.LVL230:
1754:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3426              		.loc 1 1754 59 discriminator 1 view .LVU1029
 3427 0028 9BB2     		uxth	r3, r3
1754:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3428              		.loc 1 1754 43 discriminator 1 view .LVU1030
 3429 002a 181E     		subs	r0, r3, #0
 3430              	.LVL231:
1754:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3431              		.loc 1 1754 43 discriminator 1 view .LVU1031
 3432 002c 18BF     		it	ne
 3433 002e 0120     		movne	r0, #1
 3434 0030 7047     		bx	lr
 3435              	.LVL232:
 3436              	.L275:
1747:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 3437              		.loc 1 1747 8 is_stmt 1 view .LVU1032
1747:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 3438              		.loc 1 1747 38 is_stmt 0 view .LVU1033
 3439 0032 9368     		ldr	r3, [r2, #8]
1747:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 3440              		.loc 1 1747 21 view .LVU1034
 3441 0034 0340     		ands	r3, r3, r0
 3442 0036 F3E7     		b	.L276
 3443              	.LVL233:
 3444              	.L278:
1760:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }
 3445              		.loc 1 1760 16 view .LVU1035
 3446 0038 1846     		mov	r0, r3
 3447              	.LVL234:
1762:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3448              		.loc 1 1762 1 view .LVU1036
 3449 003a 7047     		bx	lr
 3450              	.L286:
 3451              		.align	2
 3452              	.L285:
 3453 003c 00280040 		.word	1073752064
 3454              		.cfi_endproc
 3455              	.LFE182:
 3457              		.section	.text.RTC_Interrupt_Status_Clear,"ax",%progbits
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 147


 3458              		.align	1
 3459              		.global	RTC_Interrupt_Status_Clear
 3460              		.syntax unified
 3461              		.thumb
 3462              		.thumb_func
 3464              	RTC_Interrupt_Status_Clear:
 3465              	.LVL235:
 3466              	.LFB183:
1778:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     uint32_t temp_value = 0;
 3467              		.loc 1 1778 1 is_stmt 1 view -0
 3468              		.cfi_startproc
 3469              		@ args = 0, pretend = 0, frame = 0
 3470              		@ frame_needed = 0, uses_anonymous_args = 0
 3471              		@ link register save eliminated.
1779:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3472              		.loc 1 1779 5 view .LVU1038
1782:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3473              		.loc 1 1782 5 view .LVU1039
1785:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3474              		.loc 1 1785 5 view .LVU1040
1785:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3475              		.loc 1 1785 104 is_stmt 0 view .LVU1041
 3476 0000 054A     		ldr	r2, .L288
 3477 0002 D368     		ldr	r3, [r2, #12]
1785:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3478              		.loc 1 1785 74 view .LVU1042
 3479 0004 C0F30F10 		ubfx	r0, r0, #4, #16
 3480              	.LVL236:
1785:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3481              		.loc 1 1785 74 view .LVU1043
 3482 0008 40F08000 		orr	r0, r0, #128
1785:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3483              		.loc 1 1785 90 view .LVU1044
 3484 000c 03F08003 		and	r3, r3, #128
1785:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3485              		.loc 1 1785 20 view .LVU1045
 3486 0010 63EA0003 		orn	r3, r3, r0
1785:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3487              		.loc 1 1785 18 view .LVU1046
 3488 0014 D360     		str	r3, [r2, #12]
1787:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3489              		.loc 1 1787 1 view .LVU1047
 3490 0016 7047     		bx	lr
 3491              	.L289:
 3492              		.align	2
 3493              	.L288:
 3494 0018 00280040 		.word	1073752064
 3495              		.cfi_endproc
 3496              	.LFE183:
 3498              		.section	.text.RTC_Tamper_Trigger_Config,"ax",%progbits
 3499              		.align	1
 3500              		.global	RTC_Tamper_Trigger_Config
 3501              		.syntax unified
 3502              		.thumb
 3503              		.thumb_func
 3505              	RTC_Tamper_Trigger_Config:
 3506              	.LVL237:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 148


 3507              	.LFB184:
1804:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     if (RTC_Tamper == RTC_TAMPER_3)
 3508              		.loc 1 1804 1 is_stmt 1 view -0
 3509              		.cfi_startproc
 3510              		@ args = 0, pretend = 0, frame = 0
 3511              		@ frame_needed = 0, uses_anonymous_args = 0
 3512              		@ link register save eliminated.
1805:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3513              		.loc 1 1805 5 view .LVU1049
1805:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3514              		.loc 1 1805 8 is_stmt 0 view .LVU1050
 3515 0000 2028     		cmp	r0, #32
 3516 0002 06D1     		bne	.L291
1807:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }  
 3517              		.loc 1 1807 9 is_stmt 1 view .LVU1051
1807:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }  
 3518              		.loc 1 1807 27 is_stmt 0 view .LVU1052
 3519 0004 4901     		lsls	r1, r1, #5
 3520              	.LVL238:
 3521              	.L292:
1814:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 3522              		.loc 1 1814 5 is_stmt 1 view .LVU1053
1814:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 3523              		.loc 1 1814 8 is_stmt 0 view .LVU1054
 3524 0006 054A     		ldr	r2, .L293
 3525 0008 136C     		ldr	r3, [r2, #64]
1814:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     
 3526              		.loc 1 1814 17 view .LVU1055
 3527 000a 0343     		orrs	r3, r3, r0
 3528 000c 0B43     		orrs	r3, r3, r1
 3529 000e 1364     		str	r3, [r2, #64]
1816:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3530              		.loc 1 1816 1 view .LVU1056
 3531 0010 7047     		bx	lr
 3532              	.L291:
1809:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3533              		.loc 1 1809 10 is_stmt 1 view .LVU1057
1809:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     {
 3534              		.loc 1 1809 13 is_stmt 0 view .LVU1058
 3535 0012 0828     		cmp	r0, #8
1811:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }     
 3536              		.loc 1 1811 9 is_stmt 1 view .LVU1059
1811:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }     
 3537              		.loc 1 1811 27 is_stmt 0 view .LVU1060
 3538 0014 08BF     		it	eq
 3539 0016 C900     		lsleq	r1, r1, #3
 3540              	.LVL239:
1811:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     }     
 3541              		.loc 1 1811 27 view .LVU1061
 3542 0018 F5E7     		b	.L292
 3543              	.L294:
 3544 001a 00BF     		.align	2
 3545              	.L293:
 3546 001c 00280040 		.word	1073752064
 3547              		.cfi_endproc
 3548              	.LFE184:
 3550              		.section	.text.RTC_Tamper_Enable,"ax",%progbits
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 149


 3551              		.align	1
 3552              		.global	RTC_Tamper_Enable
 3553              		.syntax unified
 3554              		.thumb
 3555              		.thumb_func
 3557              	RTC_Tamper_Enable:
 3558              	.LVL240:
 3559              	.LFB185:
1828:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable the selected Tamper pin */
 3560              		.loc 1 1828 1 is_stmt 1 view -0
 3561              		.cfi_startproc
 3562              		@ args = 0, pretend = 0, frame = 0
 3563              		@ frame_needed = 0, uses_anonymous_args = 0
 3564              		@ link register save eliminated.
1830:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3565              		.loc 1 1830 5 view .LVU1063
1830:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3566              		.loc 1 1830 8 is_stmt 0 view .LVU1064
 3567 0000 024A     		ldr	r2, .L296
 3568 0002 136C     		ldr	r3, [r2, #64]
1830:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3569              		.loc 1 1830 17 view .LVU1065
 3570 0004 0343     		orrs	r3, r3, r0
 3571 0006 1364     		str	r3, [r2, #64]
1831:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3572              		.loc 1 1831 1 view .LVU1066
 3573 0008 7047     		bx	lr
 3574              	.L297:
 3575 000a 00BF     		.align	2
 3576              	.L296:
 3577 000c 00280040 		.word	1073752064
 3578              		.cfi_endproc
 3579              	.LFE185:
 3581              		.section	.text.RTC_Tamper_Disable,"ax",%progbits
 3582              		.align	1
 3583              		.global	RTC_Tamper_Disable
 3584              		.syntax unified
 3585              		.thumb
 3586              		.thumb_func
 3588              	RTC_Tamper_Disable:
 3589              	.LVL241:
 3590              	.LFB186:
1843:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable the selected Tamper pin */
 3591              		.loc 1 1843 1 is_stmt 1 view -0
 3592              		.cfi_startproc
 3593              		@ args = 0, pretend = 0, frame = 0
 3594              		@ frame_needed = 0, uses_anonymous_args = 0
 3595              		@ link register save eliminated.
1845:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3596              		.loc 1 1845 5 view .LVU1068
1845:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3597              		.loc 1 1845 8 is_stmt 0 view .LVU1069
 3598 0000 024A     		ldr	r2, .L299
 3599 0002 136C     		ldr	r3, [r2, #64]
1845:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3600              		.loc 1 1845 17 view .LVU1070
 3601 0004 23EA0003 		bic	r3, r3, r0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 150


 3602 0008 1364     		str	r3, [r2, #64]
1847:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3603              		.loc 1 1847 1 view .LVU1071
 3604 000a 7047     		bx	lr
 3605              	.L300:
 3606              		.align	2
 3607              	.L299:
 3608 000c 00280040 		.word	1073752064
 3609              		.cfi_endproc
 3610              	.LFE186:
 3612              		.section	.text.RTC_Tamper_Filter_Config,"ax",%progbits
 3613              		.align	1
 3614              		.global	RTC_Tamper_Filter_Config
 3615              		.syntax unified
 3616              		.thumb
 3617              		.thumb_func
 3619              	RTC_Tamper_Filter_Config:
 3620              	.LVL242:
 3621              	.LFB187:
1860:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Clear TAMPFLT[1:0] bits in the RTC_TAMPCR register */
 3622              		.loc 1 1860 1 is_stmt 1 view -0
 3623              		.cfi_startproc
 3624              		@ args = 0, pretend = 0, frame = 0
 3625              		@ frame_needed = 0, uses_anonymous_args = 0
 3626              		@ link register save eliminated.
1862:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3627              		.loc 1 1862 5 view .LVU1073
1862:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3628              		.loc 1 1862 8 is_stmt 0 view .LVU1074
 3629 0000 044B     		ldr	r3, .L302
 3630 0002 1A6C     		ldr	r2, [r3, #64]
1862:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3631              		.loc 1 1862 17 view .LVU1075
 3632 0004 22F4C052 		bic	r2, r2, #6144
 3633 0008 1A64     		str	r2, [r3, #64]
1865:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3634              		.loc 1 1865 5 is_stmt 1 view .LVU1076
1865:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3635              		.loc 1 1865 8 is_stmt 0 view .LVU1077
 3636 000a 1A6C     		ldr	r2, [r3, #64]
1865:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3637              		.loc 1 1865 17 view .LVU1078
 3638 000c 0243     		orrs	r2, r2, r0
 3639 000e 1A64     		str	r2, [r3, #64]
1866:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3640              		.loc 1 1866 1 view .LVU1079
 3641 0010 7047     		bx	lr
 3642              	.L303:
 3643 0012 00BF     		.align	2
 3644              	.L302:
 3645 0014 00280040 		.word	1073752064
 3646              		.cfi_endproc
 3647              	.LFE187:
 3649              		.section	.text.RTC_Tamper_Sampling_Frequency_Config,"ax",%progbits
 3650              		.align	1
 3651              		.global	RTC_Tamper_Sampling_Frequency_Config
 3652              		.syntax unified
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 151


 3653              		.thumb
 3654              		.thumb_func
 3656              	RTC_Tamper_Sampling_Frequency_Config:
 3657              	.LVL243:
 3658              	.LFB188:
1883:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****   /* Clear TAMPFREQ[2:0] bits in the RTC_TAMPCR register */
 3659              		.loc 1 1883 1 is_stmt 1 view -0
 3660              		.cfi_startproc
 3661              		@ args = 0, pretend = 0, frame = 0
 3662              		@ frame_needed = 0, uses_anonymous_args = 0
 3663              		@ link register save eliminated.
1885:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3664              		.loc 1 1885 3 view .LVU1081
1885:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3665              		.loc 1 1885 6 is_stmt 0 view .LVU1082
 3666 0000 044B     		ldr	r3, .L305
 3667 0002 1A6C     		ldr	r2, [r3, #64]
1885:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3668              		.loc 1 1885 15 view .LVU1083
 3669 0004 22F4E062 		bic	r2, r2, #1792
 3670 0008 1A64     		str	r2, [r3, #64]
1888:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3671              		.loc 1 1888 3 is_stmt 1 view .LVU1084
1888:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3672              		.loc 1 1888 6 is_stmt 0 view .LVU1085
 3673 000a 1A6C     		ldr	r2, [r3, #64]
1888:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3674              		.loc 1 1888 15 view .LVU1086
 3675 000c 0243     		orrs	r2, r2, r0
 3676 000e 1A64     		str	r2, [r3, #64]
1889:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3677              		.loc 1 1889 1 view .LVU1087
 3678 0010 7047     		bx	lr
 3679              	.L306:
 3680 0012 00BF     		.align	2
 3681              	.L305:
 3682 0014 00280040 		.word	1073752064
 3683              		.cfi_endproc
 3684              	.LFE188:
 3686              		.section	.text.RTC_Tamper_Pins_Precharge_Duration,"ax",%progbits
 3687              		.align	1
 3688              		.global	RTC_Tamper_Pins_Precharge_Duration
 3689              		.syntax unified
 3690              		.thumb
 3691              		.thumb_func
 3693              	RTC_Tamper_Pins_Precharge_Duration:
 3694              	.LVL244:
 3695              	.LFB189:
1902:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****   /* Clear TAMPPRCH[1:0] bits in the RTC_TAMPCR register */
 3696              		.loc 1 1902 1 is_stmt 1 view -0
 3697              		.cfi_startproc
 3698              		@ args = 0, pretend = 0, frame = 0
 3699              		@ frame_needed = 0, uses_anonymous_args = 0
 3700              		@ link register save eliminated.
1904:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3701              		.loc 1 1904 3 view .LVU1089
1904:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 152


 3702              		.loc 1 1904 6 is_stmt 0 view .LVU1090
 3703 0000 044B     		ldr	r3, .L308
 3704 0002 1A6C     		ldr	r2, [r3, #64]
1904:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3705              		.loc 1 1904 15 view .LVU1091
 3706 0004 22F4C042 		bic	r2, r2, #24576
 3707 0008 1A64     		str	r2, [r3, #64]
1907:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3708              		.loc 1 1907 3 is_stmt 1 view .LVU1092
1907:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3709              		.loc 1 1907 6 is_stmt 0 view .LVU1093
 3710 000a 1A6C     		ldr	r2, [r3, #64]
1907:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3711              		.loc 1 1907 15 view .LVU1094
 3712 000c 0243     		orrs	r2, r2, r0
 3713 000e 1A64     		str	r2, [r3, #64]
1908:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3714              		.loc 1 1908 1 view .LVU1095
 3715 0010 7047     		bx	lr
 3716              	.L309:
 3717 0012 00BF     		.align	2
 3718              	.L308:
 3719 0014 00280040 		.word	1073752064
 3720              		.cfi_endproc
 3721              	.LFE189:
 3723              		.section	.text.RTC_TimeStamp_On_Tamper_Detection_Enable,"ax",%progbits
 3724              		.align	1
 3725              		.global	RTC_TimeStamp_On_Tamper_Detection_Enable
 3726              		.syntax unified
 3727              		.thumb
 3728              		.thumb_func
 3730              	RTC_TimeStamp_On_Tamper_Detection_Enable:
 3731              	.LFB190:
1917:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Save timestamp on tamper detection event */
 3732              		.loc 1 1917 1 is_stmt 1 view -0
 3733              		.cfi_startproc
 3734              		@ args = 0, pretend = 0, frame = 0
 3735              		@ frame_needed = 0, uses_anonymous_args = 0
 3736              		@ link register save eliminated.
1919:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3737              		.loc 1 1919 5 view .LVU1097
1919:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3738              		.loc 1 1919 8 is_stmt 0 view .LVU1098
 3739 0000 024A     		ldr	r2, .L311
 3740 0002 136C     		ldr	r3, [r2, #64]
1919:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3741              		.loc 1 1919 17 view .LVU1099
 3742 0004 43F08003 		orr	r3, r3, #128
 3743 0008 1364     		str	r3, [r2, #64]
1920:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3744              		.loc 1 1920 1 view .LVU1100
 3745 000a 7047     		bx	lr
 3746              	.L312:
 3747              		.align	2
 3748              	.L311:
 3749 000c 00280040 		.word	1073752064
 3750              		.cfi_endproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 153


 3751              	.LFE190:
 3753              		.section	.text.RTC_TimeStamp_On_Tamper_Detection_Disable,"ax",%progbits
 3754              		.align	1
 3755              		.global	RTC_TimeStamp_On_Tamper_Detection_Disable
 3756              		.syntax unified
 3757              		.thumb
 3758              		.thumb_func
 3760              	RTC_TimeStamp_On_Tamper_Detection_Disable:
 3761              	.LFB191:
1929:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Tamper detection does not cause a timestamp to be saved */
 3762              		.loc 1 1929 1 is_stmt 1 view -0
 3763              		.cfi_startproc
 3764              		@ args = 0, pretend = 0, frame = 0
 3765              		@ frame_needed = 0, uses_anonymous_args = 0
 3766              		@ link register save eliminated.
1931:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3767              		.loc 1 1931 5 view .LVU1102
1931:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3768              		.loc 1 1931 8 is_stmt 0 view .LVU1103
 3769 0000 024A     		ldr	r2, .L314
 3770 0002 136C     		ldr	r3, [r2, #64]
1931:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3771              		.loc 1 1931 17 view .LVU1104
 3772 0004 23F08003 		bic	r3, r3, #128
 3773 0008 1364     		str	r3, [r2, #64]
1932:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3774              		.loc 1 1932 1 view .LVU1105
 3775 000a 7047     		bx	lr
 3776              	.L315:
 3777              		.align	2
 3778              	.L314:
 3779 000c 00280040 		.word	1073752064
 3780              		.cfi_endproc
 3781              	.LFE191:
 3783              		.section	.text.RTC_Tamper_Precharge_Enable,"ax",%progbits
 3784              		.align	1
 3785              		.global	RTC_Tamper_Precharge_Enable
 3786              		.syntax unified
 3787              		.thumb
 3788              		.thumb_func
 3790              	RTC_Tamper_Precharge_Enable:
 3791              	.LFB192:
1941:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Enable precharge of the selected Tamper pin */
 3792              		.loc 1 1941 1 is_stmt 1 view -0
 3793              		.cfi_startproc
 3794              		@ args = 0, pretend = 0, frame = 0
 3795              		@ frame_needed = 0, uses_anonymous_args = 0
 3796              		@ link register save eliminated.
1943:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3797              		.loc 1 1943 5 view .LVU1107
1943:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3798              		.loc 1 1943 8 is_stmt 0 view .LVU1108
 3799 0000 024A     		ldr	r2, .L317
 3800 0002 136C     		ldr	r3, [r2, #64]
1943:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3801              		.loc 1 1943 17 view .LVU1109
 3802 0004 23F40043 		bic	r3, r3, #32768
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 154


 3803 0008 1364     		str	r3, [r2, #64]
1944:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3804              		.loc 1 1944 1 view .LVU1110
 3805 000a 7047     		bx	lr
 3806              	.L318:
 3807              		.align	2
 3808              	.L317:
 3809 000c 00280040 		.word	1073752064
 3810              		.cfi_endproc
 3811              	.LFE192:
 3813              		.section	.text.RTC_Tamper_Precharge_Disable,"ax",%progbits
 3814              		.align	1
 3815              		.global	RTC_Tamper_Precharge_Disable
 3816              		.syntax unified
 3817              		.thumb
 3818              		.thumb_func
 3820              	RTC_Tamper_Precharge_Disable:
 3821              	.LFB193:
1953:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     /* Disable precharge of the selected Tamper pin */
 3822              		.loc 1 1953 1 is_stmt 1 view -0
 3823              		.cfi_startproc
 3824              		@ args = 0, pretend = 0, frame = 0
 3825              		@ frame_needed = 0, uses_anonymous_args = 0
 3826              		@ link register save eliminated.
1955:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3827              		.loc 1 1955 5 view .LVU1112
1955:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3828              		.loc 1 1955 8 is_stmt 0 view .LVU1113
 3829 0000 024A     		ldr	r2, .L320
 3830 0002 136C     		ldr	r3, [r2, #64]
1955:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3831              		.loc 1 1955 17 view .LVU1114
 3832 0004 43F40043 		orr	r3, r3, #32768
 3833 0008 1364     		str	r3, [r2, #64]
1956:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3834              		.loc 1 1956 1 view .LVU1115
 3835 000a 7047     		bx	lr
 3836              	.L321:
 3837              		.align	2
 3838              	.L320:
 3839 000c 00280040 		.word	1073752064
 3840              		.cfi_endproc
 3841              	.LFE193:
 3843              		.section	.text.RTC_Tamper_Interrput_Enable,"ax",%progbits
 3844              		.align	1
 3845              		.global	RTC_Tamper_Interrput_Enable
 3846              		.syntax unified
 3847              		.thumb
 3848              		.thumb_func
 3850              	RTC_Tamper_Interrput_Enable:
 3851              	.LFB203:
 3852              		.cfi_startproc
1967:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 3853              		.loc 1 1967 6 is_stmt 1 view -0
 3854              		@ args = 0, pretend = 0, frame = 0
 3855              		@ frame_needed = 0, uses_anonymous_args = 0
 3856              		@ link register save eliminated.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 155


 3857 0000 FFF7FEBF 		b	RTC_Tamper_Enable
 3858              		.cfi_endproc
 3859              	.LFE203:
 3861              		.section	.text.RTC_Tamper_Interrput_Disable,"ax",%progbits
 3862              		.align	1
 3863              		.global	RTC_Tamper_Interrput_Disable
 3864              		.syntax unified
 3865              		.thumb
 3866              		.thumb_func
 3868              	RTC_Tamper_Interrput_Disable:
 3869              	.LFB207:
 3870              		.cfi_startproc
1982:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 3871              		.loc 1 1982 6 view -0
 3872              		@ args = 0, pretend = 0, frame = 0
 3873              		@ frame_needed = 0, uses_anonymous_args = 0
 3874              		@ link register save eliminated.
 3875 0000 FFF7FEBF 		b	RTC_Tamper_Disable
 3876              		.cfi_endproc
 3877              	.LFE207:
 3879              		.section	.text.RTC_Tamper_Backup_Register_Clear_Disable,"ax",%progbits
 3880              		.align	1
 3881              		.global	RTC_Tamper_Backup_Register_Clear_Disable
 3882              		.syntax unified
 3883              		.thumb
 3884              		.thumb_func
 3886              	RTC_Tamper_Backup_Register_Clear_Disable:
 3887              	.LFB205:
 3888              		.cfi_startproc
1997:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 3889              		.loc 1 1997 6 view -0
 3890              		@ args = 0, pretend = 0, frame = 0
 3891              		@ frame_needed = 0, uses_anonymous_args = 0
 3892              		@ link register save eliminated.
 3893 0000 FFF7FEBF 		b	RTC_Tamper_Enable
 3894              		.cfi_endproc
 3895              	.LFE205:
 3897              		.section	.text.RTC_Tamper_Backup_Register_Clear_Enable,"ax",%progbits
 3898              		.align	1
 3899              		.global	RTC_Tamper_Backup_Register_Clear_Enable
 3900              		.syntax unified
 3901              		.thumb
 3902              		.thumb_func
 3904              	RTC_Tamper_Backup_Register_Clear_Enable:
 3905              	.LFB209:
 3906              		.cfi_startproc
2012:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** {
 3907              		.loc 1 2012 6 view -0
 3908              		@ args = 0, pretend = 0, frame = 0
 3909              		@ frame_needed = 0, uses_anonymous_args = 0
 3910              		@ link register save eliminated.
 3911 0000 FFF7FEBF 		b	RTC_Tamper_Disable
 3912              		.cfi_endproc
 3913              	.LFE209:
 3915              		.section	.text.RTC_Backup_Register_Write,"ax",%progbits
 3916              		.align	1
 3917              		.global	RTC_Backup_Register_Write
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 156


 3918              		.syntax unified
 3919              		.thumb
 3920              		.thumb_func
 3922              	RTC_Backup_Register_Write:
 3923              	.LVL245:
 3924              	.LFB198:
2046:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     volatile uint32_t *temp_value;
 3925              		.loc 1 2046 1 view -0
 3926              		.cfi_startproc
 3927              		@ args = 0, pretend = 0, frame = 0
 3928              		@ frame_needed = 0, uses_anonymous_args = 0
 3929              		@ link register save eliminated.
2047:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3930              		.loc 1 2047 5 view .LVU1121
2049:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value += (register_num-1);
 3931              		.loc 1 2049 5 view .LVU1122
2050:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3932              		.loc 1 2050 5 view .LVU1123
2050:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3933              		.loc 1 2050 16 is_stmt 0 view .LVU1124
 3934 0000 00F18040 		add	r0, r0, #1073741824
 3935              	.LVL246:
2050:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3936              		.loc 1 2050 16 view .LVU1125
 3937 0004 024B     		ldr	r3, .L327
 3938 0006 0138     		subs	r0, r0, #1
 3939              	.LVL247:
2053:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3940              		.loc 1 2053 5 is_stmt 1 view .LVU1126
2053:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3941              		.loc 1 2053 34 is_stmt 0 view .LVU1127
 3942 0008 43F82010 		str	r1, [r3, r0, lsl #2]
2054:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3943              		.loc 1 2054 1 view .LVU1128
 3944 000c 7047     		bx	lr
 3945              	.L328:
 3946 000e 00BF     		.align	2
 3947              	.L327:
 3948 0010 50280040 		.word	1073752144
 3949              		.cfi_endproc
 3950              	.LFE198:
 3952              		.section	.text.RTC_Backup_Register_Read,"ax",%progbits
 3953              		.align	1
 3954              		.global	RTC_Backup_Register_Read
 3955              		.syntax unified
 3956              		.thumb
 3957              		.thumb_func
 3959              	RTC_Backup_Register_Read:
 3960              	.LVL248:
 3961              	.LFB199:
2083:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     volatile uint32_t *temp_value;
 3962              		.loc 1 2083 1 is_stmt 1 view -0
 3963              		.cfi_startproc
 3964              		@ args = 0, pretend = 0, frame = 0
 3965              		@ frame_needed = 0, uses_anonymous_args = 0
 3966              		@ link register save eliminated.
2084:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 157


 3967              		.loc 1 2084 5 view .LVU1130
2086:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c ****     temp_value += (register_num-1);
 3968              		.loc 1 2086 5 view .LVU1131
2087:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3969              		.loc 1 2087 5 view .LVU1132
2087:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3970              		.loc 1 2087 16 is_stmt 0 view .LVU1133
 3971 0000 00F18040 		add	r0, r0, #1073741824
 3972              	.LVL249:
2087:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3973              		.loc 1 2087 16 view .LVU1134
 3974 0004 024B     		ldr	r3, .L330
 3975 0006 0138     		subs	r0, r0, #1
 3976              	.LVL250:
2090:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3977              		.loc 1 2090 5 is_stmt 1 view .LVU1135
2090:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** }
 3978              		.loc 1 2090 13 is_stmt 0 view .LVU1136
 3979 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 3980              	.LVL251:
2091:../firmware/n32g430_std_periph_driver/src/n32g430_rtc.c **** 
 3981              		.loc 1 2091 1 view .LVU1137
 3982 000c 7047     		bx	lr
 3983              	.L331:
 3984 000e 00BF     		.align	2
 3985              	.L330:
 3986 0010 50280040 		.word	1073752144
 3987              		.cfi_endproc
 3988              	.LFE199:
 3990              		.section	.data.first_init_flag.0,"aw"
 3991              		.align	2
 3994              	first_init_flag.0:
 3995 0000 01000000 		.word	1
 3996              		.global	RTC_Delay_Flag
 3997              		.section	.bss.RTC_Delay_Flag,"aw",%nobits
 3998              		.align	2
 4001              	RTC_Delay_Flag:
 4002 0000 00000000 		.space	4
 4003              		.text
 4004              	.Letext0:
 4005              		.file 3 "../firmware/CMSIS/device/n32g430.h"
 4006              		.file 4 "D:/Tool/arm-gnu-toolchain/arm-none-eabi/include/machine/_default_types.h"
 4007              		.file 5 "D:/Tool/arm-gnu-toolchain/arm-none-eabi/include/sys/_stdint.h"
 4008              		.file 6 "../firmware/n32g430_std_periph_driver/inc/n32g430_rtc.h"
 4009              		.file 7 "../firmware/CMSIS/device/system_n32g430.h"
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 158


DEFINED SYMBOLS
                            *ABS*:00000000 n32g430_rtc.c
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:21     .text.RTC_Byte_To_Bcd2:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:26     .text.RTC_Byte_To_Bcd2:00000000 RTC_Byte_To_Bcd2
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:68     .text.RTC_Bcd2_To_Byte:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:73     .text.RTC_Bcd2_To_Byte:00000000 RTC_Bcd2_To_Byte
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:100    .text.RTC_Structure_Initializes:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:106    .text.RTC_Structure_Initializes:00000000 RTC_Structure_Initializes
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:129    .text.RTC_Write_Protection_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:135    .text.RTC_Write_Protection_Enable:00000000 RTC_Write_Protection_Enable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:152    .text.RTC_Write_Protection_Enable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:157    .text.RTC_Write_Protection_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:163    .text.RTC_Write_Protection_Disable:00000000 RTC_Write_Protection_Disable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:184    .text.RTC_Write_Protection_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:189    .text.RTC_Initialization_Mode_Enter:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:195    .text.RTC_Initialization_Mode_Enter:00000000 RTC_Initialization_Mode_Enter
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:253    .text.RTC_Initialization_Mode_Enter:0000002c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:258    .text.RTC_Initialization_Mode_Exit:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:264    .text.RTC_Initialization_Mode_Exit:00000000 RTC_Initialization_Mode_Exit
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:283    .text.RTC_Initialization_Mode_Exit:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:288    .text.RTC_Wait_For_Synchronization:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:294    .text.RTC_Wait_For_Synchronization:00000000 RTC_Wait_For_Synchronization
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:369    .text.RTC_Wait_For_Synchronization:00000030 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:374    .text.RTC_Deinitializes:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:380    .text.RTC_Deinitializes:00000000 RTC_Deinitializes
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:527    .text.RTC_Deinitializes:00000068 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:533    .text.RTC_Reference_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:539    .text.RTC_Reference_Clock_Enable:00000000 RTC_Reference_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:592    .text.RTC_Reference_Clock_Enable:00000020 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:597    .text.RTC_Reference_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:603    .text.RTC_Reference_Clock_Disable:00000000 RTC_Reference_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:656    .text.RTC_Reference_Clock_Disable:00000020 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:661    .text.RTC_Bypass_Shadow_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:667    .text.RTC_Bypass_Shadow_Enable:00000000 RTC_Bypass_Shadow_Enable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:706    .text.RTC_Bypass_Shadow_Enable:00000018 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:711    .text.RTC_Bypass_Shadow_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:717    .text.RTC_Bypass_Shadow_Disable:00000000 RTC_Bypass_Shadow_Disable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:756    .text.RTC_Bypass_Shadow_Disable:00000018 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:761    .text.RTC_Time_Struct_Initializes:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:767    .text.RTC_Time_Struct_Initializes:00000000 RTC_Time_Struct_Initializes
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:794    .text.RTC_Time_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:800    .text.RTC_Time_Get:00000000 RTC_Time_Get
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:878    .text.RTC_Time_Get:00000040 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:883    .text.RTC_SubSecond_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:889    .text.RTC_SubSecond_Get:00000000 RTC_SubSecond_Get
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:905    .text.RTC_SubSecond_Get:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:910    .text.RTC_Calendar_Initializes:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:916    .text.RTC_Calendar_Initializes:00000000 RTC_Calendar_Initializes
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1286   .text.RTC_Calendar_Initializes:0000017c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3994   .data.first_init_flag.0:00000000 first_init_flag.0
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:4001   .bss.RTC_Delay_Flag:00000000 RTC_Delay_Flag
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1295   .text.RTC_Date_Struct_Initializes:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1301   .text.RTC_Date_Struct_Initializes:00000000 RTC_Date_Struct_Initializes
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1329   .text.RTC_Date_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1335   .text.RTC_Date_Get:00000000 RTC_Date_Get
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1411   .text.RTC_Date_Get:0000003c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1416   .text.RTC_Alarm_Set:00000000 $t
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 159


C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1422   .text.RTC_Alarm_Set:00000000 RTC_Alarm_Set
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1561   .text.RTC_Alarm_Set:00000098 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1566   .text.RTC_Alarm_Struct_Initializes:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1572   .text.RTC_Alarm_Struct_Initializes:00000000 RTC_Alarm_Struct_Initializes
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1602   .text.RTC_Alarm_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1608   .text.RTC_Alarm_Get:00000000 RTC_Alarm_Get
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1719   .text.RTC_Alarm_Get:00000060 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1724   .text.RTC_Alarm_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1730   .text.RTC_Alarm_Enable:00000000 RTC_Alarm_Enable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1779   .text.RTC_Alarm_Enable:00000018 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1784   .text.RTC_Alarm_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1790   .text.RTC_Alarm_Disable:00000000 RTC_Alarm_Disable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1879   .text.RTC_Alarm_Disable:00000034 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1884   .text.RTC_Alarm_SubSecond_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1890   .text.RTC_Alarm_SubSecond_Config:00000000 RTC_Alarm_SubSecond_Config
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1948   .text.RTC_Alarm_SubSecond_Config:00000020 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1953   .text.RTC_Alarm_SubSecond_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1959   .text.RTC_Alarm_SubSecond_Get:00000000 RTC_Alarm_SubSecond_Get
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1989   .text.RTC_Alarm_SubSecond_Get:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:1994   .text.RTC_WakeUp_Clock_Select:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2000   .text.RTC_WakeUp_Clock_Select:00000000 RTC_WakeUp_Clock_Select
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2053   .text.RTC_WakeUp_Clock_Select:0000001c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2058   .text.RTC_WakeUp_Counter_Set:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2064   .text.RTC_WakeUp_Counter_Set:00000000 RTC_WakeUp_Counter_Set
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2119   .text.RTC_WakeUp_Counter_Set:0000001c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2124   .text.RTC_WakeUp_Counter_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2130   .text.RTC_WakeUp_Counter_Get:00000000 RTC_WakeUp_Counter_Get
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2147   .text.RTC_WakeUp_Counter_Get:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2152   .text.RTC_WakeUp_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2158   .text.RTC_WakeUp_Enable:00000000 RTC_WakeUp_Enable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2199   .text.RTC_WakeUp_Enable:00000018 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2204   .text.RTC_WakeUp_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2210   .text.RTC_WakeUp_Disable:00000000 RTC_WakeUp_Disable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2297   .text.RTC_WakeUp_Disable:00000038 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2302   .text.RTC_Day_Light_Saving_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2308   .text.RTC_Day_Light_Saving_Config:00000000 RTC_Day_Light_Saving_Config
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2369   .text.RTC_Day_Light_Saving_Config:00000024 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2374   .text.RTC_Store_Operation_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2380   .text.RTC_Store_Operation_Get:00000000 RTC_Store_Operation_Get
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2397   .text.RTC_Store_Operation_Get:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2402   .text.RTC_Output_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2408   .text.RTC_Output_Config:00000000 RTC_Output_Config
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2470   .text.RTC_Output_Config:00000028 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2475   .text.RTC_Calibration_Output_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2481   .text.RTC_Calibration_Output_Enable:00000000 RTC_Calibration_Output_Enable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2520   .text.RTC_Calibration_Output_Enable:00000018 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2525   .text.RTC_Calibration_Output_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2531   .text.RTC_Calibration_Output_Disable:00000000 RTC_Calibration_Output_Disable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2570   .text.RTC_Calibration_Output_Disable:00000018 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2575   .text.RTC_Calibration_Output_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2581   .text.RTC_Calibration_Output_Config:00000000 RTC_Calibration_Output_Config
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2634   .text.RTC_Calibration_Output_Config:0000001c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2639   .text.RTC_Smooth_Calibration_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2645   .text.RTC_Smooth_Calibration_Config:00000000 RTC_Smooth_Calibration_Config
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2739   .text.RTC_Smooth_Calibration_Config:0000003c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2744   .text.RTC_TimeStamp_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2750   .text.RTC_TimeStamp_Enable:00000000 RTC_TimeStamp_Enable
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 160


C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2807   .text.RTC_TimeStamp_Enable:00000020 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2812   .text.RTC_TimeStamp_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2818   .text.RTC_TimeStamp_Disable:00000000 RTC_TimeStamp_Disable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2870   .text.RTC_TimeStamp_Disable:0000001c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2875   .text.RTC_TimeStamp_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:2881   .text.RTC_TimeStamp_Get:00000000 RTC_TimeStamp_Get
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3005   .text.RTC_TimeStamp_Get:00000078 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3010   .text.RTC_TimeStamp_SubSecond_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3016   .text.RTC_TimeStamp_SubSecond_Get:00000000 RTC_TimeStamp_SubSecond_Get
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3032   .text.RTC_TimeStamp_SubSecond_Get:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3037   .text.RTC_Output_Mode_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3043   .text.RTC_Output_Mode_Config:00000000 RTC_Output_Mode_Config
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3069   .text.RTC_Output_Mode_Config:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3074   .text.RTC_Synchronization_Shift_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3080   .text.RTC_Synchronization_Shift_Config:00000000 RTC_Synchronization_Shift_Config
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3172   .text.RTC_Synchronization_Shift_Config:00000044 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3177   .text.RTC_Interrupts_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3183   .text.RTC_Interrupts_Enable:00000000 RTC_Interrupts_Enable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3230   .text.RTC_Interrupts_Enable:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3235   .text.RTC_Interrupts_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3241   .text.RTC_Interrupts_Disable:00000000 RTC_Interrupts_Disable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3288   .text.RTC_Interrupts_Disable:00000018 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3293   .text.RTC_Flag_Status_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3299   .text.RTC_Flag_Status_Get:00000000 RTC_Flag_Status_Get
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3330   .text.RTC_Flag_Status_Get:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3336   .text.RTC_Flag_Clear:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3342   .text.RTC_Flag_Clear:00000000 RTC_Flag_Clear
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3370   .text.RTC_Flag_Clear:00000018 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3375   .text.RTC_Interrupt_Status_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3381   .text.RTC_Interrupt_Status_Get:00000000 RTC_Interrupt_Status_Get
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3453   .text.RTC_Interrupt_Status_Get:0000003c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3458   .text.RTC_Interrupt_Status_Clear:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3464   .text.RTC_Interrupt_Status_Clear:00000000 RTC_Interrupt_Status_Clear
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3494   .text.RTC_Interrupt_Status_Clear:00000018 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3499   .text.RTC_Tamper_Trigger_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3505   .text.RTC_Tamper_Trigger_Config:00000000 RTC_Tamper_Trigger_Config
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3546   .text.RTC_Tamper_Trigger_Config:0000001c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3551   .text.RTC_Tamper_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3557   .text.RTC_Tamper_Enable:00000000 RTC_Tamper_Enable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3577   .text.RTC_Tamper_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3582   .text.RTC_Tamper_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3588   .text.RTC_Tamper_Disable:00000000 RTC_Tamper_Disable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3608   .text.RTC_Tamper_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3613   .text.RTC_Tamper_Filter_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3619   .text.RTC_Tamper_Filter_Config:00000000 RTC_Tamper_Filter_Config
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3645   .text.RTC_Tamper_Filter_Config:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3650   .text.RTC_Tamper_Sampling_Frequency_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3656   .text.RTC_Tamper_Sampling_Frequency_Config:00000000 RTC_Tamper_Sampling_Frequency_Config
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3682   .text.RTC_Tamper_Sampling_Frequency_Config:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3687   .text.RTC_Tamper_Pins_Precharge_Duration:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3693   .text.RTC_Tamper_Pins_Precharge_Duration:00000000 RTC_Tamper_Pins_Precharge_Duration
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3719   .text.RTC_Tamper_Pins_Precharge_Duration:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3724   .text.RTC_TimeStamp_On_Tamper_Detection_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3730   .text.RTC_TimeStamp_On_Tamper_Detection_Enable:00000000 RTC_TimeStamp_On_Tamper_Detection_Enable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3749   .text.RTC_TimeStamp_On_Tamper_Detection_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3754   .text.RTC_TimeStamp_On_Tamper_Detection_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3760   .text.RTC_TimeStamp_On_Tamper_Detection_Disable:00000000 RTC_TimeStamp_On_Tamper_Detection_Disable
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s 			page 161


C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3779   .text.RTC_TimeStamp_On_Tamper_Detection_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3784   .text.RTC_Tamper_Precharge_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3790   .text.RTC_Tamper_Precharge_Enable:00000000 RTC_Tamper_Precharge_Enable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3809   .text.RTC_Tamper_Precharge_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3814   .text.RTC_Tamper_Precharge_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3820   .text.RTC_Tamper_Precharge_Disable:00000000 RTC_Tamper_Precharge_Disable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3839   .text.RTC_Tamper_Precharge_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3844   .text.RTC_Tamper_Interrput_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3850   .text.RTC_Tamper_Interrput_Enable:00000000 RTC_Tamper_Interrput_Enable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3862   .text.RTC_Tamper_Interrput_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3868   .text.RTC_Tamper_Interrput_Disable:00000000 RTC_Tamper_Interrput_Disable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3880   .text.RTC_Tamper_Backup_Register_Clear_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3886   .text.RTC_Tamper_Backup_Register_Clear_Disable:00000000 RTC_Tamper_Backup_Register_Clear_Disable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3898   .text.RTC_Tamper_Backup_Register_Clear_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3904   .text.RTC_Tamper_Backup_Register_Clear_Enable:00000000 RTC_Tamper_Backup_Register_Clear_Enable
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3916   .text.RTC_Backup_Register_Write:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3922   .text.RTC_Backup_Register_Write:00000000 RTC_Backup_Register_Write
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3948   .text.RTC_Backup_Register_Write:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3953   .text.RTC_Backup_Register_Read:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3959   .text.RTC_Backup_Register_Read:00000000 RTC_Backup_Register_Read
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3986   .text.RTC_Backup_Register_Read:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3991   .data.first_init_flag.0:00000000 $d
C:\Users\Dawn\AppData\Local\Temp\ccmyVvqX.s:3998   .bss.RTC_Delay_Flag:00000000 $d

UNDEFINED SYMBOLS
SystemClockFrequency
