$date
	Mon Dec 30 20:33:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_barrel_shifter $end
$var wire 8 ! data_out [7:0] $end
$var reg 8 " data_in [7:0] $end
$var reg 3 # op_code [2:0] $end
$var reg 3 $ shift_amt [2:0] $end
$scope module uut $end
$var wire 8 % data_in [7:0] $end
$var wire 3 & op_code [2:0] $end
$var wire 3 ' shift_amt [2:0] $end
$var reg 8 ( data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010000 (
b11 '
b0 &
b10101010 %
b11 $
b0 #
b10101010 "
b1010000 !
$end
#5
b110011 (
b110011 !
b1 #
b1 &
b10 $
b10 '
b11001100 "
b11001100 %
#10
b0 (
b0 !
b10 #
b10 &
b100 $
b100 '
b11110000 "
b11110000 %
#15
b11110011 (
b11110011 !
b11 #
b11 &
b11 $
b11 '
b10011001 "
b10011001 %
#20
b10111001 (
b10111001 !
b100 #
b100 &
b10 $
b10 '
b1101110 "
b1101110 %
#25
