<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="axi_vip_pkg" />
            <top_module name="glbl" />
            <top_module name="std" />
            <top_module name="testbench" />
            <top_module name="vcomponents" />
            <top_module name="xil_common_vip_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="616.334 ns"></ZoomEndTime>
      <Cursor1Time time="160.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="314"></NameColumnWidth>
      <ValueColumnWidth column_width="170"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="21" />
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/S_AXI_AWADDR" type="array">
      <obj_property name="ElementShortName">S_AXI_AWADDR[5:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWADDR[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/S_AXI_AWLEN" type="array">
      <obj_property name="ElementShortName">S_AXI_AWLEN[7:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWLEN[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/S_AXI_AWVALID" type="logic">
      <obj_property name="ElementShortName">S_AXI_AWVALID</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/S_AXI_AWREADY" type="logic">
      <obj_property name="ElementShortName">S_AXI_AWREADY</obj_property>
      <obj_property name="ObjectShortName">S_AXI_AWREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/S_AXI_WDATA" type="array">
      <obj_property name="ElementShortName">S_AXI_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">S_AXI_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/S_AXI_WLAST" type="logic">
      <obj_property name="ElementShortName">S_AXI_WLAST</obj_property>
      <obj_property name="ObjectShortName">S_AXI_WLAST</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/S_AXI_WVALID" type="logic">
      <obj_property name="ElementShortName">S_AXI_WVALID</obj_property>
      <obj_property name="ObjectShortName">S_AXI_WVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/S_AXI_WREADY" type="logic">
      <obj_property name="ElementShortName">S_AXI_WREADY</obj_property>
      <obj_property name="ObjectShortName">S_AXI_WREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/slave_addr" type="array">
      <obj_property name="ElementShortName">slave_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">slave_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/slave_rd" type="logic">
      <obj_property name="ElementShortName">slave_rd</obj_property>
      <obj_property name="ObjectShortName">slave_rd</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/slave_wr" type="logic">
      <obj_property name="ElementShortName">slave_wr</obj_property>
      <obj_property name="ObjectShortName">slave_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/slave_data_in" type="array">
      <obj_property name="ElementShortName">slave_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">slave_data_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/slave_data_out" type="array">
      <obj_property name="ElementShortName">slave_data_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">slave_data_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/test_vector_addr" type="array">
      <obj_property name="ElementShortName">test_vector_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">test_vector_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/test_vector_addr_reg" type="array">
      <obj_property name="ElementShortName">test_vector_addr_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">test_vector_addr_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/driver_status" type="array">
      <obj_property name="ElementShortName">driver_status[31:0]</obj_property>
      <obj_property name="ObjectShortName">driver_status[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/slave_data_out_reg" type="array">
      <obj_property name="ElementShortName">slave_data_out_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">slave_data_out_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/test_vector_addr" type="array">
      <obj_property name="ElementShortName">test_vector_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">test_vector_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/test_vector_write" type="logic">
      <obj_property name="ElementShortName">test_vector_write</obj_property>
      <obj_property name="ObjectShortName">test_vector_write</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/addr_fifo_din" type="array">
      <obj_property name="ElementShortName">test_vector_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">test_vector_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT/design_1_i/custom_slave_v1_0_S0_0/inst/control_0/addr_fifo_wr" type="logic">
      <obj_property name="ElementShortName">test_vector_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">test_vector_addr[31:0]</obj_property>
   </wvobject>
</wave_config>
