wb_dma_ch_pri_enc/wire_pri27_out -1.215217 -0.196273 0.810435 -0.201910 -0.494629 1.964213 0.162449 -0.667863 1.266286 -1.208444 -0.745930 3.379573 -2.258343 -1.994154 -0.331601 -0.482824 0.752973 1.654435 -0.137800 -0.653278
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -3.501776 0.570800 -2.586249 0.657565 -2.435920 2.786741 -0.817159 -4.201506 0.694242 -1.640967 -0.423674 0.143374 -0.645309 -2.778692 0.375001 2.956836 0.232897 0.082286 0.032237 1.149191
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.196416 0.818212 0.991166 0.707814 0.264854 1.066218 -1.209795 1.145419 -0.357799 0.203705 0.102765 2.348750 -1.153500 -0.717951 -0.698139 -2.581540 1.294227 -0.129761 -0.547253 -0.415139
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.273592 0.393520 -2.434874 -0.076222 -0.950132 -0.124265 -1.196201 -2.904022 -2.546476 2.555825 1.385995 1.705749 -0.935647 -4.973710 -0.422176 0.438082 2.856485 -2.649382 -2.684918 -0.921792
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 1.614648 2.508107 -0.476288 -0.292834 0.979640 0.231414 1.875282 -1.396697 1.732799 -0.163598 -0.596297 1.476016 2.140061 0.221363 0.167312 -4.631351 -1.156144 -2.306673 -2.163474 0.238465
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -2.845686 0.757229 0.633722 1.075053 0.754273 1.192844 0.974178 0.274454 0.915721 -2.431379 -2.115797 4.038752 -2.134306 1.294994 0.140398 -3.870551 0.059046 1.525311 -0.969835 2.366227
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.277588 -0.450032 0.857795 -0.303477 -0.564690 0.785352 2.273305 -1.412809 0.215396 -2.568260 -1.117933 1.399515 -0.797496 0.080733 1.994787 0.386611 -1.092723 1.910920 -0.271940 1.383865
wb_dma_ch_rf/assign_1_ch_adr0 2.585663 2.649386 3.039849 -2.393253 2.173203 -1.997397 3.137606 0.276046 -3.082365 1.190978 2.041359 2.000849 3.812650 1.835565 3.086555 -0.736253 -1.464255 0.340153 2.511331 1.106904
wb_dma_ch_rf/reg_ch_busy 3.038779 3.066522 -1.136850 -0.195678 1.127880 -0.221621 0.965524 -1.500773 0.911487 1.438543 -1.641367 0.815928 3.794581 -0.992554 0.810613 -6.192260 -1.545051 -2.931849 -3.125173 0.303668
wb_dma_wb_slv/always_5 1.276423 1.924634 1.807549 -2.103718 -3.274030 -2.225399 3.143281 0.667731 0.805750 -1.877266 2.525912 -5.716782 -1.680387 -1.020544 -2.152005 1.965103 2.599671 -0.660428 0.858778 -1.346704
wb_dma_wb_slv/always_4 3.600528 8.002672 -0.450950 -2.626676 -2.486785 -1.818007 -2.312162 0.940567 -2.013667 -2.173261 1.720482 -3.767304 1.268285 -1.925431 0.925819 0.539147 -0.093993 -1.317619 5.230831 5.083965
wb_dma_wb_slv/always_3 0.811152 6.841788 0.281859 1.574086 0.201230 1.494337 0.479618 -1.587737 -1.454166 -0.821533 -1.319262 1.885188 3.723911 5.021596 2.172265 -0.914416 0.190635 0.114114 1.021768 3.462706
wb_dma_wb_slv/always_1 4.190034 7.965193 0.955739 -0.454727 -1.183260 -0.033230 -2.831239 -1.439352 -3.396635 -1.141020 2.500631 1.007958 2.337928 -0.422984 -0.860419 -4.726098 0.131188 -2.299499 2.859175 1.208726
wb_dma_ch_sel/always_44/case_1/cond 0.296193 3.054887 2.126203 -2.828013 0.786302 -2.178149 5.181643 -1.707319 -2.215297 -2.034058 3.537488 1.450049 2.441240 1.784285 3.231860 -1.639052 -1.058793 1.102284 2.650516 3.768673
wb_dma_rf/wire_ch0_csr 5.217652 3.939605 -0.231380 0.003950 0.406423 -0.219092 -1.519277 -1.581121 -1.251533 -0.207631 1.460586 1.106498 3.572836 1.318085 -0.286605 -2.470123 -2.319969 -4.132989 1.487307 -1.963569
wb_dma_de/wire_done -0.082603 1.406401 0.179301 1.236941 -1.015895 2.089083 -2.848901 -0.893974 -0.719805 0.348934 -3.705101 0.942666 -0.531139 -2.549304 0.056870 1.496927 -0.659511 -1.907165 -1.880391 -2.724303
wb_dma_ch_pri_enc/wire_pri11_out -1.313262 -0.255018 0.800446 -0.272847 -0.534094 1.964306 0.222006 -0.751023 1.351870 -1.237581 -0.708457 3.259410 -2.220151 -2.010991 -0.359223 -0.424969 0.714438 1.696438 -0.073720 -0.681016
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -1.697259 0.732994 -1.100484 3.034214 1.094782 0.801079 -3.517032 0.847825 0.247216 1.161735 -5.411114 0.109785 -0.519151 0.887161 -1.390475 -1.142181 -1.015749 -3.201904 -3.558018 -1.762028
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -4.149843 -1.778568 -1.452451 0.941376 1.300601 -0.223446 0.616230 -0.131947 2.685473 -0.628243 -2.754960 0.249210 -1.247985 2.001595 -1.234474 -0.304712 -0.916701 0.402393 -1.382566 0.379657
wb_dma_de/always_13/stmt_1 0.174344 0.352556 -1.423207 -1.158577 -0.759264 0.459395 0.732499 -4.326207 -1.342803 2.184863 -0.265179 2.878052 1.041906 -3.924477 0.469027 1.267897 0.932837 -0.702662 -1.259185 -2.486634
wb_dma_de/always_4/if_1 0.242555 1.701779 1.864089 -0.289697 -0.409520 0.155949 -0.189387 -0.452259 -0.372903 0.664269 -3.968604 1.487823 -0.909146 -2.200342 -0.426432 -0.095379 -0.052260 -1.191025 -2.301773 -3.912744
wb_dma_ch_arb/input_req 0.194836 1.786990 -0.624197 0.553948 0.650055 1.309793 1.432717 -0.439321 1.648745 -5.240902 0.259164 4.402675 -1.200724 3.948725 -0.516136 -0.256014 -3.202089 -2.672665 -1.046887 1.759837
wb_dma_ch_pri_enc/wire_pri20_out -1.205610 -0.183629 0.776400 -0.221894 -0.520252 1.931954 0.217746 -0.684151 1.277072 -1.165554 -0.727544 3.269777 -2.203177 -1.978425 -0.332715 -0.495590 0.729736 1.608463 -0.139594 -0.682378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.119819 0.817066 2.050035 -2.136834 -0.313742 -2.134823 3.671032 -0.365406 -0.306204 -0.272924 0.334423 -1.388409 -0.179725 0.451552 -0.013695 3.367627 -0.026307 -1.498572 0.198728 -2.604357
wb_dma_ch_rf/always_26/if_1/if_1 1.420234 2.041060 -2.180164 0.756774 -1.890106 -0.101839 0.052119 -4.146165 -3.694981 0.505281 -0.110021 2.596582 0.693415 -1.217301 0.206243 -1.043449 1.952294 -0.121974 -2.642738 0.347148
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 1.150734 -0.877307 -1.934557 -0.110270 0.830082 -0.559065 -2.710773 -0.051211 -2.348906 -0.145971 -1.045081 1.966216 0.488159 -1.562789 2.106522 -2.428406 -2.453409 0.178303 -0.544331 2.855226
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.136608 1.133246 0.290937 -2.047635 -2.065013 -2.252787 3.336942 -1.156055 -0.193520 -0.927703 -1.162274 -2.678770 -0.285247 -1.574408 0.083482 2.087799 0.189652 -0.379284 -1.148123 -0.865911
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.326126 -2.047410 -0.159354 0.188026 0.159324 0.325809 0.820921 -0.732163 1.551931 -0.502399 -1.644060 -0.141159 -1.054040 0.055418 -0.070899 1.541966 -0.765005 0.530187 -1.141694 -1.140946
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 2.143496 -0.239106 -1.684149 -0.208055 0.234276 -0.493044 -1.995187 0.299477 -0.609235 0.239871 1.283824 0.885128 -0.903285 -1.790593 -0.334076 -0.891798 0.003247 -0.884931 -1.144610 1.325394
wb_dma_ch_sel/wire_ch_sel 1.092166 3.746139 0.074285 -0.701205 1.363357 -0.569049 2.311442 -1.726189 -0.645963 1.507566 0.189758 2.731339 3.960079 1.485846 -0.304866 -3.923409 -0.553595 -2.985193 0.185710 -0.973832
wb_dma_rf/inst_u19 -0.863088 0.661537 2.706175 -2.362006 -0.756620 -0.223814 3.766999 -1.012597 0.826049 -1.422273 -0.161982 1.909469 -2.194312 -1.489366 -0.260187 2.663714 0.700762 0.196075 0.202108 -2.971205
wb_dma_rf/inst_u18 -0.935237 0.520528 2.660476 -2.350974 -0.722645 -0.167415 3.787935 -0.989887 0.905918 -1.399072 -0.184784 1.968452 -2.243946 -1.473581 -0.255206 2.651911 0.670054 0.195715 0.111436 -3.007745
wb_dma_rf/inst_u17 -1.086618 0.486751 2.679843 -2.292016 -0.742567 -0.084341 3.753797 -1.073886 0.970267 -1.464143 -0.424225 1.986963 -2.330685 -1.535211 -0.288914 2.758636 0.635740 0.219017 0.060138 -3.094453
wb_dma_rf/inst_u16 -0.907441 0.749483 2.659575 -2.221728 -0.806644 -0.086333 3.545262 -0.978503 0.858467 -1.407420 -0.372473 1.947462 -2.252043 -1.519130 -0.322354 2.537102 0.628700 0.114028 0.124190 -2.996488
wb_dma_rf/inst_u15 -0.961892 0.711847 2.648354 -2.173973 -0.702946 -0.077901 3.558142 -0.989581 0.856048 -1.422283 -0.460697 2.116759 -2.272187 -1.449908 -0.312406 2.534223 0.665000 0.097465 0.022199 -3.067414
wb_dma_rf/inst_u14 -0.995194 0.491372 2.704440 -2.320330 -0.806130 -0.073256 3.737569 -1.015932 0.979285 -1.416150 -0.182635 1.901504 -2.330512 -1.611565 -0.287978 2.624607 0.756593 0.327339 0.155496 -3.031650
wb_dma_rf/inst_u13 -0.952274 0.499118 2.640436 -2.240456 -0.686481 -0.103131 3.670488 -0.957431 0.923121 -1.424356 -0.236999 2.034489 -2.292399 -1.483130 -0.246713 2.532876 0.695646 0.225770 0.084256 -2.946256
wb_dma_rf/inst_u12 -1.031726 0.572604 2.702634 -2.302001 -0.787897 -0.117924 3.775994 -1.044854 0.953998 -1.486817 -0.310030 2.027937 -2.336994 -1.545346 -0.320417 2.646876 0.719877 0.239520 0.118495 -3.040078
wb_dma_rf/inst_u11 -0.816917 0.787114 2.717113 -2.337198 -0.746082 -0.208764 3.747560 -1.006577 0.705338 -1.349711 -0.239688 2.054199 -2.200335 -1.464539 -0.264004 2.611616 0.682385 0.031371 0.152938 -2.981808
wb_dma_rf/inst_u10 -0.924078 0.625509 2.685913 -2.320450 -0.787125 -0.170821 3.724814 -0.984161 0.894223 -1.427392 -0.194720 1.906421 -2.217587 -1.486887 -0.245736 2.595270 0.677480 0.201909 0.148367 -2.993775
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 0.621577 4.730701 3.776038 -0.545719 0.605319 -2.162881 -2.065407 2.896904 -0.219781 1.708757 -5.411267 -1.259652 0.230281 2.032313 -3.727024 0.949272 -0.448362 -0.846083 1.471216 -5.565203
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.702273 -2.497200 -3.190008 -3.720752 -0.420411 -0.913607 3.234017 -0.864056 1.434686 -1.716238 -0.244130 1.372404 -0.264966 -2.528164 3.368556 4.559463 -2.494139 2.832042 1.521640 4.494576
wb_dma/input_wb1_ack_i 0.587014 2.776689 1.775655 -0.373729 0.138157 0.573891 0.363808 -0.232938 -1.421549 -0.599622 -1.196613 4.541464 -1.002372 -0.128289 -0.153996 -0.629135 0.462877 -0.829134 -0.197665 -1.308643
wb_dma/wire_slv0_we 1.192293 6.903131 -0.225622 1.470267 0.041847 1.110036 0.080154 -1.563468 -1.688080 0.234722 -1.820595 0.917195 4.512409 4.007202 2.264471 -1.227537 0.265227 -0.248761 0.765326 3.255033
wb_dma_ch_rf/reg_ch_sz_inf 2.106399 0.190564 -0.662288 0.554494 0.263622 -0.424530 -1.848515 0.336588 -1.083394 2.122580 -1.066990 -1.229291 1.788603 -1.570762 0.737361 -2.514547 -0.248107 -0.480254 -1.497818 0.107454
wb_dma_ch_rf 3.377399 4.315162 -2.044918 0.466133 0.226371 -0.688956 -1.755776 -0.193819 -3.632382 -0.800580 -1.257493 1.869302 3.114727 1.557045 2.579438 -3.175721 -2.412562 -2.881971 -0.210042 4.130447
wb_dma_ch_sel/wire_gnt_p1_d 1.314839 0.963627 0.967509 0.708650 0.266242 1.051724 -1.300247 1.213991 -0.511142 0.224442 0.142462 2.454895 -1.104227 -0.637362 -0.660973 -2.676290 1.324725 -0.229741 -0.508905 -0.336977
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 1.422626 1.022379 0.938165 0.761230 0.283724 1.003714 -1.348716 1.243364 -0.525659 0.284196 0.156413 2.457023 -0.986679 -0.586885 -0.650339 -2.770591 1.303890 -0.240782 -0.484952 -0.232801
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 -3.588589 2.652807 -2.694957 1.288897 -0.991526 0.342938 -1.348300 -3.047971 0.275385 0.122830 -4.487284 -1.362714 0.539805 -0.836348 -0.823820 1.280019 -0.790710 -2.635841 -2.092569 -0.331262
wb_dma_ch_sel/input_ch1_txsz 0.658642 1.514843 -0.742653 1.031892 -1.291241 3.497931 -3.177042 -0.472050 -0.659296 -1.011994 0.990629 2.936002 -0.706402 -2.272905 0.276655 -0.272575 0.744574 0.411995 1.404004 1.638583
wb_dma/wire_ch3_txsz -2.545117 -1.092105 -0.156282 -0.990445 -0.804097 0.906933 1.495285 -1.844781 1.742137 -1.428894 -0.888952 0.902092 -1.166308 -1.306477 0.296660 2.254812 -0.558028 1.780052 0.394797 -0.383297
wb_dma_ch_sel/assign_7_pri2 -2.404682 -2.090442 -0.136829 0.203766 0.160336 0.358538 0.817706 -0.753640 1.614778 -0.532885 -1.642125 -0.162057 -1.144272 0.017385 -0.076084 1.555329 -0.739897 0.534780 -1.197032 -1.223762
wb_dma_ch_pri_enc/inst_u30 -1.214879 -0.199704 0.769620 -0.248627 -0.534591 1.936021 0.218377 -0.709751 1.285579 -1.180928 -0.750411 3.321707 -2.186679 -1.970990 -0.319580 -0.527823 0.744255 1.662535 -0.125250 -0.630550
wb_dma/assign_3_dma_nd -2.932829 -0.191159 1.545072 -0.322970 0.097618 -1.091970 2.243288 -0.760887 0.881834 -0.691867 -4.025366 -0.723599 -1.487444 1.504199 -0.913363 4.282631 -1.329881 -2.034327 -2.013735 -4.574313
wb_dma_ch_rf/assign_6_pointer -0.237969 -2.251309 -3.427356 -1.108235 1.997572 -0.418928 -2.008956 -1.281107 0.802267 -1.259757 -3.071713 4.456858 0.357536 -1.068533 1.558753 -2.653672 -5.032331 2.289247 -0.287006 3.212922
wb_dma_ch_rf/wire_ch_adr0_dewe 0.691948 -1.102575 0.318259 -1.640533 -0.195595 -0.689911 2.257349 -0.258645 0.376925 -0.067180 2.729666 -0.822619 0.215264 -0.917966 0.818922 0.464411 0.508239 1.124309 1.059608 0.828289
wb_dma_ch_pri_enc/always_2/if_1/cond -1.265152 -0.284476 0.824367 -0.198459 -0.506408 1.935293 0.188103 -0.683691 1.328488 -1.179532 -0.747378 3.280937 -2.265315 -2.005898 -0.380115 -0.526863 0.791623 1.657210 -0.181844 -0.774155
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -0.280765 -1.537089 -0.792760 -1.957956 0.177877 0.964185 1.095517 -2.440305 2.485502 -1.698030 -1.180687 3.058214 0.077253 -1.187299 0.934805 1.593701 -3.034251 2.856258 0.747368 -0.192429
wb_dma_ch_sel/input_ch0_txsz -1.692125 2.554157 -1.528104 0.695581 -2.071278 0.973479 -1.365128 -3.681456 -1.153896 0.311764 -3.451291 -1.449247 0.747321 -2.757433 0.374652 2.821900 -0.498114 -2.739307 -2.120187 -1.815872
wb_dma_ch_sel/always_2 -2.786067 -0.000961 1.633330 -0.388084 0.025754 -1.144591 2.264307 -0.741142 0.813966 -0.666650 -3.889580 -0.814463 -1.428681 1.458558 -0.918095 4.359098 -1.224946 -2.077311 -1.909454 -4.568393
wb_dma_ch_sel/always_3 -4.823461 0.941194 -1.346719 0.774639 -0.324422 0.787766 -0.129008 -1.655579 1.632455 -1.918857 -3.819756 0.147220 -1.103588 1.707789 -1.030686 4.419056 -1.887435 -1.559841 -0.085330 -0.764552
wb_dma_rf/input_de_txsz_we -0.377750 -0.621943 -0.107272 1.356820 -1.779644 0.968450 -2.882950 -0.420162 1.030974 0.810723 -2.652320 -5.526487 0.004967 -2.481126 -0.755900 2.644160 -0.605065 -1.866870 -1.954262 -3.574997
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.357896 -0.553809 0.819412 -0.324532 -0.610485 0.822748 2.273139 -1.505976 0.308509 -2.561651 -1.168645 1.363840 -0.895369 -0.019836 1.973850 0.482319 -1.130046 1.941865 -0.312230 1.300934
wb_dma_ch_sel/assign_145_req_p0 0.285726 1.321191 0.470405 -2.071364 -2.111773 -2.319195 3.301800 -1.068185 -0.209482 -0.897256 -1.183821 -2.814620 -0.387905 -1.543483 -0.112457 2.105977 0.309146 -0.526176 -1.148749 -1.094409
wb_dma_de/always_3/if_1/if_1/cond 0.526689 1.435527 -0.689710 0.361354 -1.398548 -0.795617 0.169727 0.727554 -0.523695 -1.243200 0.188813 -1.474146 -0.824019 0.674004 -1.117384 -0.664027 1.159425 -0.564487 -0.418873 1.513040
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.390528 -0.527905 0.818044 -0.271748 -0.560030 0.853331 2.318230 -1.463275 0.264486 -2.618441 -1.113055 1.498947 -0.828335 0.097608 2.010746 0.415000 -1.162706 2.035044 -0.274889 1.491950
wb_dma_rf/always_1/case_1 5.534897 7.851482 -0.303152 0.453763 3.054991 -3.020043 -4.433837 -2.643671 -4.357327 -0.049189 0.435765 1.818672 1.470105 0.370144 1.150145 -7.432766 -1.302802 -2.717102 -1.527323 2.952861
wb_dma_rf/always_2/if_1/if_1/stmt_1 2.740770 2.879174 -0.465986 -0.918709 -0.261526 -0.785988 -0.906209 -1.689651 -0.062557 -0.688584 0.899712 0.454735 -0.440281 -1.956664 0.378544 -2.898155 0.671644 0.284158 -1.840475 1.605242
wb_dma_ch_sel/assign_99_valid/expr_1 -1.867872 3.781849 -1.260406 -1.579263 0.456868 -4.144198 4.006554 0.025494 -3.892725 1.733812 -1.240987 -0.501054 2.046399 2.088064 1.123583 2.612547 1.102586 -2.878602 1.033159 2.635333
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.131534 0.739420 2.021112 -2.162362 -0.231576 -2.133667 3.735902 -0.335810 -0.348159 -0.267080 0.423493 -1.277044 -0.153391 0.486628 0.067784 3.338078 -0.046929 -1.393439 0.244181 -2.475631
wb_dma_wb_slv/reg_slv_adr 4.286003 8.047914 1.055057 -0.443394 -1.315623 -0.049016 -2.768973 -1.246902 -3.351126 -1.086799 2.664928 0.834393 2.265861 -0.479540 -1.170915 -4.730657 0.354491 -2.496932 3.061861 0.918662
wb_dma_ch_sel/assign_8_pri2 -2.355941 -2.054609 -0.152350 0.140689 0.136279 0.337994 0.852570 -0.756855 1.574012 -0.538959 -1.606748 -0.157158 -1.072480 -0.012666 -0.060367 1.593532 -0.724775 0.530634 -1.119435 -1.167427
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 2.125148 0.197653 -0.663788 0.519337 0.278016 -0.388702 -1.860434 0.294050 -1.053906 2.084336 -1.062434 -1.159051 1.780419 -1.575972 0.724026 -2.538305 -0.281929 -0.463061 -1.478064 0.112272
wb_dma_wb_mast/wire_wb_cyc_o 1.296188 0.889009 0.992926 0.733482 0.287480 1.105361 -1.328217 1.180486 -0.386619 0.216566 0.107724 2.493747 -1.130194 -0.730039 -0.697520 -2.742799 1.342521 -0.161334 -0.561183 -0.344360
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.278151 1.313539 -0.410897 0.696746 0.222052 0.476974 -0.529636 0.128645 -1.270675 -0.433411 -0.836021 0.646336 1.692103 1.715465 1.979877 -0.985713 -0.818833 0.230586 -0.110224 2.460598
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.186478 -0.083971 0.813789 -0.292399 -0.583961 1.941536 0.228728 -0.733354 1.234841 -1.242400 -0.668058 3.365752 -2.175969 -2.038510 -0.328284 -0.492133 0.750440 1.660352 0.000438 -0.619367
wb_dma/wire_paused 2.159968 -0.249503 -1.638198 -0.273568 0.257132 -0.567641 -1.952692 0.316472 -0.603690 0.273649 1.275838 0.868245 -0.987738 -1.824799 -0.355774 -0.931791 0.093562 -0.885383 -1.220497 1.248449
wb_dma_ch_rf/always_8/stmt_1/expr_1 3.125762 3.157897 -1.336043 -0.143867 1.085163 -0.241001 0.748090 -1.434761 0.733781 1.520326 -1.649804 0.626146 3.843633 -1.023956 0.798758 -6.105383 -1.539561 -3.090181 -3.082507 0.459039
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 1.301333 0.884931 0.913374 0.729066 0.295807 1.028277 -1.289565 1.194573 -0.423155 0.241009 0.147715 2.417571 -1.069732 -0.634861 -0.632918 -2.690236 1.293469 -0.159471 -0.519313 -0.278617
wb_dma/wire_ch1_adr1 -1.862641 0.219428 -1.274242 0.691590 1.136100 -0.561420 -0.138120 0.521558 1.152354 -0.128947 -1.148002 0.449579 -0.159357 1.934769 -1.082976 -1.804007 -0.252846 -0.051623 -0.197784 1.594449
wb_dma_ch_rf/always_6/if_1/if_1/block_1 2.537202 1.433630 -3.546074 -1.329391 1.730290 -1.237255 -0.352224 1.984160 -1.313628 2.140861 0.603046 3.204534 2.135393 -0.030763 -0.555864 0.971489 -1.530235 -4.397949 1.149067 2.420820
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -4.001818 -0.069694 -0.457884 0.492409 0.557322 0.277188 2.002413 -0.851349 1.272268 -2.682775 -2.198214 1.798088 -0.924408 2.077639 0.859662 -1.480635 -1.314266 1.692162 -0.461742 3.030728
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.551398 2.157830 1.460268 -0.845035 -1.826995 -1.791631 2.788593 0.891712 -0.645181 -2.275626 1.836783 -2.911861 -0.730364 2.800005 -1.992486 3.731940 0.436797 -4.003611 1.156976 -2.332978
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -3.339246 1.791991 0.935647 -0.326354 -1.117752 -1.435463 4.650292 0.153009 0.720457 -4.780959 -0.240690 -1.009935 -1.585126 4.677707 -1.075532 1.880647 -0.834915 -1.876774 0.725157 0.850947
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -2.283392 -0.519895 0.787066 -0.318848 -0.552353 0.832741 2.252800 -1.456108 0.239523 -2.532940 -1.049929 1.511472 -0.795702 0.043569 1.995474 0.332432 -1.107525 2.011896 -0.236121 1.494464
wb_dma_ch_sel/always_39/case_1/stmt_4 -2.390012 -2.107695 -0.159313 0.153396 0.140487 0.356735 0.863352 -0.754226 1.617805 -0.528954 -1.627687 -0.195189 -1.129314 -0.008022 -0.095335 1.579497 -0.719139 0.560161 -1.193637 -1.202491
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.194936 -0.156570 0.741405 -0.233064 -0.524467 1.844798 0.229851 -0.709062 1.220948 -1.169830 -0.769954 3.233150 -2.113985 -1.919296 -0.336156 -0.458608 0.706713 1.550186 -0.130429 -0.614159
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.467281 2.168641 1.326142 -0.757164 -1.717663 -1.796270 2.791210 0.802992 -0.721388 -2.337041 1.635919 -2.649842 -0.720036 2.867935 -1.943434 3.605769 0.377451 -4.062524 0.947487 -2.236590
wb_dma_ch_pri_enc/wire_pri14_out -1.297443 -0.292101 0.739350 -0.210657 -0.509124 1.885164 0.228565 -0.722859 1.324616 -1.151510 -0.746296 3.175860 -2.184640 -1.953353 -0.359966 -0.432124 0.721411 1.647647 -0.142891 -0.661997
wb_dma_ch_sel/always_39/case_1/stmt_1 -2.870452 -0.145884 1.567128 -0.332688 0.025892 -1.047755 2.254066 -0.783628 0.894799 -0.711583 -3.905634 -0.719348 -1.466766 1.411108 -0.887795 4.296738 -1.249690 -1.977002 -1.915855 -4.507278
wb_dma_rf/wire_ch6_csr 1.859071 1.992926 -1.575766 0.499527 -0.469534 -0.497782 -0.929242 0.448411 -4.606351 0.245939 -1.363418 1.945283 2.660985 1.554817 2.173593 0.506929 -1.595559 -1.525335 0.923648 2.675579
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -0.052136 1.455635 2.494752 -0.928440 -1.706366 -0.820221 0.920899 0.328176 1.097708 -0.519666 -0.336309 -3.771610 -1.267843 -0.782084 -2.015050 2.343786 1.078525 -1.231040 0.217902 -4.013981
wb_dma_wb_if/input_wb_we_i 4.106762 2.501670 3.985419 -1.781636 -3.358186 1.237983 -0.929625 4.400788 2.374810 -0.644272 2.043229 -3.596302 -1.606737 -2.173013 -3.688596 2.961303 2.419816 0.628176 3.466642 -3.653552
wb_dma_ch_sel/assign_141_req_p0 0.367601 1.336074 0.301311 -1.980248 -2.181406 -2.331620 3.254603 -1.125013 -0.276664 -0.908415 -1.170287 -2.924752 -0.336115 -1.655086 -0.088810 1.938821 0.338015 -0.617257 -1.228167 -0.886770
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.024552 0.799715 2.204532 -1.220767 -0.417925 -1.156266 2.807983 0.197578 -0.177715 -1.080315 1.493914 -1.548828 0.001806 2.154539 -0.977080 4.375952 -0.636248 -3.543236 1.360785 -3.925693
wb_dma_ch_sel_checker -0.307898 0.878950 0.035327 -1.142090 -0.963986 0.610119 0.703109 -1.166852 0.230175 -0.984410 0.739957 1.098265 -0.146080 -1.397407 0.391610 0.725912 0.176643 1.348363 1.554815 0.819353
wb_dma_ch_rf/reg_ch_dis 0.504420 1.518070 -2.292492 -0.606699 -1.959633 -0.158763 0.634456 -3.665822 -1.703000 1.092062 -0.178116 1.807736 0.244453 -3.191431 -0.677050 0.466946 1.982064 -1.129606 -1.739752 -1.040284
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -1.948320 -0.961387 -1.994923 -1.263229 1.253434 0.297950 0.892783 -1.852552 3.495391 -1.675394 -2.232057 3.333013 -0.017853 0.660711 -0.293717 -0.366876 -2.990556 2.609118 0.622135 1.273819
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.471697 2.086143 1.353236 -0.759957 -1.682008 -1.808175 2.809249 0.838472 -0.721770 -2.219250 1.719689 -2.735163 -0.683712 2.858892 -1.884615 3.536190 0.370180 -3.982577 0.988898 -2.267262
wb_dma_ch_rf/wire_pointer_we 0.473971 1.069909 -0.537044 0.795295 0.260735 0.471885 -0.806849 0.267070 -1.373808 -0.308410 -0.786886 0.628520 1.693508 1.529130 2.036636 -1.108049 -0.893619 0.258382 -0.167840 2.583082
wb_dma_ch_sel/always_46/case_1/stmt_1 1.642856 -0.719366 1.077238 -0.763531 0.213520 0.648388 -0.570056 2.549401 0.787673 1.713388 -0.533545 -0.311275 1.234420 -0.317428 -0.070982 2.132526 -0.659532 0.367092 1.595119 -1.541244
wb_dma_wb_slv/always_3/stmt_1 0.978996 6.840509 0.193121 1.553526 0.030440 1.544915 0.331327 -1.460536 -1.387474 -0.764808 -1.232021 1.649270 3.520255 4.651142 2.169548 -0.878105 0.471585 0.169309 0.864044 3.575432
wb_dma_ch_rf/always_2/if_1/if_1 -1.940686 -1.009308 -2.047418 -1.188258 1.193767 0.398961 0.818882 -1.875550 3.445368 -1.715192 -2.172455 3.368179 -0.057028 0.549990 -0.195148 -0.301606 -3.020779 2.626949 0.595407 1.403485
wb_dma_pri_enc_sub/assign_1_pri_out -1.193176 -0.171854 0.787979 -0.279382 -0.518917 1.972106 0.205522 -0.681666 1.298663 -1.190039 -0.681196 3.356487 -2.201415 -2.009026 -0.328749 -0.548459 0.748026 1.704941 -0.073615 -0.605597
wb_dma_ch_sel/input_ch0_adr0 -0.545947 2.210790 1.959216 -3.584371 -1.205572 -2.252639 4.131137 -1.395161 -1.702795 -0.675971 3.790364 -1.738838 1.824579 -0.285072 1.466383 1.322533 0.965640 2.194695 5.478539 1.522122
wb_dma_ch_sel/input_ch0_adr1 0.547121 1.457038 -0.778000 0.393322 -1.415417 -0.826662 0.146841 0.686810 -0.575151 -1.264444 0.222686 -1.437853 -0.785997 0.713530 -1.095250 -0.750926 1.161197 -0.576189 -0.432011 1.599317
wb_dma_wb_slv/assign_4 3.101314 1.215719 0.082194 1.504544 3.409143 -0.914656 -1.318620 2.753299 0.709027 0.068300 1.625901 -0.702426 1.157284 3.270552 -0.662670 -3.109222 -1.839132 -5.070357 0.934921 -0.027247
wb_dma_wb_mast/input_wb_data_i 5.065752 3.101614 -2.073601 0.588242 -0.159314 0.097784 -2.815888 -1.382827 -2.513517 -1.132131 0.070146 2.459761 2.749270 1.234327 1.194545 0.267832 -3.186309 0.513296 -0.826594 3.687977
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -4.048409 -0.170420 -0.359809 0.402533 0.496047 0.268659 2.153701 -0.921075 1.320580 -2.663974 -2.199084 1.813540 -0.961104 1.888888 0.936200 -1.397998 -1.282584 1.821388 -0.441067 2.883160
wb_dma_de/wire_adr1_cnt_next1 -4.042910 -0.873257 -1.455592 1.547189 1.247253 -0.370072 0.413491 -0.124031 0.181624 1.056714 0.462909 1.437627 -0.140438 3.610530 -2.778598 0.361300 1.234447 -2.394052 0.674107 -1.492621
wb_dma_ch_sel/inst_u2 1.288555 0.891519 0.974967 0.715562 0.283249 1.045293 -1.281383 1.185455 -0.404230 0.217504 0.140527 2.367302 -1.108984 -0.628594 -0.673906 -2.698042 1.257444 -0.165983 -0.493809 -0.365331
wb_dma_ch_sel/inst_u1 -3.640967 1.133095 -1.931958 -0.604049 -0.162160 -0.763028 4.183291 -2.439007 0.121123 -4.022697 1.324462 3.086712 0.737186 5.764068 -1.060227 3.380685 -2.349135 -2.630583 1.988884 1.215590
wb_dma_ch_sel/inst_u0 -1.249250 -0.177573 0.853686 -0.237635 -0.534640 2.026427 0.174768 -0.673809 1.306696 -1.222311 -0.731410 3.427905 -2.321457 -2.062322 -0.377791 -0.524425 0.801735 1.655167 -0.093678 -0.725980
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.200901 -0.204319 0.823336 -0.185505 -0.508970 1.924128 0.147528 -0.615077 1.267593 -1.169794 -0.722654 3.300519 -2.220115 -1.962005 -0.406598 -0.591283 0.789794 1.592142 -0.161796 -0.718655
wb_dma/wire_adr0 0.111603 2.820702 2.019026 -2.743747 0.837355 -2.020536 5.217049 -1.652988 -2.064817 -2.039569 3.634137 1.617105 2.390940 1.957341 3.140247 -1.588107 -1.078631 1.072522 2.617484 3.772477
wb_dma/wire_adr1 -1.475131 1.657203 -2.044569 1.121508 -0.225444 -1.260956 0.028575 1.134600 0.717122 -1.396099 -1.023690 -0.856095 -0.978141 2.628706 -2.159900 -2.403167 0.838793 -0.576281 -0.621625 3.089600
wb_dma_ch_sel/assign_131_req_p0/expr_1 -1.534943 1.706740 0.380660 0.151939 -0.916003 -1.828593 3.031650 0.393733 -0.194639 -2.762278 -1.354373 -2.211464 -0.008031 3.087926 -0.351052 -0.298931 -1.136664 -2.160840 -0.785753 0.671045
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.270605 -0.470329 0.836358 -0.246880 -0.536991 0.794902 2.213173 -1.387784 0.201059 -2.531968 -1.114140 1.358534 -0.809280 0.055311 2.004100 0.329167 -1.132430 1.913143 -0.301136 1.400392
wb_dma_ch_rf/assign_18_pointer_we 0.359126 1.031282 -0.589714 0.805941 0.222512 0.597905 -0.831000 0.195501 -1.285333 -0.374461 -0.834600 0.696668 1.629889 1.527143 2.076931 -1.039150 -0.879164 0.372411 -0.200140 2.607725
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 1.588607 -0.625707 1.010920 -0.748557 0.162625 0.608307 -0.576811 2.461513 0.733135 1.667775 -0.584328 -0.311584 1.227919 -0.372233 -0.077162 2.082848 -0.642886 0.325614 1.530463 -1.448012
wb_dma_ch_sel/wire_req_p0 -0.884176 1.223919 -1.793260 0.131978 0.747022 0.271384 2.368977 -1.483795 1.970358 -5.402458 0.006522 2.515555 -0.034408 4.904704 0.078699 1.462234 -4.537525 -2.738100 -0.921988 2.461028
wb_dma_ch_sel/wire_req_p1 1.298264 0.904685 0.940277 0.710959 0.284211 1.004822 -1.240188 1.171684 -0.474108 0.222843 0.128091 2.342112 -1.059408 -0.586726 -0.652989 -2.552840 1.273816 -0.200997 -0.471833 -0.332866
wb_dma/wire_ndnr -4.878434 0.982831 -1.395410 0.829539 -0.359831 0.823965 -0.191971 -1.650118 1.609614 -1.962236 -3.792044 0.084861 -1.089567 1.776579 -1.110701 4.458374 -1.881381 -1.602563 -0.008203 -0.717267
wb_dma_de/reg_mast0_drdy_r -1.823799 -2.250608 -1.553694 -1.083124 -1.528113 1.995690 0.948101 -2.475517 1.480882 -1.756735 2.188084 -0.362253 -0.262880 -2.464737 1.742938 4.122367 -0.733089 2.112901 1.934728 1.876000
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.159958 -0.142450 0.763683 -0.250596 -0.556671 1.944245 0.170123 -0.720016 1.262976 -1.209421 -0.681674 3.286901 -2.199154 -2.043456 -0.354116 -0.460230 0.740456 1.673529 -0.071686 -0.618240
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 2.533695 2.741961 3.162462 -2.548527 2.068893 -2.008395 3.256573 0.253995 -3.138968 1.123357 2.014091 1.885738 3.874316 1.771160 3.158980 -0.566601 -1.495998 0.435970 2.697719 1.022558
wb_dma_ch_sel/assign_137_req_p0 0.249383 1.242015 0.219637 -2.002338 -2.012293 -2.219508 3.174765 -1.203708 -0.291129 -0.821453 -1.339967 -2.560193 -0.202593 -1.550377 0.113245 1.985563 0.085334 -0.516106 -1.246009 -0.835009
wb_dma_rf/wire_pointer2 -0.173169 1.009992 0.026822 -1.166440 -0.969186 0.580412 0.677607 -1.154566 0.136304 -0.974368 0.782582 1.168721 -0.057198 -1.355701 0.413648 0.652069 0.163148 1.331189 1.629552 0.888143
wb_dma_rf/wire_pointer3 -0.336956 -1.582302 -0.794610 -1.949905 0.109590 1.040931 1.054377 -2.460629 2.563898 -1.674748 -1.202833 3.084449 0.030927 -1.296563 0.873713 1.579883 -2.953331 2.894308 0.742870 -0.245953
wb_dma_rf/wire_pointer0 -2.574092 -2.407776 -3.236309 -0.276552 1.382740 -0.486367 -1.707579 -0.783035 0.197989 -1.161253 -2.937362 2.934640 -0.843326 -1.213398 1.261304 -2.093075 -3.239118 1.500543 -0.705734 3.536186
wb_dma_rf/wire_pointer1 -2.593852 -1.172186 -0.127943 -0.963446 -0.818858 0.943186 1.505015 -1.890114 1.828998 -1.487751 -0.891766 0.947749 -1.224940 -1.366969 0.280261 2.276196 -0.553233 1.857025 0.382418 -0.399975
wb_dma_rf/wire_sw_pointer0 0.854913 0.970204 -0.073979 1.154368 -0.209516 0.096579 -0.295741 -1.468380 -2.364388 -0.309847 -0.108457 1.498849 0.491586 1.169928 0.798451 -1.526062 0.372199 0.755288 -1.388168 0.935237
wb_dma_de/always_21/stmt_1 -1.980076 -2.381823 -1.555607 -1.089626 -1.513563 2.052130 1.015694 -2.506082 1.565386 -1.775956 2.139876 -0.305622 -0.350784 -2.466772 1.736713 4.135638 -0.775689 2.152400 1.893035 1.855993
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -5.717088 2.591415 -2.091492 0.774574 -1.286633 0.785410 0.436344 -3.510443 1.246301 -1.890402 -3.563585 -0.097555 -1.161433 0.519990 -1.511898 3.588195 -0.399601 -2.342097 -0.835514 -0.467231
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 1.881688 2.599716 1.717414 -1.503508 -2.331611 -0.583797 -0.272666 -0.542384 0.116045 0.621774 -0.565100 -3.581620 0.466889 -3.686932 -0.818609 0.367073 0.935134 -0.303144 0.320960 -2.878007
wb_dma_ch_arb/input_advance -2.864854 -0.099400 1.578176 -0.368551 0.059979 -1.113577 2.298443 -0.798115 0.830810 -0.679424 -3.933427 -0.659245 -1.441660 1.441042 -0.895083 4.332813 -1.251531 -2.024770 -1.968384 -4.533864
wb_dma_de/always_7/stmt_1 -0.841544 -0.172468 -0.835355 1.704764 -0.324621 0.448460 -2.445836 -0.835632 -0.697171 1.139657 -4.543909 -2.462799 0.845699 -0.511544 0.431150 3.190599 -2.108705 -3.152377 -2.888366 -2.995596
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -1.074307 0.456341 2.777800 -2.389969 -0.829419 -0.198587 3.863396 -0.990359 1.075186 -1.433790 -0.220852 1.668316 -2.382990 -1.592979 -0.398959 2.793969 0.739804 0.233735 0.102631 -3.241522
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -2.270870 -0.482997 0.814170 -0.351169 -0.573346 0.780586 2.311370 -1.458689 0.203630 -2.562513 -1.063715 1.461723 -0.805675 0.069760 2.039701 0.390528 -1.118989 1.980066 -0.180406 1.433403
wb_dma_de/always_3/if_1/cond 0.508010 1.418331 -0.679157 0.363998 -1.409795 -0.825859 0.182659 0.723525 -0.536985 -1.241932 0.247111 -1.523693 -0.790372 0.769474 -1.127713 -0.695777 1.185026 -0.588037 -0.403630 1.490868
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.065024 0.741488 2.139318 -1.237060 -0.364007 -1.060857 2.726538 0.260408 -0.259850 -1.067564 1.629222 -1.394014 0.102591 2.214651 -0.898325 4.310254 -0.713637 -3.529559 1.538604 -3.731703
wb_dma_ch_sel/assign_101_valid -1.664528 3.765677 -1.052385 -1.514884 0.503026 -4.122237 3.802780 0.208589 -4.056653 1.960351 -1.140930 -0.615746 2.204356 2.117186 1.227474 2.444599 1.146607 -2.766744 1.251212 2.618441
wb_dma_ch_sel/assign_98_valid -1.634623 3.615364 -1.031827 -1.485622 0.576398 -4.150815 3.721454 0.385364 -4.029481 2.025503 -1.273536 -0.644795 2.135047 2.090742 1.208407 2.459511 1.147186 -2.676153 1.200354 2.584417
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.147492 0.760821 2.056337 -2.125995 -0.307731 -2.103363 3.633024 -0.315838 -0.267379 -0.267154 0.392938 -1.451409 -0.209057 0.440283 -0.030218 3.364579 0.004556 -1.454278 0.212809 -2.624028
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.551347 2.227497 1.302775 -0.756699 -1.717020 -1.841315 2.725125 0.851250 -0.786296 -2.221638 1.658893 -2.705903 -0.634237 2.890844 -1.903306 3.542150 0.351921 -4.054882 0.979283 -2.177760
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -1.343686 -0.323678 0.824954 -0.254054 -0.539445 1.965477 0.219356 -0.696670 1.401342 -1.230264 -0.749500 3.305072 -2.350741 -2.087076 -0.381982 -0.441080 0.755678 1.726535 -0.145526 -0.749794
wb_dma_rf/wire_ch7_csr 1.980491 2.092704 -1.724633 0.513034 -0.347407 -0.628038 -0.933514 0.326458 -4.949019 0.246655 -1.154549 2.082226 2.794330 1.837056 2.351189 0.494086 -1.645957 -1.602720 0.904692 2.936387
wb_dma_ch_sel/reg_csr 5.341832 0.635144 2.074982 -0.428229 -0.496336 1.184943 -3.395305 -0.051802 -2.943604 -0.117121 -0.363155 1.289572 3.429980 -0.244617 2.046129 0.306014 -4.265148 0.117838 2.482134 -2.905740
wb_dma_de/reg_next_state 3.095247 3.371230 -3.470232 -2.216166 1.800067 -1.567311 -0.838394 -0.174247 1.354937 1.995341 -0.100065 2.589688 1.875445 -0.675515 -1.788720 0.436295 -1.111574 -3.130489 0.333706 0.892566
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -0.321341 3.122318 3.372412 -3.438232 1.430294 -1.338048 -0.449996 -0.438756 2.146116 0.253415 -4.149720 1.403131 1.547928 1.879832 -2.089419 5.114678 -4.037027 2.263519 5.086206 -5.612792
wb_dma_de/always_11/stmt_1/expr_1 0.495770 1.436410 -0.731012 0.361422 -1.409547 -0.811495 0.188714 0.741606 -0.561444 -1.286279 0.226818 -1.508786 -0.806135 0.767247 -1.071399 -0.693899 1.151286 -0.559572 -0.394128 1.561806
wb_dma_ch_rf/input_ptr_set -2.592965 -1.116210 -0.126532 -0.960854 -0.827644 0.943967 1.498589 -1.885623 1.764179 -1.473086 -0.865936 0.991931 -1.161426 -1.353362 0.301777 2.215953 -0.539190 1.920050 0.430336 -0.312100
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.665768 1.566702 -2.058721 1.159531 -0.257524 -1.304431 0.073149 1.183310 0.887278 -1.484017 -1.131925 -0.979344 -1.136003 2.723856 -2.314451 -2.413162 0.862419 -0.560537 -0.689745 3.047608
wb_dma_ch_sel/assign_12_pri3 -2.464822 -0.993314 -0.102678 -1.013872 -0.839777 0.918574 1.479473 -1.878907 1.677104 -1.470395 -0.766811 0.979861 -1.139140 -1.387906 0.299595 2.156426 -0.485819 1.860414 0.479143 -0.288741
wb_dma_de/assign_65_done/expr_1/expr_1 0.382652 1.891389 1.918651 -0.270253 -0.382421 0.105625 -0.187616 -0.419253 -0.470343 0.694017 -3.927213 1.606820 -0.875251 -2.121052 -0.491630 -0.206505 -0.046040 -1.298794 -2.322529 -3.892293
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -2.481266 -1.100540 -0.143375 -0.974381 -0.798756 0.936659 1.495885 -1.872040 1.730472 -1.435446 -0.876626 0.932887 -1.149867 -1.381718 0.291862 2.209285 -0.543575 1.791155 0.376177 -0.355684
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 1.277186 0.927580 0.966372 0.723783 0.264835 1.030922 -1.234565 1.178579 -0.438848 0.256168 0.110741 2.366551 -1.052730 -0.651268 -0.640778 -2.622892 1.279773 -0.182115 -0.483555 -0.367673
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.058282 0.718479 2.195394 -1.274566 -0.509719 -1.129388 2.843497 0.216794 -0.139558 -1.089991 1.662653 -1.643198 0.008316 2.149902 -1.001871 4.509611 -0.623605 -3.540004 1.473756 -3.887674
assert_wb_dma_ch_sel/input_valid -2.348559 -2.051547 -0.139888 0.138106 0.125070 0.358220 0.827895 -0.707206 1.556150 -0.539816 -1.587793 -0.160968 -1.088858 -0.027114 -0.107436 1.552269 -0.676136 0.578279 -1.101918 -1.167354
wb_dma/input_wb0_stb_i 1.198390 1.835982 1.915414 -2.191607 -3.289251 -2.272985 3.322264 0.713196 0.905299 -1.876023 2.609824 -5.836199 -1.780817 -1.026000 -2.173365 2.037959 2.674857 -0.626537 0.893426 -1.411947
wb_dma/wire_ch1_csr 2.635972 1.289329 -1.654543 0.235280 -2.012590 -0.348087 -1.835402 0.163174 -5.948492 1.422066 -0.396898 0.343507 2.909950 0.029434 2.037701 2.106896 -0.130543 -1.006033 2.477269 1.257870
wb_dma_rf/assign_5_pause_req 5.327466 2.022073 -0.901052 -2.551817 1.273491 -0.409553 1.334401 -1.703401 1.775907 -0.063400 -0.573798 4.243350 1.506579 -2.933115 0.631025 -4.409899 -2.702353 -1.910999 -2.935718 -0.472368
wb_dma_de/always_12/stmt_1 0.307924 1.751553 1.775408 -0.229501 -0.340490 0.136305 -0.270576 -0.440956 -0.404090 0.706676 -3.910812 1.469477 -0.802366 -2.205550 -0.383284 -0.282589 -0.041197 -1.152562 -2.330821 -3.726126
wb_dma_ch_rf/always_5/if_1/block_1 0.424053 1.063673 -0.484671 0.755477 0.235341 0.470787 -0.735336 0.255932 -1.294556 -0.335572 -0.804118 0.613851 1.652689 1.526260 2.090967 -1.073078 -0.907097 0.268579 -0.185523 2.551454
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -1.009974 0.641414 2.735556 -2.285292 -0.808416 -0.121593 3.717941 -0.997013 0.946809 -1.483463 -0.330949 1.919264 -2.310242 -1.513770 -0.348265 2.722052 0.684653 0.222392 0.141983 -3.119174
wb_dma_ch_arb/assign_1_gnt -2.461679 1.881049 -1.027639 -0.058186 -0.041910 0.063466 3.098572 -1.341619 -0.429819 -3.760291 1.213668 5.077062 -0.311273 5.050327 -1.539656 1.432243 -1.158268 -2.773224 1.528410 0.780602
wb_dma_rf/input_dma_err -0.909910 0.711901 2.626322 -2.339403 -0.771617 -0.157707 3.792849 -1.081907 0.826109 -1.476431 -0.228573 1.985881 -2.169416 -1.460165 -0.195925 2.793280 0.593815 0.165535 0.233055 -2.899124
wb_dma/wire_wb0_addr_o 0.559406 1.449532 -0.664448 0.349500 -1.351654 -0.796017 0.180086 0.693191 -0.538211 -1.202410 0.235919 -1.390301 -0.743893 0.736400 -1.023594 -0.717201 1.102266 -0.551482 -0.348819 1.540687
wb_dma_de/assign_73_dma_busy/expr_1 1.091866 0.939043 -1.348368 0.084720 1.174689 0.083583 1.416265 -1.721474 2.320508 0.997206 -2.732929 0.098773 2.648288 -0.972924 0.606354 -4.982261 -2.014720 -2.380697 -4.005461 -0.544284
wb_dma/input_dma_nd_i -2.897827 -0.143361 1.607333 -0.342964 0.065245 -1.094274 2.250071 -0.790698 0.891519 -0.687590 -3.992558 -0.688861 -1.463446 1.442837 -0.885286 4.333533 -1.293584 -2.014455 -2.008391 -4.572767
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 2.700555 -0.926375 -0.358254 -1.078004 0.057556 -1.086951 0.423281 0.056566 -0.600832 1.973829 1.657419 -1.944599 1.927836 -2.570499 1.500064 -1.952179 0.233457 0.707301 -0.394186 0.851075
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 2.721447 -1.001628 -0.358497 -1.079222 0.023773 -1.033765 0.398958 0.029989 -0.579327 1.958039 1.656982 -2.011855 1.900370 -2.652259 1.486041 -1.908597 0.262929 0.752665 -0.423948 0.790224
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 1.226693 0.879960 0.961153 0.736707 0.252794 1.055022 -1.240266 1.166662 -0.403592 0.218490 0.135678 2.348783 -1.074731 -0.642265 -0.649475 -2.630836 1.284708 -0.169718 -0.485568 -0.357499
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -1.012029 0.549213 2.701608 -2.309664 -0.779907 -0.173274 3.811622 -1.049040 0.893338 -1.411505 -0.291005 1.924953 -2.258128 -1.481404 -0.271319 2.781332 0.642167 0.163872 0.116298 -3.083693
wb_dma_ch_sel/assign_3_pri0 -2.879519 -0.234071 1.683918 -0.356489 0.002815 -1.061665 2.287515 -0.750937 0.965240 -0.706448 -3.832416 -0.897718 -1.573340 1.348719 -0.977238 4.281648 -1.166054 -1.947744 -1.970628 -4.652606
wb_dma_de/always_23/block_1/stmt_8 0.520832 1.433675 -0.707966 0.398592 -1.377447 -0.825379 0.135323 0.712990 -0.529486 -1.232573 0.233736 -1.468045 -0.775991 0.724040 -1.075179 -0.722202 1.113061 -0.563352 -0.364669 1.547459
wb_dma_ch_arb/always_2/block_1/stmt_1 -2.814304 1.763255 -1.070101 0.026495 -0.159046 0.124440 3.208467 -1.374810 -0.191551 -3.966735 1.111065 4.851069 -0.512586 5.013134 -1.698033 1.534941 -1.168056 -2.822321 1.393596 0.709587
wb_dma_de/always_23/block_1/stmt_1 3.208100 3.153581 -3.294256 -2.135815 1.848114 -1.419481 -0.940579 0.023011 1.610688 1.906945 -0.138198 2.589978 1.808068 -0.621284 -1.862500 0.439558 -1.359186 -3.105295 0.297485 0.664602
wb_dma_de/always_23/block_1/stmt_2 -1.096152 0.656880 -0.671807 0.565538 -1.180305 0.968180 -1.685759 -1.923060 -0.449660 0.232323 -3.812182 -1.396890 0.653024 -1.852974 0.702188 3.756811 -1.888543 -1.821460 -1.461342 -2.368580
wb_dma_de/always_23/block_1/stmt_4 0.955074 0.763966 -1.865304 -1.939715 -1.446058 0.398364 0.508367 -4.524144 0.316849 -0.138656 -1.136378 -0.300875 2.027851 -3.654238 1.624857 3.083630 -2.435197 -0.399999 -0.593522 -1.032308
wb_dma_de/always_23/block_1/stmt_5 -2.674907 1.327194 1.966154 -1.156158 -1.591783 1.216169 0.402754 -1.492947 2.127100 -2.260814 -2.918475 0.083847 -1.519890 -0.044678 -1.509902 6.281235 -1.651449 0.512029 1.438136 -4.151075
wb_dma_de/always_23/block_1/stmt_6 -0.075968 1.471311 2.468036 -0.980678 -1.685377 -0.845667 0.964369 0.309243 1.042497 -0.501520 -0.328417 -3.713358 -1.238545 -0.806186 -1.991312 2.363772 1.066597 -1.243439 0.207206 -3.957262
wb_dma_rf/inst_u25 -1.138817 0.363282 2.615954 -2.342041 -0.744213 -0.084277 3.815576 -1.110058 1.028822 -1.452906 -0.261807 1.994810 -2.314017 -1.536613 -0.209560 2.741727 0.613605 0.319476 0.081635 -2.978928
wb_dma_wb_mast/input_mast_go 1.304575 0.873608 0.876206 0.759754 0.279917 1.034024 -1.361577 1.167474 -0.420315 0.249392 0.148863 2.388141 -1.012933 -0.641747 -0.623605 -2.761431 1.221376 -0.141830 -0.509232 -0.234761
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 2.196086 0.840357 0.808021 0.158370 -0.557124 -0.846521 -1.375384 0.437844 -0.567393 1.789959 -1.034678 -3.245017 1.109358 -1.819967 -0.365684 -1.653175 0.299521 -1.131173 -1.557356 -2.162790
wb_dma_ch_sel/assign_125_de_start/expr_1 0.435423 1.665916 -3.097876 0.168028 -2.371372 -0.816844 -0.760206 -2.479998 -2.834641 1.326409 1.335898 0.438406 -1.771963 -4.468080 -1.556863 0.042866 4.029569 -3.096179 -3.170992 0.233576
wb_dma_de/always_23/block_1/case_1/block_2/if_1 3.269461 2.655075 -1.983610 -0.640917 1.054249 -0.331829 0.343873 -1.266506 0.884373 -0.031945 0.429827 2.348167 1.371434 -1.030500 -0.149156 -4.575703 -1.103621 -3.259368 -2.832990 1.371316
wb_dma_ch_sel/assign_151_req_p0 0.306056 1.246797 0.309414 -2.019438 -2.064721 -2.275647 3.261235 -1.172277 -0.271136 -0.863587 -1.244822 -2.757318 -0.283605 -1.601978 -0.012145 2.022275 0.244166 -0.500140 -1.243122 -0.938073
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -1.076862 0.394136 0.961041 -0.754242 -1.260225 1.657673 0.947240 -1.375873 0.360410 -1.621777 -0.043568 1.394836 -1.686318 -1.691633 0.320777 4.003506 -0.021702 -0.618979 0.493297 -1.689544
wb_dma_wb_mast/reg_mast_dout 5.018106 2.969827 -2.046367 0.491597 -0.158161 0.169290 -2.834747 -1.472442 -2.406640 -1.188321 0.208718 2.389558 2.801371 1.172270 1.190680 0.374795 -3.254653 0.638352 -0.640897 3.618597
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 2.445699 2.633228 3.099006 -2.469023 2.007309 -2.051137 3.411305 0.131459 -3.045000 0.982184 2.075918 1.785134 3.718299 1.771590 3.208774 -0.777986 -1.398386 0.398996 2.442762 1.261666
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.249301 0.818903 0.970577 0.706504 0.254307 1.029679 -1.244413 1.183690 -0.377518 0.238009 0.132714 2.334093 -1.112508 -0.675852 -0.663225 -2.639874 1.276981 -0.130554 -0.529281 -0.387177
wb_dma_ch_sel/assign_100_valid -1.823012 3.518508 -0.989782 -1.476038 0.444524 -4.139686 3.983297 0.272150 -4.019357 1.865321 -0.950056 -0.754087 2.065404 2.206989 1.125168 2.478002 1.271332 -2.692486 1.307509 2.529450
wb_dma_ch_sel/assign_131_req_p0 -1.505911 1.774720 0.293877 0.071626 -0.948444 -1.755921 2.915493 0.338167 -0.179953 -2.807705 -1.279322 -1.985284 0.024281 3.065958 -0.388572 -0.251517 -1.118467 -2.115222 -0.535477 0.822539
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.357750 1.202535 0.317431 -1.975353 -2.130633 -2.255672 3.108049 -1.108532 -0.221192 -0.768632 -1.224429 -2.921781 -0.285687 -1.785894 0.022973 1.886873 0.274804 -0.456575 -1.263157 -0.960859
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.195267 0.777260 2.049798 -2.150326 -0.294366 -2.136319 3.689612 -0.283706 -0.303676 -0.242517 0.493176 -1.434078 -0.146680 0.452516 -0.005701 3.278492 0.023103 -1.440510 0.283784 -2.524488
wb_dma_ch_rf/input_dma_done_all -1.245410 0.754876 -0.639540 0.496233 -1.244058 0.946124 -1.553260 -1.938027 -0.432782 0.111078 -3.754982 -1.332331 0.598809 -1.684978 0.686641 3.958337 -1.864626 -1.858131 -1.341872 -2.304472
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 -0.459368 0.723036 -0.350448 -0.626999 -1.306148 3.014130 -2.707936 -2.364995 2.268793 -2.645385 -2.698763 1.472689 0.222987 -0.269442 -0.356728 6.872756 -4.474554 0.756344 2.219415 -2.573951
wb_dma_pri_enc_sub/wire_pri_out -1.236130 -0.190433 0.765936 -0.256062 -0.528581 1.886765 0.215926 -0.698730 1.231431 -1.198958 -0.682292 3.207546 -2.122144 -1.944928 -0.285145 -0.469000 0.665777 1.662256 -0.098391 -0.599023
wb_dma_ch_rf/input_wb_rf_din 2.887516 6.914379 -0.796928 -1.869100 -2.930540 -1.629763 -2.705760 2.273650 -3.192999 -0.914377 0.446210 -5.258106 2.783358 -1.824926 1.167481 1.279536 -0.612234 -1.758043 6.356301 4.812490
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.143556 1.572133 0.215577 1.336311 -0.902578 1.984784 -2.936893 -0.723951 -0.955934 0.438076 -3.644678 0.962623 -0.356272 -2.302925 0.149324 1.228704 -0.721869 -2.040588 -1.875505 -2.555754
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.358412 1.242203 0.403283 -2.009121 -2.085130 -2.331011 3.266273 -1.005829 -0.235622 -0.817948 -1.128668 -2.951366 -0.291939 -1.567889 -0.068198 1.906293 0.360560 -0.468614 -1.174152 -0.992923
wb_dma_ch_sel/assign_139_req_p0 0.362376 1.351194 0.225889 -2.004446 -2.162850 -2.265526 3.146603 -1.098104 -0.251817 -0.895649 -1.237994 -2.840919 -0.233749 -1.638282 0.005875 1.886535 0.208306 -0.520038 -1.232763 -0.810601
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.203501 0.785245 0.978801 0.687453 0.245155 1.038293 -1.214321 1.155601 -0.335883 0.203885 0.089736 2.371794 -1.174670 -0.681562 -0.669358 -2.540869 1.277113 -0.141427 -0.519345 -0.416576
wb_dma_ch_sel/always_38/case_1 0.656782 1.797495 -3.122542 0.232342 -2.258052 -0.743693 -0.952362 -2.410705 -3.085652 1.345777 1.482214 0.548521 -1.514988 -4.230238 -1.383964 0.042102 3.877770 -3.120899 -2.876827 0.434377
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 1.416575 1.010266 -3.344781 -1.360586 2.024467 -1.767040 1.511063 1.718288 -1.767958 1.477478 0.921282 4.259760 0.863605 0.822954 -0.366261 1.001261 -0.721596 -4.954917 0.692227 2.516202
wb_dma/constraint_wb0_cyc_o 1.227166 0.797348 0.982397 0.739794 0.263750 1.066070 -1.248101 1.155438 -0.345381 0.233205 0.132598 2.377377 -1.146006 -0.680624 -0.666189 -2.655816 1.298856 -0.123477 -0.551703 -0.404962
wb_dma/input_wb0_addr_i 4.334590 7.706709 0.835416 -0.387918 -1.145057 0.040987 -2.962398 -1.065265 -3.262829 -1.158423 2.745816 0.857683 2.356316 -0.234590 -0.964563 -4.728252 0.057500 -2.328091 3.136253 1.434876
wb_dma_de/input_mast1_drdy 0.622928 2.773822 1.680083 -0.334879 0.112393 0.633008 0.295357 -0.252633 -1.397738 -0.631483 -1.115165 4.421511 -0.963316 -0.157031 -0.140450 -0.626294 0.443808 -0.771214 -0.097704 -1.192587
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.990859 0.153458 -0.632035 0.490629 0.237919 -0.461009 -1.697823 0.253083 -1.019815 2.093063 -1.077862 -1.192937 1.705982 -1.610650 0.703935 -2.403728 -0.241034 -0.424352 -1.479618 0.001294
wb_dma_wb_if/input_wb_ack_i 4.841972 3.885745 -2.697316 0.674958 -0.342920 0.084588 -2.755567 -0.229016 -2.544762 -1.189207 -1.474344 2.707838 1.021614 0.432573 1.387373 0.871066 -2.009540 -0.681805 -1.676345 4.658020
wb_dma_ch_sel/wire_pri_out -1.210480 -0.189395 0.810253 -0.263397 -0.502013 1.888071 0.243419 -0.692722 1.238468 -1.187131 -0.722952 3.218745 -2.160242 -1.938371 -0.359426 -0.422631 0.739173 1.642986 -0.083232 -0.626979
wb_dma_ch_rf/assign_3_ch_am0 1.651205 -0.606980 1.046364 -0.733744 0.230983 0.590126 -0.590129 2.472333 0.740426 1.675578 -0.570249 -0.363361 1.237628 -0.331071 -0.084403 2.091319 -0.707120 0.319545 1.616608 -1.521421
wb_dma_rf/input_ch_sel 2.929176 -0.343332 -2.767063 -1.539693 0.730895 1.659630 1.100924 -3.507526 3.241057 -0.123144 0.214122 1.255154 4.168133 -2.741688 2.483850 -2.650011 -4.068892 -0.015990 -0.970906 1.490965
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 3.901288 1.636004 2.887703 -1.803533 3.511284 -1.671300 2.305728 0.361404 -2.487287 2.205502 1.581664 2.498169 3.429466 0.851980 3.754615 -2.095299 -1.641152 0.293750 -0.208046 1.026587
wb_dma_de/always_23/block_1/case_1 3.177147 3.051447 -3.166128 -2.142036 1.697053 -1.561699 -0.674935 0.218994 1.424071 1.906244 0.032919 2.296844 1.651393 -0.545597 -1.852699 0.503608 -0.986651 -3.095883 0.341555 0.642425
wb_dma/wire_pause_req 5.258123 1.710811 -0.986365 -2.634778 1.370162 -0.337358 1.405555 -1.555057 1.966418 -0.141986 -0.324415 4.315787 1.370467 -2.944879 0.577836 -4.343137 -2.718141 -1.753577 -2.755506 -0.342569
wb_dma_wb_if/input_mast_go 1.210706 0.873972 0.970732 0.677506 0.236749 1.013445 -1.186561 1.162515 -0.428207 0.217110 0.114151 2.363062 -1.117499 -0.643867 -0.674682 -2.542240 1.287918 -0.182741 -0.473529 -0.348056
wb_dma_ch_rf/input_de_csr -0.512478 -1.630968 -2.448428 -0.409545 -0.407154 2.789792 -1.654903 -2.836397 1.907840 -1.868197 -0.953184 2.550018 0.604985 -1.444994 1.433524 3.007970 -3.563817 2.005895 1.169128 1.075447
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.322888 -0.316152 0.741333 -0.220806 -0.494837 1.888695 0.257818 -0.736731 1.335399 -1.191577 -0.798642 3.149947 -2.153322 -1.891619 -0.316202 -0.408473 0.628404 1.605111 -0.161347 -0.675491
wb_dma_de/input_mast0_din 0.644849 -1.874205 -1.522084 -1.745012 -1.273070 3.474418 -1.576200 -2.537013 3.148624 -2.391458 1.871103 1.313168 0.949592 -2.303092 1.180469 4.839680 -3.513294 3.924133 3.904925 1.045403
wb_dma_pri_enc_sub/always_3 -1.285806 -0.206766 0.832759 -0.229761 -0.531285 1.983410 0.255982 -0.717051 1.304266 -1.249696 -0.755329 3.378227 -2.272703 -1.996570 -0.361112 -0.471960 0.764497 1.652158 -0.163347 -0.739380
wb_dma_pri_enc_sub/always_1 -1.174545 -0.136838 0.797783 -0.240186 -0.506463 1.953235 0.173481 -0.682615 1.235589 -1.213841 -0.688540 3.430053 -2.218096 -1.999719 -0.343639 -0.558085 0.737689 1.665918 -0.081843 -0.634936
wb_dma_ch_sel/reg_adr0 0.165800 3.094361 2.019750 -2.840470 0.740913 -2.110268 5.234712 -1.871623 -2.163256 -2.127978 3.590230 1.615450 2.411861 1.762609 3.218829 -1.554678 -1.089159 1.031391 2.635736 3.807667
wb_dma_ch_sel/reg_adr1 -1.485248 1.630817 -2.002702 1.084464 -0.251452 -1.282216 0.024728 1.160542 0.721127 -1.404885 -1.080350 -0.971901 -1.031451 2.561024 -2.217522 -2.443174 0.913700 -0.555113 -0.646093 2.976983
wb_dma_ch_sel/assign_1_pri0 -2.812131 -0.137896 1.686094 -0.373097 -0.021296 -1.105514 2.282780 -0.748326 0.925577 -0.689569 -3.890564 -0.854341 -1.533126 1.360411 -0.988367 4.344734 -1.150666 -2.053187 -1.939327 -4.669358
wb_dma_ch_pri_enc/wire_pri26_out -1.092713 -0.095642 0.839558 -0.228584 -0.496982 1.912016 0.178698 -0.629317 1.157112 -1.152220 -0.656920 3.342353 -2.145676 -1.930413 -0.364913 -0.592966 0.771128 1.567303 -0.024691 -0.589640
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.125159 0.755212 1.962626 -2.149580 -0.287552 -2.087148 3.646661 -0.401553 -0.334698 -0.233767 0.374887 -1.321757 -0.142911 0.419556 0.050593 3.361373 -0.068273 -1.466768 0.197804 -2.484169
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.319796 1.816432 1.886197 -0.301567 -0.476112 0.137605 -0.152527 -0.428346 -0.407269 0.719035 -3.942431 1.433781 -0.897675 -2.320256 -0.453798 -0.184233 0.064573 -1.218000 -2.332542 -3.927691
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 3.476599 5.556669 4.197775 -4.305880 -4.563414 -0.537868 0.095367 1.141202 1.038892 -1.610888 3.103055 -6.165103 1.922091 -2.175663 -2.773061 5.598013 0.037706 0.383436 8.048952 -4.108447
wb_dma/wire_ptr_set -2.537532 -1.041315 -0.113062 -1.000458 -0.847162 0.941920 1.563982 -1.898627 1.717610 -1.468149 -0.788720 0.968890 -1.167742 -1.401160 0.276712 2.205175 -0.521873 1.864054 0.449990 -0.339305
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -1.303268 -0.267653 0.823887 -0.254081 -0.515272 1.942154 0.230481 -0.690046 1.329989 -1.244873 -0.781739 3.323568 -2.309581 -2.010286 -0.352860 -0.468033 0.757777 1.661449 -0.159814 -0.743618
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.206263 1.540197 0.204301 1.392372 -0.900418 1.979141 -3.019901 -0.682296 -0.953990 0.507938 -3.618382 0.975679 -0.363509 -2.355412 0.086309 1.096572 -0.631484 -2.056415 -1.954350 -2.563705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.155914 0.715692 2.012913 -2.161625 -0.310522 -2.094358 3.715414 -0.360860 -0.272238 -0.289607 0.441415 -1.365655 -0.172392 0.345738 0.041896 3.374977 -0.020439 -1.368165 0.239556 -2.513277
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.574433 1.868048 1.813287 -0.522790 -0.143556 -1.397966 1.436528 -0.049874 -0.630392 -0.173227 -2.292100 -0.724055 -0.423219 1.368374 -0.895041 2.852042 -0.441142 -2.530477 -0.811114 -3.500742
wb_dma_de/reg_ptr_set -2.520110 -1.360751 -3.358619 -0.406608 -1.795830 0.706416 0.950763 -5.028579 -1.267294 2.369481 1.907572 -0.601374 1.495887 -4.710967 1.321926 1.686535 2.379599 0.504381 -0.469817 0.826209
wb_dma/wire_dma_nd -2.837529 -0.174183 1.598982 -0.375653 0.031676 -1.097029 2.268619 -0.759763 0.889515 -0.683097 -3.826727 -0.801869 -1.503871 1.379391 -0.937068 4.252916 -1.166761 -1.981658 -1.951734 -4.565178
wb_dma_rf/assign_3_csr 2.215915 -0.250144 -1.653205 -0.295832 0.222905 -0.538722 -1.967697 0.304462 -0.602860 0.293610 1.280234 0.854203 -0.981695 -1.913321 -0.339251 -0.933693 0.086618 -0.890215 -1.234786 1.192178
wb_dma_rf/assign_4_dma_abort -0.806253 0.713507 2.735862 -2.292112 -0.750862 -0.180621 3.671774 -0.939600 0.842186 -1.369990 -0.173862 1.956130 -2.222796 -1.515864 -0.282087 2.480213 0.767055 0.187785 0.129270 -2.983818
wb_dma_ch_sel/assign_123_valid -0.264704 -0.124353 1.190709 -2.561084 -0.836289 -1.514817 3.290537 -1.886852 0.371165 0.347458 -1.404686 -1.576008 0.399885 -2.503407 1.030597 2.955621 -0.785568 0.056050 -0.769697 -2.729333
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.716765 1.836505 2.121634 0.343473 -0.308589 -0.435672 0.573839 0.584564 -0.450108 -0.939600 -1.026196 -0.989403 -0.252137 3.116854 -1.964937 4.014776 -1.021595 -4.664231 0.501469 -5.005726
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 2.082535 0.179428 -0.643590 0.484146 0.251733 -0.421498 -1.792009 0.296448 -1.053879 2.070105 -1.035195 -1.202593 1.729686 -1.610123 0.731629 -2.509261 -0.257672 -0.430818 -1.478369 0.062465
wb_dma_rf/wire_ch4_csr 1.724068 1.940658 -1.498131 0.504635 -0.425985 -0.474574 -0.913457 0.354080 -4.577444 0.258384 -1.162662 1.928866 2.685352 1.670959 2.239812 0.429387 -1.547282 -1.195803 1.041144 2.763276
wb_dma_ch_rf/always_1/stmt_1/expr_1 2.733810 -0.947182 -0.291649 -1.096406 0.065796 -1.075764 0.437181 0.060995 -0.611068 1.954028 1.703773 -2.035442 1.940677 -2.465126 1.521630 -1.900353 0.267799 0.726281 -0.341804 0.863932
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 2.495779 2.671116 3.140665 -2.523481 2.114805 -2.056825 3.316994 0.168409 -3.063990 1.160578 1.959110 1.916580 3.793060 1.788601 3.073244 -0.514304 -1.498671 0.341713 2.521951 0.912355
wb_dma_ch_pri_enc/wire_pri0_out -1.050696 -0.075282 0.811309 -0.226877 -0.478943 1.911805 0.141813 -0.636173 1.201823 -1.153609 -0.639964 3.307613 -2.148246 -1.984974 -0.361355 -0.650276 0.786309 1.591640 -0.058984 -0.596548
wb_dma_ch_rf/assign_10_ch_enable 1.630474 1.192698 -3.512703 -1.482385 2.091033 -1.618772 1.457319 1.615379 -1.511774 1.442775 1.020310 4.411529 1.163126 0.718301 -0.290142 0.947794 -1.003579 -5.073435 0.728636 2.605696
wb_dma_wb_slv/reg_slv_we 1.114342 6.721691 0.215064 1.498340 0.127192 1.519703 0.490065 -1.486765 -1.424482 -0.766781 -1.242674 1.826095 3.579884 4.718945 2.335360 -0.930110 0.322716 0.172255 0.785847 3.545523
wb_dma_de/input_txsz -2.635235 3.349819 -1.944143 1.982850 -0.760062 1.356784 -2.495481 -2.064058 -0.052588 0.268424 -4.391099 0.906764 -0.513207 -1.449764 -1.388951 -1.166395 0.426134 -2.743971 -2.599010 -0.548518
wb_dma_wb_if/wire_mast_dout 5.009200 3.108737 -2.098855 0.539171 -0.151804 0.181902 -2.839000 -1.359905 -2.526209 -1.176769 0.086748 2.543062 2.728749 1.227896 1.149791 0.340834 -3.188719 0.444479 -0.693550 3.628449
wb_dma_ch_rf/wire_ch_enable 1.507293 0.954700 -3.446919 -1.393882 2.042311 -1.634169 1.413094 1.534503 -1.541139 1.406692 1.127426 4.202557 0.923607 0.632778 -0.320027 0.835208 -0.850884 -4.979607 0.541097 2.594968
wb_dma_rf/wire_csr_we 3.512993 2.562960 2.589126 -3.031886 -0.100836 -0.478389 2.271636 -2.861703 1.651291 -0.539863 -1.856198 1.923714 0.743546 -3.073146 1.586557 -2.737117 -1.137082 2.544647 -1.763219 -2.330121
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 1.316677 0.894155 0.896283 0.729500 0.263777 1.022772 -1.306744 1.201993 -0.446558 0.257735 0.137657 2.367549 -1.046147 -0.607550 -0.627746 -2.683280 1.279858 -0.181710 -0.478758 -0.282749
wb_dma_ch_sel_checker/input_dma_busy -0.297669 0.932335 0.016775 -1.184910 -0.974808 0.596950 0.715446 -1.209535 0.185261 -0.992426 0.774311 1.149606 -0.094634 -1.389500 0.391477 0.720472 0.179384 1.380459 1.603707 0.847460
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.234349 0.821938 0.957472 0.707096 0.269666 1.074839 -1.228784 1.155589 -0.382522 0.234930 0.135526 2.358290 -1.099999 -0.656512 -0.676084 -2.599848 1.282732 -0.118821 -0.499379 -0.345062
wb_dma_ch_rf/assign_9_ch_txsz -2.947721 4.164695 -2.506321 3.020638 -1.496034 2.113949 -3.242948 -1.932322 -0.542546 0.452876 -4.621294 0.534946 -0.302025 -1.263335 -1.182738 -2.923617 1.541594 -1.415113 -3.736928 1.907129
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.299391 -0.494230 0.833814 -0.330811 -0.553262 0.838829 2.329924 -1.489552 0.232196 -2.587735 -1.090427 1.519925 -0.820544 0.061025 2.088509 0.376273 -1.115405 2.036145 -0.240906 1.481837
wb_dma_de/assign_65_done 0.005501 1.569248 0.207648 1.172313 -0.985609 1.921536 -2.712930 -0.818532 -0.852569 0.325030 -3.590416 0.879906 -0.379019 -2.339920 0.101623 1.320960 -0.635937 -1.911581 -1.805517 -2.539508
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -1.086226 1.638596 -1.681635 -1.039921 -2.063903 0.111135 2.210896 -3.904839 -0.884910 -0.871503 0.761298 2.829165 -1.181831 -1.480509 -1.233825 2.603854 2.047729 -1.023862 -0.462254 -1.002146
wb_dma_de/always_2/if_1/if_1 -0.365292 0.361978 0.957701 0.359805 1.822238 -0.989718 2.360230 0.911138 -4.627859 3.089412 0.694748 3.651027 3.548951 3.596384 1.639688 -0.238505 0.574485 -1.385900 1.132558 0.207830
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.373613 1.189814 0.282807 -2.086729 -2.105760 -2.240920 3.246809 -1.157128 -0.195646 -0.845757 -1.170039 -2.863854 -0.267827 -1.724454 0.014195 1.972912 0.249084 -0.458281 -1.187542 -0.956011
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.122316 -0.074802 0.778503 -0.262436 -0.515627 1.934632 0.184558 -0.683473 1.205086 -1.188555 -0.661418 3.319564 -2.114410 -1.964567 -0.300203 -0.566223 0.714939 1.631380 -0.052290 -0.573402
wb_dma_ch_rf/always_9/stmt_1/expr_1 -1.141355 0.400495 2.829766 -2.471860 -0.855310 -0.188426 4.000586 -1.069310 1.117825 -1.517816 -0.201788 1.708191 -2.395396 -1.620521 -0.361038 2.816743 0.731485 0.368153 0.168969 -3.211595
wb_dma_ch_sel/assign_112_valid -0.178528 -0.113580 1.153882 -2.486520 -0.742303 -1.580804 3.252423 -1.905831 0.210514 0.423348 -1.464345 -1.441094 0.520310 -2.398620 1.096628 2.758281 -0.846187 -0.075076 -0.895259 -2.633803
wb_dma_de/always_23/block_1/case_1/block_8 -2.693756 -0.359327 -2.259627 -0.910570 -2.585231 1.950575 1.299184 -4.345656 0.950640 -1.676161 2.205843 -0.709213 -0.343463 -3.539683 1.149882 3.427357 0.714604 1.029738 1.125975 1.913821
wb_dma_de/always_23/block_1/case_1/block_9 -2.603986 -0.381907 -2.261477 -0.872490 -2.462124 1.951191 1.311624 -4.272390 0.943791 -1.654791 2.338953 -0.688014 -0.223343 -3.375360 1.198979 3.324005 0.662731 1.028117 1.144417 1.976591
wb_dma_ch_rf/assign_28_this_ptr_set -0.301747 -1.488456 -0.804001 -1.906211 0.173828 1.033895 0.998943 -2.431948 2.488695 -1.640430 -1.153274 3.149930 0.039898 -1.295167 0.909307 1.443423 -2.878615 2.877913 0.767624 -0.142221
wb_dma_ch_rf/always_22 1.673210 -0.668531 1.045236 -0.762078 0.208438 0.664842 -0.665478 2.562796 0.765011 1.738147 -0.552525 -0.361957 1.245509 -0.369950 -0.106807 2.116152 -0.668798 0.374487 1.614909 -1.561165
wb_dma_de/always_23/block_1/case_1/block_1 2.373741 2.465717 -3.348264 -1.989279 1.270364 -1.852210 -2.435061 0.485063 -0.837280 1.893979 0.254573 2.922575 0.395167 -0.682753 -1.899163 3.923995 -0.751732 -2.446563 1.797648 0.682817
wb_dma_de/always_23/block_1/case_1/block_2 3.229823 2.661533 -2.140047 -0.678820 1.168203 -0.390452 0.339862 -1.311701 0.906899 -0.014159 0.431663 2.580586 1.241152 -1.058758 -0.178430 -4.558443 -1.166747 -3.392933 -2.983599 1.339244
wb_dma_de/always_23/block_1/case_1/block_3 -0.525555 3.765385 1.160262 0.607633 0.986006 0.108595 -2.696975 0.443113 -0.498162 1.363532 -1.470575 2.022468 0.757607 2.475568 -3.614094 2.481752 -0.317754 -2.811975 1.709797 -4.384040
wb_dma_de/always_23/block_1/case_1/block_4 -0.966372 2.764143 1.998028 0.381533 2.174484 0.790989 -2.828269 0.023052 -0.124461 2.261505 -1.411696 3.164958 1.451278 2.221920 -2.795793 2.992198 -1.251368 -2.539388 2.419424 -5.646517
wb_dma_ch_rf/always_27 0.750131 1.784978 -2.188239 -0.648317 -1.892672 -0.374129 0.653593 -3.471261 -1.936239 1.152322 -0.068032 1.681100 0.485215 -2.863065 -0.662480 0.429022 1.935136 -1.328316 -1.561810 -0.940035
wb_dma_de/always_23/block_1/case_1/block_7 -0.055756 -0.468361 -5.120503 -2.112786 -1.832900 0.757259 0.982896 -2.922482 0.287861 -1.714091 0.219915 0.439556 0.363220 -3.574496 3.194445 5.032139 -1.625516 0.844805 1.261024 5.423805
wb_dma/assign_4_dma_rest 2.235985 -0.400760 -0.712758 -1.020452 0.918568 0.111934 -0.448723 -0.637426 0.749047 -0.236461 -0.320602 2.184393 1.219520 -0.008044 0.625213 -0.584707 -2.398942 1.069349 0.372682 0.187041
wb_dma_ch_rf/always_23/if_1 -1.566865 1.685470 -2.033132 1.152044 -0.234143 -1.347654 0.061495 1.231963 0.771000 -1.434894 -1.085477 -1.006969 -1.060655 2.776672 -2.312693 -2.423173 0.891573 -0.681948 -0.617873 3.037713
wb_dma_ch_sel/reg_ndr_r -2.929707 -0.181952 1.560019 -0.320549 0.147343 -1.135920 2.282966 -0.769272 0.814373 -0.641358 -4.077194 -0.657032 -1.448186 1.524332 -0.864143 4.352302 -1.327857 -2.097796 -2.050307 -4.555236
wb_dma_de/assign_66_dma_done/expr_1 0.249867 0.291149 -1.444351 -1.075547 -0.690422 0.598587 0.561901 -4.310590 -1.222848 2.056269 -0.394804 2.992153 1.054765 -3.826293 0.476101 1.411237 0.636874 -0.843660 -1.347449 -2.554244
wb_dma_ch_sel/reg_req_r -0.213878 -0.601030 -2.794688 -1.731641 -1.496783 1.873212 0.748711 -4.544331 1.482305 -1.662161 2.006380 1.235666 0.982855 -3.228179 1.658848 2.422728 -1.476944 1.790581 1.407312 1.994511
wb_dma_ch_rf/reg_pointer_r 1.578581 0.584556 -2.139337 0.339064 0.856911 -0.174168 -3.065189 -0.060920 -3.409738 -0.663101 -1.764968 2.521015 2.013540 -0.212112 3.738297 -3.056148 -3.262677 0.236972 -0.521250 4.724903
wb_dma_ch_sel/assign_105_valid -0.237133 -0.100938 1.218012 -2.446251 -0.798366 -1.577925 3.161277 -1.796548 0.290742 0.450725 -1.506849 -1.575711 0.458528 -2.399524 0.989874 2.814209 -0.821982 -0.111130 -0.925910 -2.790179
wb_dma_ch_pri_enc/wire_pri5_out -1.147720 -0.114909 0.793905 -0.269356 -0.558040 1.918652 0.203877 -0.698375 1.183936 -1.191339 -0.648582 3.301946 -2.157393 -1.978233 -0.327856 -0.487491 0.742456 1.617299 -0.002266 -0.585816
wb_dma_ch_sel/always_39/case_1 -2.815416 -0.126948 1.746891 -0.378581 -0.043858 -1.139321 2.280991 -0.710850 0.949488 -0.646333 -3.865232 -0.996271 -1.504478 1.353768 -1.038872 4.323156 -1.156397 -2.063095 -1.905167 -4.708370
wb_dma_ch_sel/always_6 -2.708512 -0.515398 -2.215222 -0.954804 -2.518434 1.985568 1.377864 -4.328820 1.091855 -1.652531 2.227968 -0.662235 -0.423301 -3.608358 1.113676 3.241495 0.755994 1.195169 0.998229 1.826856
wb_dma_ch_sel/always_7 -2.637093 -1.212257 -1.958750 0.637698 -1.407870 2.801878 -1.448659 -2.226529 1.100766 -1.694166 -0.639583 0.401563 -0.521679 -1.493648 0.879280 3.768443 -1.308504 0.944158 0.882263 1.069912
wb_dma_ch_sel/always_4 -1.300245 2.355434 -1.650766 0.413643 -2.756674 -0.161185 0.888239 -3.070421 -2.738092 1.251456 0.108497 0.112372 -0.718350 -3.108988 -1.055355 0.804373 4.146948 -2.377176 -2.091678 -0.917087
wb_dma_ch_sel/always_5 0.183458 0.285969 -2.355376 -0.103651 -0.963298 -0.049377 -1.152019 -2.851889 -2.444735 2.473849 1.491958 1.677883 -0.952543 -4.873557 -0.436436 0.535947 2.968903 -2.434646 -2.441295 -0.892607
wb_dma_ch_sel/assign_126_ch_sel/expr_1 1.183261 3.841877 -0.047132 -0.738344 1.406422 -0.531725 2.429559 -1.932744 -0.677831 1.430368 0.100634 2.908037 4.193824 1.485982 -0.037943 -4.001437 -0.871682 -3.183649 -0.030199 -0.839378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 0.416232 2.120114 1.450533 -0.819009 -1.790662 -1.766506 2.857296 0.861654 -0.652264 -2.373768 1.818688 -2.798451 -0.769047 2.914579 -2.017030 3.758456 0.395717 -4.058935 1.127382 -2.375435
wb_dma_ch_sel/always_1 -0.571084 -0.751373 -2.849552 -1.826191 -1.566782 1.961654 0.914400 -4.725225 1.680852 -1.794241 1.853192 1.249426 0.865826 -3.255325 1.624221 2.821074 -1.558500 1.884706 1.456532 1.888672
wb_dma_ch_arb/always_2/block_1/case_1/cond -2.604498 -1.136282 -0.122016 -0.994691 -0.821391 0.980715 1.522767 -1.896316 1.775734 -1.484499 -0.890474 1.012064 -1.212399 -1.404145 0.277644 2.222016 -0.565708 1.932628 0.409594 -0.348189
wb_dma_ch_sel/always_8 -0.391589 -1.513347 -0.733383 -1.916003 0.133431 0.977703 1.112760 -2.442104 2.522207 -1.656930 -1.210826 2.953582 -0.024949 -1.257869 0.806569 1.574693 -2.817263 2.800005 0.695844 -0.317780
wb_dma_ch_sel/always_9 -2.450957 -0.949770 -0.182902 -0.977886 -0.841960 0.902828 1.477026 -1.917459 1.636006 -1.443628 -0.846388 0.999020 -1.103583 -1.367660 0.297322 2.183246 -0.580843 1.814510 0.461552 -0.265066
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -1.193965 -0.150284 0.723490 -0.209943 -0.486738 1.878229 0.210788 -0.712758 1.184389 -1.200939 -0.738011 3.318719 -2.107436 -1.862345 -0.298570 -0.505491 0.678495 1.574528 -0.100682 -0.602514
wb_dma_de/assign_67_dma_done_all -1.011268 0.806454 -0.654003 0.471396 -1.186294 0.868630 -1.547260 -1.993484 -0.539508 0.229222 -3.781386 -1.257649 0.681501 -1.804385 0.772911 3.704091 -1.916938 -1.834595 -1.460522 -2.287809
wb_dma_ch_rf/wire_ch_txsz -2.908929 4.202011 -2.474650 2.917276 -1.624712 2.110447 -3.114911 -2.065886 -0.495638 0.405914 -4.333833 0.412430 -0.284362 -1.436826 -1.228822 -2.724882 1.668685 -1.435142 -3.543806 1.815897
wb_dma_ch_sel/assign_99_valid -1.825882 3.686409 -0.948168 -1.549387 0.443543 -4.156001 4.087091 0.212008 -4.082555 1.724296 -1.097471 -0.675125 2.166654 2.161047 1.391799 2.368001 1.130715 -2.590743 1.298987 2.808060
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.448883 1.651979 -2.008629 1.139763 -0.253256 -1.314325 0.009015 1.229759 0.695017 -1.420197 -0.998096 -0.950307 -1.006281 2.701833 -2.214944 -2.455243 0.871163 -0.597344 -0.603337 3.098127
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.900343 4.557563 -1.241162 0.001088 1.585292 -0.094001 1.076800 0.565250 -0.760703 0.650727 -0.614509 1.735408 3.789621 3.397881 0.712738 1.697139 -1.735136 -4.245679 3.338894 1.580807
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 4.138004 3.492938 2.125617 -1.964685 -3.574340 -0.985145 0.816821 1.042742 -0.275707 -0.515451 2.439611 -3.535280 -1.220501 -4.563347 -1.695568 -2.426982 3.775284 0.224186 0.375237 -0.800968
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -4.166945 -0.204306 -0.436197 0.415847 0.506821 0.279986 2.148320 -0.912954 1.401047 -2.692425 -2.223620 1.825639 -1.002077 1.955420 0.830881 -1.330973 -1.311706 1.884435 -0.391019 2.980628
wb_dma/wire_ch2_txsz -2.799497 -1.405271 -1.908385 0.666977 -1.400268 2.825930 -1.407094 -2.249092 1.239422 -1.699437 -0.706089 0.332851 -0.667414 -1.558049 0.891632 3.799228 -1.255002 1.049861 0.773004 0.919430
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.737682 2.687285 1.898795 0.361493 2.156946 0.924785 -3.024485 -0.033489 -0.107405 2.421915 -1.288598 3.115966 1.519287 1.813989 -2.688871 2.694235 -1.138060 -2.475888 2.200533 -5.599939
wb_dma_de/always_23/block_1 3.148099 3.054713 -3.454516 -2.089975 1.795886 -1.439690 -0.712376 0.037882 1.471894 1.846817 -0.169290 2.745673 1.791019 -0.398276 -1.884944 0.521818 -1.340939 -3.268076 0.194999 0.761776
wb_dma_ch_rf/always_22/if_1 1.610511 -0.650816 1.045292 -0.743230 0.180961 0.646567 -0.602261 2.504740 0.768831 1.672599 -0.581321 -0.307974 1.243630 -0.338667 -0.102382 2.195903 -0.706944 0.344925 1.620780 -1.554797
wb_dma_de/wire_mast1_dout -0.019728 0.376883 -1.325103 1.706235 -1.420098 3.689049 -5.141079 -0.129650 0.702581 -0.968300 0.263993 -0.721066 0.508401 -0.455360 -0.492735 3.497176 -1.377032 0.401711 2.385515 0.584235
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.487090 1.277087 -0.532382 0.787101 0.255896 0.499097 -0.753810 0.192005 -1.357269 -0.375792 -0.844382 0.673523 1.716109 1.609042 2.003011 -1.004841 -0.920218 0.136559 -0.132419 2.546565
wb_dma_de/always_8/stmt_1 0.368185 1.742049 1.896106 -0.241204 -0.365981 0.126902 -0.257288 -0.376701 -0.422537 0.734361 -3.982544 1.459283 -0.922372 -2.214306 -0.455374 -0.252823 -0.011614 -1.235644 -2.381869 -3.945772
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.391405 1.162610 -0.496432 0.715857 0.240445 0.503051 -0.678721 0.196436 -1.324341 -0.397470 -0.822871 0.665013 1.717990 1.587312 2.045686 -0.963545 -0.919283 0.235476 -0.153412 2.541508
wb_dma_ch_rf/wire_ch_done_we 0.837873 0.548633 0.553792 -0.315670 -1.050193 1.186137 -0.624145 -0.980483 -0.586085 0.387515 -1.068999 0.151499 -0.156018 -3.153655 0.864534 1.797021 -0.211875 -1.111191 -0.942771 -1.947617
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.133127 0.723695 1.941622 -2.187601 -0.247734 -2.063469 3.708873 -0.402487 -0.324320 -0.268512 0.452857 -1.280109 -0.111289 0.421327 0.082076 3.365106 -0.050976 -1.380578 0.263512 -2.478808
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -4.089174 -0.101472 -0.421359 0.409894 0.511839 0.193489 2.142360 -0.861392 1.285630 -2.680546 -2.300006 1.717253 -0.987685 1.968460 0.871524 -1.320549 -1.298439 1.688748 -0.480544 2.847404
wb_dma_de/reg_ld_desc_sel 1.862393 0.808713 2.360244 -2.059122 4.892005 -3.743728 1.523247 0.208305 1.317699 4.062908 -3.739039 0.239742 1.997656 0.502851 0.128087 -0.431657 -2.871603 -1.604341 -3.450249 -4.558254
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.300580 1.177638 0.321370 -2.088415 -2.232037 -2.314832 3.327791 -1.135089 -0.127425 -0.904862 -1.127914 -3.123496 -0.370797 -1.719125 -0.077810 2.067771 0.337316 -0.482533 -1.206223 -0.977277
wb_dma_de/assign_83_wr_ack -0.043430 1.357696 0.173722 1.194048 -1.017911 1.958054 -2.791342 -0.916731 -0.775996 0.412420 -3.701886 0.704399 -0.383719 -2.456841 0.130363 1.518200 -0.723454 -1.852854 -1.930368 -2.638674
wb_dma/wire_dma_done_all -1.103218 0.665763 -0.613066 0.574557 -1.190027 0.967063 -1.694836 -1.919592 -0.439122 0.213268 -3.820765 -1.373239 0.593559 -1.819391 0.632934 3.804188 -1.847591 -1.812623 -1.501006 -2.455322
assert_wb_dma_rf/input_ch0_am1 0.598452 0.928154 -0.142808 1.239950 -0.247988 0.108862 -0.222955 -1.667132 -2.429619 -0.262586 -0.117430 1.659512 0.453418 1.192536 0.799709 -1.467276 0.492591 0.763704 -1.509661 0.935250
wb_dma_ch_arb/reg_state -2.673241 1.737001 -0.978298 -0.107832 -0.186226 0.078245 3.393697 -1.350643 -0.267068 -4.014876 1.346738 5.061890 -0.481647 5.061967 -1.628640 1.378360 -1.109813 -2.660249 1.568508 0.837585
wb_dma_ch_sel/input_ch0_csr 4.482119 1.577548 -0.674506 -0.271926 -1.309324 -0.358712 -3.665822 -1.514604 -4.565119 1.050698 1.287677 2.102442 2.116675 -1.109492 -0.317778 -0.019683 -0.978674 -1.177452 1.137540 -1.967255
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -2.611671 -0.339891 -2.213116 -0.852491 -2.457562 1.941124 1.203091 -4.202869 0.938136 -1.554466 2.143505 -0.784707 -0.267600 -3.369639 1.104118 3.285724 0.646115 0.953678 1.061167 1.793936
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.553502 3.761912 1.285050 0.602015 1.140008 0.004096 -2.826364 0.463482 -0.573974 1.589542 -1.386700 2.028412 0.853272 2.599623 -3.628738 2.356140 -0.243283 -2.676595 1.887379 -4.425375
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.407046 1.301951 0.337195 -2.033870 -2.115261 -2.305366 3.208875 -1.131732 -0.275872 -0.805488 -1.212200 -2.869266 -0.251652 -1.647534 0.022724 1.926038 0.229532 -0.570324 -1.259265 -0.905508
wb_dma_wb_mast 4.873398 3.965240 -3.199603 0.943618 -1.279004 -0.228415 -2.553070 0.202179 -2.371749 -2.260673 -0.978280 1.865257 0.637790 1.694470 0.068141 1.522450 -1.926721 -1.701322 -1.499690 4.310746
wb_dma_ch_sel/assign_124_valid -0.046123 -0.033355 1.259986 -2.558207 -0.848261 -1.599737 3.264141 -1.770116 0.308829 0.363451 -1.193796 -1.737796 0.464396 -2.464247 1.024792 2.717374 -0.705375 0.050402 -0.713514 -2.588601
wb_dma_de/always_18/stmt_1 0.612462 1.406572 -3.522838 -0.108811 -1.906361 -1.904763 0.474051 2.215641 -1.803218 -1.446843 -1.593634 -2.209021 -1.371951 0.093008 0.828512 2.617889 0.890770 -1.460925 -0.403019 5.495853
wb_dma_ch_rf/wire_ch_csr_dewe -0.682648 0.644627 -0.237609 -0.645466 -1.155583 2.911050 -2.465466 -2.401421 2.334578 -2.576014 -2.975465 1.629462 0.143141 -0.118816 -0.440497 6.809133 -4.486077 0.712089 1.981225 -2.832734
wb_dma_ch_pri_enc/input_pri2 -2.600144 -1.099150 -0.152467 -0.998311 -0.820340 0.988592 1.540310 -1.965776 1.782601 -1.509049 -0.890491 1.025724 -1.215440 -1.444451 0.308189 2.285996 -0.564761 1.901152 0.418786 -0.345210
wb_dma_ch_pri_enc/input_pri3 -2.603954 -1.083753 -0.115991 -1.017569 -0.827380 0.958396 1.560409 -1.966656 1.782577 -1.526953 -0.851164 0.973506 -1.229110 -1.409027 0.285422 2.327541 -0.560207 1.869348 0.420793 -0.365753
wb_dma_ch_pri_enc/input_pri0 -2.309305 -2.028574 -0.177210 0.198063 0.157859 0.318973 0.828699 -0.745056 1.534902 -0.521651 -1.634248 -0.193592 -1.036689 0.025631 -0.090600 1.550203 -0.732256 0.517918 -1.175940 -1.161385
wb_dma_ch_pri_enc/input_pri1 -1.194451 -0.152776 0.795178 -0.217941 -0.486285 1.894751 0.173655 -0.664547 1.244819 -1.171229 -0.741364 3.245625 -2.184274 -1.947145 -0.377776 -0.522012 0.721080 1.607961 -0.107233 -0.669534
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.679912 -1.071323 0.285209 -1.609398 -0.196166 -0.681879 2.202192 -0.279695 0.382658 -0.078622 2.647003 -0.820175 0.205309 -0.959135 0.795538 0.539288 0.502701 1.093325 1.051162 0.773887
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -0.963281 0.663506 2.705199 -2.291542 -0.739633 -0.233088 3.774048 -1.005134 0.825588 -1.385855 -0.345074 1.926972 -2.197689 -1.387941 -0.319787 2.779812 0.622494 0.039280 0.121021 -3.126128
wb_dma/wire_de_adr1_we 0.518714 1.464284 -0.716260 0.413297 -1.433212 -0.829723 0.166727 0.710531 -0.527943 -1.311090 0.212668 -1.538801 -0.837523 0.706890 -1.112701 -0.691618 1.185947 -0.585535 -0.412162 1.577915
wb_dma_ch_sel/assign_6_pri1 -1.138957 -0.158455 0.768046 -0.249195 -0.538128 1.858845 0.199101 -0.658795 1.226421 -1.167049 -0.644090 3.197515 -2.105930 -1.982109 -0.323825 -0.498114 0.749339 1.625586 -0.050564 -0.578656
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -2.308241 -2.011087 -0.156071 0.180317 0.112085 0.293210 0.817420 -0.741083 1.561425 -0.502495 -1.584114 -0.156485 -1.103036 0.007946 -0.102849 1.512086 -0.693651 0.527704 -1.134034 -1.183896
wb_dma_ch_sel/assign_129_req_p0/expr_1 -0.216751 1.306552 0.323344 1.474718 -1.114751 -1.245136 -0.433802 0.885675 -0.621365 -0.585260 -3.259461 -3.290729 -0.249752 2.224098 -2.124207 1.822922 -0.980935 -4.769250 -2.453378 -3.908950
wb_dma_rf/wire_csr 2.191106 -0.201879 -1.745378 -0.286879 0.221472 -0.568918 -1.937560 0.258432 -0.694854 0.200954 1.324468 0.853343 -0.933031 -1.791333 -0.312568 -0.681835 0.021147 -0.944911 -1.120261 1.327146
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.628056 -1.157050 0.339398 -1.689195 -0.279059 -0.686949 2.372025 -0.317260 0.453724 -0.159204 2.772460 -0.884138 0.133900 -1.040267 0.799648 0.616904 0.566004 1.180556 1.076548 0.774233
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -1.429818 0.360597 -1.349767 -0.184760 -2.274594 3.033123 0.046060 -3.108275 0.593942 -1.420259 2.433324 1.461310 -1.390739 -4.166726 0.527388 0.851388 1.940259 0.902612 0.639169 1.596953
wb_dma_ch_sel/always_37/if_1 0.842652 2.957325 0.424692 -1.012997 2.273038 -0.098803 2.327096 -2.394134 -0.509218 2.152274 0.576588 3.612471 4.590791 0.909270 0.778618 -3.721402 -1.317589 -2.733318 0.612100 -1.346134
wb_dma_de/always_6/if_1/cond -1.247748 2.197990 -0.880559 0.248151 -3.761096 1.546800 -1.800575 -3.347720 0.588451 -0.107593 -1.503794 -4.556185 -0.076208 -4.939590 -0.762885 2.595427 0.974903 -1.463571 -0.966523 -2.297931
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.473012 3.785342 0.998328 0.710000 1.145605 0.097698 -2.764686 0.477427 -0.609223 1.537523 -1.416420 2.264143 0.931886 2.624347 -3.636279 2.160475 -0.262363 -2.972499 1.671438 -4.199331
wb_dma_ch_rf/always_8/stmt_1 2.959769 3.196071 -1.077927 -0.274272 1.076280 -0.284511 1.162613 -1.466104 0.934504 1.383896 -1.591658 0.715729 3.737130 -0.901986 0.657467 -5.900096 -1.503653 -3.101379 -2.977322 0.132431
wb_dma_ch_sel/assign_108_valid 0.012399 0.021334 1.059428 -2.473482 -0.747942 -1.610687 3.133543 -1.825527 0.110028 0.474421 -1.378095 -1.484938 0.633986 -2.372562 1.127820 2.736584 -0.858909 -0.181464 -0.834650 -2.574275
wb_dma_ch_pri_enc/wire_pri9_out -1.301419 -0.254972 0.849344 -0.260889 -0.557591 1.970848 0.255846 -0.723150 1.328933 -1.217406 -0.761729 3.309343 -2.314696 -2.045031 -0.403775 -0.395398 0.803570 1.708193 -0.130504 -0.755260
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.262611 -0.371580 0.835751 -0.366092 -0.624628 0.830730 2.318161 -1.519822 0.177272 -2.623612 -1.089195 1.478148 -0.766018 0.020622 2.036422 0.404560 -1.112816 1.974858 -0.194543 1.512816
wb_dma_ch_sel/wire_pri2 -2.577217 -1.067872 -0.109349 -1.020183 -0.834300 0.895188 1.521086 -1.907965 1.778448 -1.472768 -0.858562 0.968132 -1.177424 -1.350050 0.277369 2.214418 -0.557265 1.841438 0.418385 -0.332343
wb_dma_ch_sel/wire_pri3 -2.523586 -1.066727 -0.095951 -1.013060 -0.852780 0.936115 1.479427 -1.870456 1.734200 -1.452893 -0.817118 0.956684 -1.170063 -1.386977 0.287884 2.219418 -0.501201 1.888831 0.448087 -0.355943
wb_dma_ch_sel/wire_pri0 -2.816452 -0.159484 1.611655 -0.384400 -0.006187 -1.095580 2.230283 -0.747256 0.912219 -0.693548 -3.868093 -0.876754 -1.509534 1.399567 -0.949827 4.249952 -1.206253 -1.979737 -1.911158 -4.537478
wb_dma_ch_sel/wire_pri1 -1.345805 -0.370861 0.749890 -0.236689 -0.542834 2.004160 0.209700 -0.714208 1.400786 -1.210832 -0.728193 3.194255 -2.299130 -2.057613 -0.385013 -0.395256 0.731554 1.726386 -0.117573 -0.681609
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -1.045273 0.934274 0.875989 -0.912223 -0.595410 -0.851378 1.116531 -1.650190 -0.041001 0.429112 -4.141925 -0.573586 0.181615 -1.425367 0.233794 2.388369 -1.346109 -1.058872 -1.845853 -3.433427
wb_dma_rf/input_ptr_set -2.510966 -1.053349 -0.115807 -1.002794 -0.793828 0.893137 1.519159 -1.863391 1.713768 -1.467289 -0.805717 0.929305 -1.157910 -1.338154 0.286668 2.202286 -0.552993 1.845813 0.469170 -0.347123
wb_dma_rf/always_2/if_1/if_1 5.120934 2.635330 0.890840 -2.996366 0.192165 -0.865218 0.355931 -2.405035 0.740501 -0.563193 -0.594203 2.970396 0.034770 -3.963556 1.330543 -3.206849 -1.168108 1.554316 -2.334871 -0.570935
wb_dma_de/assign_77_read_hold 1.276423 0.893794 0.909169 0.689092 0.282488 1.003161 -1.260498 1.139514 -0.442180 0.233015 0.150211 2.325183 -1.057914 -0.631107 -0.619162 -2.577832 1.267670 -0.181042 -0.471845 -0.329506
wb_dma_pri_enc_sub/input_valid 1.346219 0.982005 0.950183 0.734206 0.262336 1.053401 -1.304126 1.187729 -0.501771 0.245537 0.135905 2.441881 -1.061245 -0.632363 -0.683878 -2.696286 1.298353 -0.213689 -0.485283 -0.362050
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -1.193767 -0.152912 0.773836 -0.253613 -0.552891 1.939961 0.200534 -0.689548 1.240956 -1.209799 -0.717340 3.351210 -2.201058 -1.993670 -0.348969 -0.471664 0.732735 1.661591 -0.058351 -0.595419
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -2.989538 -0.218563 1.764298 0.610251 -0.024687 -0.143777 1.409771 -0.127621 1.007821 -1.475732 -2.556782 -0.916675 -1.265115 3.242129 -1.889228 5.207875 -1.791011 -4.060864 -0.663040 -5.739979
wb_dma_ch_rf/always_27/stmt_1 0.554120 1.573028 -2.160471 -0.617876 -1.978072 -0.279285 0.739690 -3.541517 -1.850091 1.078028 -0.145165 1.700290 0.268329 -2.963904 -0.672407 0.660431 1.963710 -1.282708 -1.666524 -1.059558
wb_dma_wb_slv/assign_2_pt_sel/expr_1 5.204604 3.583551 -1.492091 3.181289 1.882645 2.419422 -4.605025 2.228642 -2.769618 -2.543411 0.872887 3.113086 1.610485 2.893236 1.121045 -2.495322 -4.219001 -7.302072 0.131810 2.472033
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -2.640804 -0.473307 -2.267954 -0.969345 -2.488618 2.049352 1.317082 -4.334384 0.984809 -1.677226 2.303130 -0.576848 -0.317271 -3.576220 1.239928 3.293347 0.711143 1.166630 1.170387 2.050097
wb_dma_ch_sel/wire_valid 1.502205 1.275865 -3.598926 -1.374522 2.048215 -1.660195 1.254162 1.495042 -1.651499 1.248076 0.949886 4.419750 0.910462 0.799218 -0.359922 0.962698 -0.985568 -5.099336 0.583119 2.728437
wb_dma_ch_sel/assign_162_req_p1/expr_1 1.223319 0.864773 0.927088 0.714339 0.257295 1.035820 -1.212622 1.159279 -0.433707 0.209821 0.129902 2.390798 -1.107741 -0.655192 -0.636425 -2.644607 1.290722 -0.147229 -0.507597 -0.349922
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -2.324996 -2.073980 -0.107787 0.169152 0.140954 0.347077 0.808359 -0.736621 1.606526 -0.500100 -1.589327 -0.169470 -1.089977 -0.008218 -0.114975 1.516116 -0.694770 0.543163 -1.138006 -1.227504
wb_dma_de/wire_chunk_cnt_is_0_d 0.276446 1.799887 1.819478 -0.241532 -0.275174 0.129998 -0.158395 -0.427346 -0.505155 0.696638 -3.994553 1.667830 -0.838791 -2.043166 -0.374993 -0.189888 -0.094262 -1.259125 -2.290581 -3.720414
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -2.406135 -0.565621 0.902553 -0.327060 -0.600560 0.832996 2.333331 -1.447329 0.283080 -2.590106 -1.083736 1.452252 -0.897465 0.055652 1.994488 0.405338 -1.085353 2.046884 -0.273254 1.363768
wb_dma_ch_sel/assign_109_valid -0.197014 -0.073331 1.209099 -2.561188 -0.850143 -1.599764 3.314340 -1.885030 0.339770 0.381649 -1.376373 -1.612248 0.448635 -2.498407 1.047236 2.915366 -0.762867 0.004326 -0.798196 -2.694987
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -1.316734 -0.278370 0.783329 -0.281685 -0.521869 1.888966 0.292678 -0.711755 1.304572 -1.232566 -0.732366 3.219616 -2.238645 -1.955974 -0.324407 -0.327338 0.697242 1.647717 -0.097878 -0.689618
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 1.933863 4.625603 2.963189 -2.371526 -3.693737 -2.343450 3.727809 -1.092057 1.326081 -2.722297 1.927799 -6.364897 -1.254335 -1.115547 -1.385027 -0.472835 3.168297 0.692318 -0.145243 -0.980902
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.540384 2.290999 1.346438 -0.699025 -1.772702 -1.827961 2.684318 0.966855 -0.761703 -2.316293 1.661346 -2.843709 -0.701905 2.996576 -2.056981 3.671135 0.426193 -4.147464 1.029490 -2.257564
wb_dma_de/assign_75_mast1_dout -0.036234 0.343710 -1.290273 1.693315 -1.358489 3.637887 -5.073393 -0.159940 0.676453 -0.942074 0.236538 -0.672730 0.498669 -0.458137 -0.432660 3.386708 -1.381633 0.448669 2.313205 0.553177
wb_dma/constraint_csr 2.155775 0.182654 -0.667165 0.555767 0.258117 -0.394197 -1.893603 0.318797 -1.095334 2.139102 -1.012235 -1.175337 1.773087 -1.623080 0.731760 -2.605925 -0.282179 -0.418607 -1.483359 0.134886
wb_dma_ch_rf/always_5/if_1 0.372705 1.116422 -0.556033 0.818323 0.257907 0.519424 -0.758401 0.252267 -1.326885 -0.403927 -0.828540 0.662697 1.703102 1.682437 2.138465 -1.136804 -0.914002 0.326798 -0.140649 2.709280
wb_dma_ch_pri_enc/wire_pri21_out -1.307198 -0.258866 0.799787 -0.234501 -0.551257 1.922930 0.248692 -0.733817 1.358199 -1.195224 -0.743983 3.222815 -2.249188 -2.005242 -0.353662 -0.431279 0.710775 1.713059 -0.086295 -0.684636
wb_dma_ch_sel/assign_157_req_p0 0.453330 1.423599 0.299783 -2.027924 -2.089085 -2.274600 3.169319 -1.174292 -0.329395 -0.854272 -1.143739 -2.749917 -0.176757 -1.642276 0.064953 1.946546 0.180952 -0.532270 -1.146699 -0.811716
wb_dma_wb_mast/assign_1/expr_1 1.416301 2.591735 -0.663916 3.303847 -2.618725 4.401660 -6.307335 2.131988 -0.027583 -2.765943 1.816847 -0.203769 -1.191150 1.394231 -3.049142 1.475906 0.425873 -2.344514 2.656359 0.247692
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.165100 0.782386 2.002833 -2.178200 -0.285884 -2.123348 3.700059 -0.380523 -0.330522 -0.266340 0.417389 -1.351814 -0.152237 0.444207 0.021315 3.320069 -0.036225 -1.489924 0.212828 -2.554080
wb_dma_de/reg_mast1_adr -0.903119 -1.976346 -0.860925 -0.512229 1.624362 -0.459222 3.330360 -1.694240 0.205501 0.515167 4.539408 2.795818 0.412840 1.556162 -0.453602 0.938686 0.723816 -2.334157 -0.538589 -0.863496
wb_dma_ch_pri_enc/wire_pri17_out -1.121378 -0.045921 0.808950 -0.241594 -0.512829 1.907356 0.212374 -0.678825 1.176218 -1.202231 -0.717910 3.346807 -2.169581 -1.984956 -0.365427 -0.507651 0.739583 1.587032 -0.043315 -0.629287
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.379762 1.301005 0.229504 -1.941932 -2.022967 -2.322398 3.072980 -1.092191 -0.352866 -0.734870 -1.308297 -2.758236 -0.187282 -1.596805 -0.008459 1.839476 0.227391 -0.596969 -1.315804 -0.934836
wb_dma_ch_sel/input_ch2_csr 2.757024 1.391767 -1.668178 0.240212 -1.991092 -0.305805 -1.959388 0.221954 -5.893992 1.382006 -0.376236 0.410451 3.002659 0.091229 1.986143 2.178050 -0.219508 -1.068237 2.582352 1.249763
wb_dma_ch_rf/assign_13_ch_txsz_we -3.592006 2.623424 -2.583772 1.172077 -1.096016 0.344985 -1.223464 -3.096024 0.235843 0.109368 -4.364771 -1.407406 0.477129 -1.030575 -0.782977 1.386623 -0.658067 -2.560336 -2.050680 -0.414259
wb_dma_ch_sel/assign_130_req_p0 -0.211835 1.380492 0.418901 1.389012 -1.220474 -1.362570 -0.254789 0.900641 -0.694280 -0.581389 -3.161368 -3.586096 -0.245457 2.315836 -2.224941 2.107236 -0.891557 -5.006589 -2.377395 -4.067334
wb_dma_ch_arb/always_1/if_1/stmt_2 -2.535064 1.838835 -1.067155 0.014607 -0.260704 0.174714 3.131089 -1.339450 -0.107172 -4.061950 1.224814 4.680812 -0.487091 4.913454 -1.648487 1.315675 -1.209538 -2.776863 1.435286 0.870206
wb_dma_ch_sel/assign_106_valid -0.218755 -0.125154 1.107618 -2.410218 -0.730493 -1.492931 3.092369 -1.805911 0.270740 0.363303 -1.361393 -1.436235 0.497529 -2.302768 1.057347 2.676079 -0.831970 0.034008 -0.775237 -2.472468
wb_dma_ch_pri_enc/wire_pri28_out -1.210145 -0.185662 0.807700 -0.230686 -0.532773 1.942326 0.191291 -0.693766 1.255905 -1.174564 -0.701368 3.315563 -2.206943 -1.996065 -0.334966 -0.554003 0.760003 1.668879 -0.095955 -0.643484
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -2.433902 -2.174200 -0.133867 0.170800 0.122375 0.362268 0.884226 -0.776299 1.675356 -0.539711 -1.676203 -0.196379 -1.170749 -0.047892 -0.113318 1.601894 -0.728640 0.592729 -1.197465 -1.273389
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -0.979740 0.553315 2.710738 -2.333853 -0.770145 -0.133142 3.758866 -1.057552 0.947812 -1.434462 -0.297986 2.021968 -2.332845 -1.547315 -0.279110 2.681979 0.677582 0.206256 0.077226 -3.060788
wb_dma_ch_rf/always_11/if_1/if_1 -1.518727 0.636143 2.470946 0.445403 0.377556 -0.002157 0.877680 0.439687 0.458563 -0.451781 -3.735076 1.669549 -2.530754 0.800978 -1.500668 1.488490 -0.007397 -2.103521 -2.443106 -4.723180
wb_dma_wb_if/wire_slv_adr 4.448226 7.905478 0.925085 -0.362956 -1.052455 -0.088139 -2.973739 -1.104295 -3.328763 -0.993704 2.525239 0.989112 2.429314 -0.302384 -0.999555 -5.217710 0.189327 -2.280216 2.772553 1.371909
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 1.647606 -0.652861 1.023513 -0.698415 0.200547 0.669946 -0.645401 2.540452 0.769584 1.713289 -0.621380 -0.303660 1.250076 -0.353480 -0.087538 2.154542 -0.705284 0.328001 1.577969 -1.509815
wb_dma_ch_sel/input_ch1_csr 2.608693 1.488167 -1.773350 0.370412 -2.028026 -0.149516 -2.027076 -0.063909 -5.810394 1.152503 -0.618113 0.711661 2.819622 -0.063878 2.050610 1.742557 -0.286039 -1.017797 2.302727 1.374971
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 1.275493 0.847804 0.952920 0.731692 0.255428 1.043849 -1.293916 1.182685 -0.411097 0.245612 0.148310 2.424037 -1.154811 -0.683032 -0.644331 -2.663695 1.317804 -0.138774 -0.529250 -0.368495
wb_dma/wire_pt1_sel_i -0.357781 0.175748 -0.899044 2.418974 -1.553723 4.325173 -5.518925 0.468389 0.937811 -1.694307 1.581880 -1.214141 0.534265 1.315695 -1.510403 4.716385 -1.790476 -1.653738 3.587971 -1.044371
wb_dma_ch_sel/always_47/case_1/stmt_1 -2.096909 -1.226643 -0.497024 0.079354 0.391765 -0.839676 1.412602 -1.178538 -1.221778 2.150274 0.544903 1.326136 -0.022126 0.220824 -0.619897 0.878691 2.109417 -0.218512 -0.347121 -1.434530
wb_dma/wire_pt1_sel_o 3.449539 2.477498 -1.238156 1.485415 0.294272 0.867054 -1.598495 0.921261 -4.177716 -1.438394 -1.127551 4.351108 0.316924 0.526660 1.793912 -2.987576 -1.616992 -3.131167 -2.292825 2.912075
wb_dma_ch_sel/assign_127_req_p0/expr_1 -2.918468 -0.212651 1.644125 -0.379555 0.037687 -1.074173 2.311145 -0.770806 0.986764 -0.732526 -3.956882 -0.758271 -1.537446 1.387458 -0.986600 4.348728 -1.196882 -1.952944 -1.958333 -4.644130
wb_dma_ch_pri_enc/inst_u16 -1.166809 -0.122538 0.783674 -0.205449 -0.519752 1.955060 0.161347 -0.667637 1.225937 -1.231045 -0.730904 3.428955 -2.201285 -1.962161 -0.352573 -0.544939 0.712466 1.631804 -0.106453 -0.622778
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.516339 1.472482 -0.747682 0.385316 -1.412084 -0.812011 0.147236 0.711931 -0.571041 -1.226797 0.213114 -1.494067 -0.752061 0.711991 -1.097663 -0.658279 1.147130 -0.590917 -0.404046 1.513718
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.453821 1.581833 -1.989619 1.075842 -0.254860 -1.317230 0.055506 1.181438 0.682774 -1.371660 -0.993698 -1.020566 -0.993288 2.599339 -2.157676 -2.283099 0.863024 -0.592198 -0.614524 2.945828
wb_dma_ch_sel/always_48/case_1 -2.716311 1.739995 -1.101521 -0.047537 -0.002373 0.058539 3.384356 -1.489125 -0.299392 -3.905202 1.152071 5.133535 -0.353565 5.100343 -1.463316 1.413983 -1.287044 -2.841316 1.247287 0.850098
wb_dma_ch_sel/input_ch7_csr 2.025754 2.190858 -1.590190 0.372906 -0.356993 -0.786752 -1.017510 0.320145 -4.854278 0.377366 -1.294215 1.956892 2.876297 1.656507 2.281441 0.367583 -1.693031 -1.472553 1.034097 2.761227
assert_wb_dma_rf/input_ch0_txsz -0.541017 1.861218 -1.045542 1.300721 -1.163893 0.915246 -1.142316 -0.717549 -0.868421 0.144892 -0.972517 -0.103331 0.372697 -0.152366 0.070733 -1.564537 1.203682 0.809986 -1.495517 2.370256
assert_wb_dma_rf 0.393438 2.824024 -1.159372 2.203430 -1.154193 0.964494 -1.205690 -2.021416 -3.022456 -0.253266 -1.100218 1.538859 1.033343 1.242142 0.881826 -2.703160 1.025817 1.124244 -2.675808 3.147576
wb_dma_ch_rf/reg_ch_am0_r 1.709256 -0.640505 1.057540 -0.771550 0.210886 0.619010 -0.622823 2.544464 0.737312 1.704942 -0.470671 -0.342209 1.245275 -0.354344 -0.078496 2.083622 -0.661934 0.391540 1.627417 -1.482552
wb_dma_ch_rf/always_4/if_1 1.525254 0.567585 -2.270130 0.340823 0.869529 -0.225493 -3.171111 0.020783 -3.542474 -0.689089 -1.878828 2.420043 2.030807 -0.119494 3.808624 -2.937894 -3.370622 0.202501 -0.454276 4.944343
wb_dma_de/always_4/if_1/if_1/stmt_1 -1.015909 0.983537 0.891027 -0.906681 -0.605821 -0.884371 1.074083 -1.600801 -0.047844 0.396350 -4.140696 -0.666571 0.189461 -1.416705 0.210462 2.409001 -1.358899 -1.083104 -1.824067 -3.499027
wb_dma_de/always_14/stmt_1/expr_1 -0.990390 0.522881 2.684394 -2.264828 -0.841629 -0.105193 3.703797 -0.990811 0.969459 -1.455784 -0.269073 1.792619 -2.324871 -1.596250 -0.360914 2.663422 0.740263 0.240712 0.093610 -3.112262
wb_dma_de/wire_use_ed 1.201544 2.849022 4.556493 -3.982849 0.583195 -0.827673 -0.267928 -1.106178 0.898581 0.380815 -3.240405 1.393850 1.666185 0.348325 -0.991994 6.826458 -4.009715 2.233837 5.087987 -7.187123
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 3.097159 2.642493 -2.128059 -0.690235 0.961199 -0.271245 0.322989 -1.246409 0.894251 -0.126668 0.519965 2.472136 1.166008 -1.100266 -0.225267 -4.210773 -1.110109 -3.390644 -2.721733 1.400265
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.166862 -0.098791 0.822933 -0.239249 -0.556887 1.964636 0.175502 -0.692895 1.218336 -1.176139 -0.720247 3.379607 -2.244063 -1.996568 -0.363653 -0.531516 0.778277 1.592252 -0.104841 -0.705230
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.124428 0.814743 1.955103 -2.122948 -0.257175 -2.067807 3.611349 -0.411717 -0.355049 -0.273066 0.281772 -1.217883 -0.157137 0.492132 0.065205 3.384742 -0.101446 -1.485114 0.210239 -2.501091
wb_dma_ch_sel/always_7/stmt_1/expr_1 -2.775540 -1.310109 -1.880444 0.644857 -1.374644 2.792887 -1.348071 -2.253661 1.227933 -1.709535 -0.706763 0.353466 -0.630523 -1.512316 0.871807 3.789277 -1.267839 0.971728 0.768761 0.931283
wb_dma_ch_sel/input_nd_i -2.904089 -0.169045 1.598794 -0.343820 0.030495 -1.070334 2.311083 -0.836765 0.868731 -0.700236 -3.977767 -0.707173 -1.520259 1.404633 -0.937603 4.364009 -1.253116 -2.016158 -1.975199 -4.621125
assert_wb_dma_ch_sel/input_req_i -2.337567 -2.102355 -0.148477 0.138452 0.148866 0.354453 0.844975 -0.753576 1.577052 -0.551361 -1.603645 -0.140075 -1.141757 -0.036002 -0.115884 1.562703 -0.702856 0.567704 -1.133491 -1.197058
wb_dma_ch_rf/reg_ch_rl 2.784670 -0.933316 -0.421441 -1.101387 -0.001162 -1.034901 0.370655 -0.036791 -0.615976 1.959558 1.694635 -1.921683 1.942308 -2.619095 1.582873 -1.927348 0.227425 0.743686 -0.418308 0.939810
wb_dma_de/reg_paused 2.174763 -0.173334 -1.690147 -0.284479 0.191842 -0.537291 -1.990908 0.229331 -0.715012 0.282355 1.249193 0.825872 -0.895553 -1.866560 -0.309145 -0.801927 0.085181 -0.944191 -1.155413 1.270486
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.142798 1.555928 0.187093 1.338637 -0.959423 2.075715 -2.977015 -0.797330 -0.933992 0.411670 -3.665419 0.947160 -0.410550 -2.472292 0.113412 1.293151 -0.681490 -2.044419 -1.923512 -2.595365
wb_dma_wb_if/wire_mast_drdy -0.918397 0.040097 -1.710248 -0.953683 -1.747509 0.598339 0.973926 0.525983 -0.777421 -1.730091 -1.488004 0.241577 -2.412225 -2.191119 2.076607 6.565282 -0.004231 -1.184334 0.433686 2.507672
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -1.682745 -3.228859 0.169966 -1.557362 -0.126424 -0.372146 3.175731 -1.058004 2.035622 -0.683064 1.169365 -0.977614 -0.943942 -1.044814 0.754838 2.171261 -0.202021 1.744585 -0.061884 -0.406139
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -2.662933 -1.171979 -1.858268 0.540793 -1.366032 2.710206 -1.229123 -2.289091 1.175070 -1.684801 -0.626518 0.450922 -0.569660 -1.537190 0.890231 3.665861 -1.206342 1.006368 0.814812 0.977891
wb_dma_ch_sel/assign_100_valid/expr_1 -1.737628 3.725809 -0.811331 -1.518728 0.407484 -4.060649 3.853492 0.350399 -3.840404 1.836368 -1.169687 -0.831090 2.104325 2.145216 1.021273 2.483838 1.152311 -2.790351 1.250287 2.236748
wb_dma_wb_if/inst_u1 2.876599 3.929638 -1.784918 0.712972 0.792960 0.111238 -1.740399 0.389322 -3.479238 -1.492603 -0.484102 2.987554 1.479434 1.823116 1.963596 -2.285783 -2.007395 -2.857748 -0.289464 4.244640
wb_dma_wb_if/inst_u0 4.888660 4.015031 -3.309437 1.037988 -1.354480 -0.212191 -2.739900 0.352457 -2.424779 -2.242455 -1.020437 1.687695 0.612536 1.791842 -0.006715 1.727688 -1.931175 -1.917738 -1.464348 4.358230
wb_dma_ch_sel 3.543966 2.506190 -2.623925 -0.635549 0.472144 -0.869776 0.092092 0.226407 -2.294616 0.484174 -0.589794 2.707380 2.988116 0.555739 1.445174 -1.940715 -2.118653 -3.335658 -0.641714 2.732405
wb_dma_rf/input_de_csr_we -0.395954 0.771212 -0.305491 -0.588218 -1.149273 2.920924 -2.668962 -2.288082 2.242312 -2.602400 -2.740465 1.610631 0.244047 -0.087087 -0.382024 6.660450 -4.509839 0.634859 2.102247 -2.620952
wb_dma_rf/wire_ch0_adr0 1.755357 2.087903 2.892158 -3.053267 0.276798 -2.026279 2.073937 0.353255 -2.760902 2.504966 1.845742 -0.903946 3.311660 -0.131372 1.439948 2.200817 0.302878 1.183885 5.011517 -1.333490
wb_dma_rf/wire_ch0_adr1 0.152520 3.464802 -1.655251 1.466889 -2.474930 0.119067 -0.802659 -0.145919 -1.561845 -1.012133 -0.898256 -1.221534 -0.201169 0.492200 -0.883135 -1.903300 2.049969 0.009589 -1.852959 3.550231
wb_dma_de/always_9/stmt_1/expr_1 1.179318 1.777538 -0.581560 1.421070 -0.523966 0.069172 -2.985324 -0.202416 -2.058198 1.543487 -3.124883 -2.318458 1.706987 -0.484664 0.372090 1.993560 -1.450171 -3.645755 -1.811834 -2.139917
wb_dma_ch_sel/always_42/case_1/cond 2.846311 -1.018904 -1.024119 -0.780988 0.535682 1.811467 -1.490771 -1.831976 -0.024002 0.245607 -0.951308 3.697364 1.380987 -2.841520 2.325093 -0.050747 -2.926823 0.918544 -0.751992 -0.155629
wb_dma_wb_slv/input_wb_cyc_i 3.872710 3.657840 -0.342452 1.741388 -1.593422 0.981267 -2.190467 0.908394 -1.765510 -3.995525 1.746894 -3.437397 0.679122 1.747746 0.649558 0.704330 -2.268391 -4.621699 0.598970 1.859260
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -2.398443 -0.565237 0.827576 -0.231979 -0.525923 0.855659 2.285114 -1.447064 0.232924 -2.582716 -1.153192 1.519583 -0.820574 0.160684 2.040697 0.354187 -1.131999 1.968867 -0.290943 1.486801
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -2.189664 -1.237320 -1.989207 -1.222264 1.228128 0.511978 0.904383 -1.926653 3.641501 -1.804356 -2.271628 3.513259 -0.159928 0.642167 -0.234580 -0.165235 -3.098884 2.779176 0.614554 1.299403
wb_dma_de/reg_tsz_cnt -2.433639 3.397689 -1.622676 1.867557 -0.915366 1.443971 -2.404356 -1.966670 -0.065485 0.268619 -4.092204 0.873730 -0.655762 -1.727908 -1.440747 -1.193188 0.673341 -2.655166 -2.515464 -0.730031
wb_dma_ch_sel/reg_ndr -2.847677 -0.097248 1.549786 -0.360806 0.100381 -1.075585 2.225692 -0.793639 0.815860 -0.658222 -3.957031 -0.628309 -1.437323 1.446947 -0.905502 4.273342 -1.288353 -2.051637 -1.984386 -4.526284
wb_dma_de/assign_83_wr_ack/expr_1 0.016275 1.596878 0.080060 1.175505 -0.990490 1.907171 -2.716137 -0.909804 -0.872335 0.341383 -3.605442 0.896966 -0.322724 -2.328638 0.144449 1.374625 -0.731068 -1.944049 -1.798527 -2.449119
wb_dma_de/reg_de_txsz_we -0.458430 -0.589730 -0.120326 1.318092 -1.849645 0.997919 -2.846034 -0.463845 1.080670 0.767170 -2.625859 -5.425698 -0.058142 -2.538232 -0.748536 2.768119 -0.621850 -1.812714 -1.919991 -3.580715
wb_dma_ch_rf/reg_pointer_sr 0.453516 1.070196 -0.630177 0.823341 0.240367 0.532263 -0.839188 0.217737 -1.344862 -0.384982 -0.790116 0.711913 1.648602 1.495427 2.079240 -1.060995 -0.904892 0.331481 -0.165325 2.647076
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -2.298416 -2.003722 -0.165954 0.164783 0.114267 0.345968 0.804857 -0.710552 1.560944 -0.496882 -1.576971 -0.141349 -1.063709 0.021726 -0.090017 1.543384 -0.698557 0.508070 -1.132043 -1.166816
wb_dma_rf/input_de_adr1_we 0.535471 1.479584 -0.802253 0.422843 -1.365878 -0.757458 0.088782 0.676084 -0.564322 -1.259668 0.184231 -1.392193 -0.778440 0.695965 -1.070561 -0.725452 1.098638 -0.559274 -0.416018 1.587045
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -1.072771 2.587726 1.829475 0.332476 2.110761 0.808979 -2.772168 -0.005645 -0.150160 2.453475 -1.411388 3.202362 1.484800 1.997531 -2.815618 2.828793 -1.079981 -2.404459 2.372363 -5.568921
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.229669 -0.216799 0.760867 -0.222552 -0.483717 1.884678 0.201436 -0.675637 1.290683 -1.161931 -0.728893 3.174609 -2.181488 -1.919930 -0.356882 -0.488226 0.727802 1.592167 -0.122492 -0.692293
wb_dma_ch_sel/always_43/case_1/cond -2.658076 3.221530 -1.707236 1.767346 -0.921695 1.378651 -2.193371 -2.144918 0.158410 0.205209 -4.266582 0.812147 -0.738286 -1.816307 -1.431841 -0.993825 0.565853 -2.529771 -2.571898 -0.871491
wb_dma_ch_rf/reg_ch_adr0_r 2.607220 2.691774 3.178952 -2.522886 2.300545 -2.067638 3.202998 0.314816 -3.102974 1.369772 2.127965 1.974017 3.972562 1.829991 3.124398 -0.694970 -1.504517 0.428614 2.722849 0.959744
wb_dma_ch_pri_enc/input_valid 1.289104 0.906532 0.934591 0.716688 0.280605 1.054698 -1.302112 1.188848 -0.439637 0.225842 0.148288 2.422619 -1.088117 -0.637834 -0.661717 -2.670510 1.250712 -0.166102 -0.491925 -0.292378
wb_dma_ch_pri_enc/reg_pri_out1 -1.253918 -0.238346 0.735691 -0.249829 -0.526981 1.932366 0.191123 -0.711247 1.263275 -1.197238 -0.747780 3.285470 -2.201096 -1.992737 -0.320826 -0.425601 0.716204 1.643619 -0.109989 -0.624705
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 0.085654 -0.143252 -2.947599 -0.438096 -0.567350 -1.097899 0.214591 1.691455 -1.261546 -0.217003 -1.740255 -0.918233 -0.716442 -0.678052 1.915361 3.241360 -0.148736 -0.827767 -0.071055 4.283045
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.760830 -1.084336 0.294242 -1.685415 -0.209621 -0.686705 2.303425 -0.303105 0.376779 -0.100650 2.818398 -0.809867 0.276754 -1.002631 0.868308 0.518326 0.513277 1.125833 1.120354 0.914083
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 2.297476 -0.396807 -0.666071 -1.044381 0.914826 0.065075 -0.410979 -0.596302 0.738262 -0.219568 -0.326682 2.126648 1.218613 0.057439 0.576425 -0.637959 -2.356836 1.071694 0.355152 0.119564
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -2.736571 0.878477 0.423836 1.096745 0.836974 1.182763 0.896199 0.245702 0.814903 -2.429573 -2.113350 4.064032 -1.907674 1.433357 0.283564 -3.926013 -0.134574 1.492676 -0.871795 2.747533
wb_dma_ch_sel/input_req_i -0.348015 -0.660246 -2.832643 -1.897718 -1.504856 1.872998 0.868146 -4.651802 1.638389 -1.780384 1.903336 1.293449 0.941144 -3.274125 1.659035 2.740412 -1.625048 1.922685 1.525989 2.009716
wb_dma_rf/assign_4_dma_abort/expr_1 -0.920557 0.746951 2.634465 -2.207788 -0.700391 -0.123721 3.601652 -0.937206 0.811592 -1.390477 -0.352785 2.021690 -2.175685 -1.377424 -0.306178 2.580189 0.609870 0.097337 0.106239 -2.957011
wb_dma_rf/always_1/case_1/stmt_8 1.803848 2.471252 3.000473 -1.193308 2.328042 -2.413736 -0.616137 -1.227083 -1.835442 2.467197 -0.889624 0.141461 0.746280 -0.486667 0.343929 -0.897715 -0.044699 0.220808 -0.320188 -3.339187
wb_dma_ch_rf/wire_ptr_inv -4.203279 -1.808800 -1.452166 0.955275 1.317478 -0.223152 0.608036 -0.152866 2.747272 -0.657103 -2.765993 0.252381 -1.248222 1.967614 -1.227151 -0.342637 -0.932813 0.433475 -1.402901 0.388087
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.842768 2.586160 1.946576 -0.980296 -1.564199 1.280759 -0.150167 0.226852 0.346289 -0.940201 0.552587 1.774675 -1.817705 -2.543700 -1.240521 -0.494730 1.973642 0.613231 1.362702 -1.270438
wb_dma_ch_sel/assign_138_req_p0 0.536354 1.285218 0.182619 -1.905199 -1.992752 -2.253566 2.933598 -1.033880 -0.331299 -0.745411 -1.237936 -2.725232 -0.129016 -1.577763 0.104376 1.672027 0.184340 -0.534014 -1.239019 -0.719858
wb_dma_rf/always_1/case_1/stmt_1 2.221729 -0.179601 -1.721460 -0.280906 0.194693 -0.573738 -1.976113 0.304147 -0.723218 0.286041 1.317912 0.731591 -0.881768 -1.819199 -0.317610 -0.750137 0.092088 -0.904741 -1.053934 1.325483
wb_dma_rf/always_1/case_1/stmt_6 3.668839 3.879838 1.220483 0.839968 2.732887 -1.039596 -0.416704 0.835528 1.252428 -0.808127 1.170708 -1.185458 1.399072 2.695809 -0.037267 -4.782500 -1.207171 -3.948300 0.205627 -0.045547
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.553265 2.176594 1.398322 -0.857959 -1.813824 -1.914794 2.906915 0.895445 -0.749234 -2.308701 1.852630 -2.945132 -0.742049 2.823650 -1.960266 3.593922 0.542981 -3.965639 1.069443 -2.176331
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -2.395599 -2.111923 -0.184600 0.167942 0.139771 0.362331 0.865581 -0.753369 1.624153 -0.559224 -1.628568 -0.148486 -1.099067 0.007795 -0.089517 1.567715 -0.764423 0.554957 -1.164038 -1.196370
wb_dma_ch_sel/always_43/case_1 -2.539488 3.380547 -1.859418 1.872329 -0.923677 1.390372 -2.452627 -2.040460 -0.028647 0.277860 -4.199346 0.735460 -0.627978 -1.686479 -1.467361 -1.109909 0.631889 -2.725050 -2.536117 -0.655462
wb_dma_ch_sel/assign_9_pri2 -2.549810 -1.122825 -0.149961 -0.947669 -0.772179 0.930967 1.484790 -1.838683 1.774564 -1.446934 -0.943776 0.883923 -1.176903 -1.330498 0.262130 2.213661 -0.541146 1.796283 0.366118 -0.424615
wb_dma_pri_enc_sub/always_1/case_1 -1.322711 -0.215141 0.795220 -0.237004 -0.517507 1.935112 0.272859 -0.763013 1.315111 -1.213029 -0.776572 3.295857 -2.225660 -1.974208 -0.321181 -0.393886 0.683759 1.650651 -0.143420 -0.720944
wb_dma_rf/always_2/if_1 4.970528 2.373553 0.833797 -3.062472 0.123934 -0.881802 0.385573 -2.324883 0.999107 -0.615725 -0.458157 2.552142 -0.098178 -4.009504 1.186999 -2.856699 -1.196076 1.570700 -2.210803 -0.684074
wb_dma/wire_dma_abort -1.019292 0.539814 2.774241 -2.297508 -0.749501 -0.078969 3.748352 -1.000761 0.981244 -1.400964 -0.293639 2.045109 -2.362428 -1.596200 -0.342167 2.544119 0.710782 0.228033 0.022217 -3.125895
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -2.676417 -0.429317 -2.270357 -0.888014 -2.498785 2.028295 1.247714 -4.262170 0.982237 -1.710029 2.204344 -0.618148 -0.314240 -3.509223 1.151201 3.410382 0.642205 1.091645 1.174310 1.951285
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.315870 -0.433759 0.801546 -0.344989 -0.611199 0.832926 2.305051 -1.518725 0.239331 -2.557584 -1.107575 1.514168 -0.811663 0.004524 2.013361 0.424942 -1.123588 1.966567 -0.255500 1.426844
wb_dma_wb_if/input_wb_stb_i 1.205941 1.821387 1.937457 -2.128565 -3.194980 -2.238498 3.185736 0.697120 0.864530 -1.836580 2.532585 -5.806591 -1.696489 -0.970348 -2.168867 2.040823 2.589734 -0.688877 0.900805 -1.490477
wb_dma_rf/input_de_txsz -0.876225 -0.215946 -0.750098 1.675883 -0.261002 0.372079 -2.361229 -0.791457 -0.622307 1.129191 -4.494956 -2.471133 0.764797 -0.406599 0.332790 3.181844 -2.066815 -3.121148 -2.897415 -3.073453
wb_dma_ch_pri_enc/wire_pri3_out -1.204781 -0.213784 0.762466 -0.218307 -0.503398 1.973399 0.138302 -0.705002 1.277394 -1.207241 -0.721553 3.312012 -2.198733 -2.021882 -0.321272 -0.528686 0.707156 1.648893 -0.131289 -0.598739
wb_dma_ch_sel/wire_gnt_p1 1.152953 0.781548 0.923847 0.676268 0.236976 1.034247 -1.200212 1.123222 -0.337182 0.218745 0.113350 2.323416 -1.125493 -0.684022 -0.620319 -2.517039 1.254064 -0.106768 -0.534205 -0.380960
wb_dma_ch_sel/wire_gnt_p0 -3.528721 1.140880 -2.030325 -0.453176 -0.227762 -0.760595 4.011036 -2.374852 0.081671 -3.987002 1.335210 2.875227 0.645868 5.661804 -1.157892 3.227322 -2.221138 -2.737471 1.792728 1.254767
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.527259 2.305149 1.250426 -0.780279 -1.790901 -1.815974 2.780179 0.858248 -0.837809 -2.326518 1.661064 -2.763841 -0.634454 2.899847 -1.966441 3.630996 0.385622 -4.139793 1.006975 -2.148101
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -2.389268 -2.090389 -0.171995 0.198902 0.161836 0.312977 0.847249 -0.738701 1.594962 -0.498261 -1.647141 -0.174292 -1.092026 0.017274 -0.091268 1.577599 -0.757095 0.575448 -1.154898 -1.169162
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 2.177053 -0.231022 -1.694332 -0.187650 0.172489 -0.472918 -2.075864 0.280765 -0.635600 0.227983 1.303480 0.794977 -0.917348 -1.839370 -0.277700 -0.883496 0.064734 -0.821092 -1.140887 1.385899
wb_dma/input_wb0_err_i -0.983363 0.433366 2.614622 -2.268472 -0.717623 -0.126166 3.720577 -1.022194 0.931532 -1.439700 -0.176230 2.002583 -2.257598 -1.481510 -0.238034 2.597873 0.671718 0.234281 0.058801 -2.921081
wb_dma_ch_sel/always_44/case_1/stmt_4 0.631172 0.674289 0.032298 0.708300 2.051623 0.013444 1.652283 -0.621135 -0.632604 -1.707606 0.022893 3.639458 0.539647 2.309673 2.156414 -3.155099 -2.007708 -0.931624 -2.960257 2.801867
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.462369 2.275002 1.925653 -3.630487 -1.236611 -2.222764 4.124982 -1.405432 -1.623611 -0.758536 3.725703 -1.815977 1.786148 -0.400555 1.420644 1.366164 0.923806 2.134160 5.358356 1.528772
wb_dma_wb_mast/wire_wb_data_o -0.035257 0.302089 -1.296616 1.683140 -1.381550 3.582515 -4.969792 -0.135337 0.726991 -0.951274 0.266968 -0.740904 0.466591 -0.498490 -0.443738 3.411988 -1.340528 0.419219 2.342005 0.555948
wb_dma_de/always_6/if_1/if_1/stmt_1 -1.841122 0.619960 -0.973690 2.965796 1.037587 0.743002 -3.324482 0.908703 0.412054 1.102996 -5.384847 0.002241 -0.649796 0.890235 -1.478496 -0.968646 -0.937063 -3.107906 -3.451245 -1.914092
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 1.290440 0.896449 0.905780 0.717608 0.273655 1.030046 -1.297282 1.177254 -0.440979 0.234173 0.152328 2.360335 -1.043382 -0.664048 -0.620863 -2.677398 1.280354 -0.155226 -0.525997 -0.292299
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -2.361673 -2.083948 -0.175338 0.162413 0.162244 0.314525 0.863819 -0.718487 1.574775 -0.507658 -1.642611 -0.144704 -1.095834 -0.005480 -0.078885 1.543136 -0.736073 0.564044 -1.149461 -1.165365
wb_dma_ch_sel/always_38/case_1/cond -1.214150 2.363210 -1.679406 0.414246 -2.869725 -0.278879 0.864490 -3.099756 -2.726328 1.281540 0.091529 -0.294455 -0.741628 -3.245358 -1.124299 0.825779 4.212175 -2.437035 -2.247351 -0.966775
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -3.425910 0.568043 -2.572059 0.577825 -2.446460 2.702757 -0.849032 -4.115077 0.696078 -1.621253 -0.407012 0.044474 -0.641148 -2.794995 0.351998 3.005467 0.231658 0.084890 0.076077 1.052122
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -0.990035 -0.217904 -0.782678 1.711604 -0.349432 0.369042 -2.299046 -0.851008 -0.673208 1.104407 -4.594910 -2.517431 0.767070 -0.378244 0.403531 3.417879 -2.118463 -3.248754 -2.949568 -3.119287
wb_dma_de/assign_4_use_ed 1.156915 2.702242 4.515113 -3.993988 0.703288 -0.881593 -0.139208 -1.039372 0.755768 0.513137 -3.237115 1.550645 1.889051 0.507498 -0.861157 6.678694 -4.037228 2.203620 5.160660 -7.122200
assert_wb_dma_wb_if/assert_a_wb_stb 2.340596 0.843936 -1.767061 1.355348 0.254324 0.659351 -1.297914 0.333998 -3.252823 -1.552451 -0.995070 2.373575 0.522507 0.605514 1.934994 -1.670524 -2.405858 -2.634597 -2.122315 2.727054
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -0.697730 0.141295 0.990128 0.107668 0.236290 -1.572695 0.490990 -0.454702 -0.233117 1.387909 -4.807438 -2.006023 0.286024 -0.169631 -0.235205 1.830801 -1.437738 -2.481513 -3.346210 -4.471593
wb_dma_ch_sel/assign_132_req_p0 -1.622230 1.748265 0.418426 0.140770 -0.942554 -1.753384 2.939253 0.383238 -0.041811 -2.783176 -1.359712 -2.147974 -0.087664 3.011841 -0.553971 -0.198261 -1.067295 -2.188555 -0.601457 0.600880
wb_dma_ch_rf/always_25/if_1 -1.081625 -0.228523 -0.611042 1.259716 0.167258 -0.682585 0.997625 -2.401190 -3.449051 1.643898 0.492120 2.646646 0.465850 1.365439 0.260967 -0.736294 2.376652 0.621506 -1.661156 -0.219870
wb_dma_de/wire_rd_ack 0.115306 1.493457 0.160720 1.305134 -0.969910 2.060959 -2.962262 -0.768553 -0.897530 0.442840 -3.647123 0.943781 -0.411923 -2.455844 0.075405 1.156286 -0.639009 -1.944059 -1.974195 -2.567288
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.088067 0.686165 2.118673 -2.197260 -0.358446 -2.147067 3.782332 -0.372522 -0.227619 -0.270377 0.416882 -1.477750 -0.212555 0.440295 -0.016089 3.446988 0.048891 -1.428352 0.216586 -2.680813
wb_dma/wire_slv0_adr 4.632984 8.429903 0.717860 -0.721708 -1.524299 -0.457641 -3.000297 -1.224639 -3.590740 -0.492318 2.193548 -0.184280 3.273656 -1.010987 -0.862911 -5.120872 0.096255 -2.508303 3.256498 1.263247
wb_dma_wb_slv/input_wb_stb_i 1.246392 1.837675 1.740755 -1.994809 -3.182309 -2.183660 3.070956 0.731147 0.762832 -1.857010 2.518887 -5.668015 -1.628955 -0.923388 -2.118913 1.854550 2.574159 -0.688547 0.854288 -1.196922
wb_dma_ch_sel/assign_96_valid/expr_1 1.424943 2.849182 -0.496143 -2.756058 -0.983962 -3.042342 2.101701 0.496997 -4.601083 3.173478 -0.614065 0.564945 1.939833 -0.926037 0.555456 3.957474 2.009156 -1.481148 3.447295 -0.661849
wb_dma_ch_sel/always_4/stmt_1 -1.078551 2.398112 -1.807439 0.416777 -2.875846 -0.244706 0.858110 -3.085429 -2.797419 1.195767 0.251994 -0.304465 -0.627704 -3.146976 -0.996082 0.798446 4.111728 -2.425771 -2.115356 -0.630146
wb_dma_rf/wire_pointer2_s 0.456425 0.898132 -0.596843 0.841192 0.297213 0.578237 -0.863755 0.310015 -1.283047 -0.316216 -0.764178 0.628913 1.582247 1.499302 2.044627 -1.095445 -0.907509 0.381286 -0.175449 2.631738
wb_dma_de/reg_chunk_dec 0.210011 1.726559 1.841038 -0.196124 -0.347830 0.121649 -0.155427 -0.416158 -0.415957 0.690992 -4.075377 1.557731 -0.902820 -2.050026 -0.416755 -0.165173 -0.064767 -1.288079 -2.413097 -3.885135
wb_dma_de/reg_chunk_cnt_is_0_r -0.873209 0.930102 0.979821 -0.941406 -0.637355 -0.897533 0.988817 -1.517274 0.004496 0.534859 -4.103389 -0.833195 0.165572 -1.570969 0.127154 2.295213 -1.247813 -1.106144 -1.925796 -3.655228
wb_dma_ch_sel/assign_158_req_p1/expr_1 1.220164 0.849623 0.956567 0.689831 0.250206 1.065596 -1.243735 1.152463 -0.401173 0.235525 0.137851 2.356550 -1.102274 -0.687331 -0.651773 -2.631645 1.278716 -0.140642 -0.520766 -0.326953
wb_dma/wire_wb0_cyc_o 1.295132 0.863917 0.925655 0.759927 0.278104 1.059478 -1.309706 1.142370 -0.438454 0.231798 0.142210 2.358741 -1.080717 -0.664916 -0.640106 -2.689131 1.244987 -0.156147 -0.542092 -0.308248
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -2.211778 -0.372633 0.788258 -0.339123 -0.620862 0.843562 2.224759 -1.518901 0.186451 -2.527415 -1.064272 1.468465 -0.778418 -0.030906 2.006078 0.419091 -1.107644 1.929784 -0.245094 1.439115
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.591084 1.790849 -2.312920 -0.632756 1.546385 -0.047498 1.116533 1.467816 -0.555761 0.639227 0.238484 3.622517 2.000647 2.236443 -0.351984 1.465401 -1.557103 -3.539752 2.101492 2.187088
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -0.197356 0.987392 -0.195384 -0.212972 0.874532 1.123661 1.332715 -0.680636 0.903442 -3.398184 -0.033546 3.972322 1.333119 3.209995 0.413881 -0.349253 -4.278639 -2.310363 1.020285 0.424068
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.300276 1.702942 -1.991328 1.061540 -0.315573 -1.339546 0.056558 1.171787 0.600556 -1.389960 -0.891945 -1.082482 -0.995630 2.545860 -2.183265 -2.408851 0.918520 -0.617138 -0.625804 3.034799
wb_dma_ch_rf/reg_ch_adr1_r -1.427255 1.594948 -1.998699 1.102877 -0.296814 -1.314018 0.047641 1.186589 0.711030 -1.461348 -0.959725 -1.066880 -1.015082 2.645705 -2.192315 -2.380238 0.895534 -0.558683 -0.593293 3.071628
wb_dma/input_wb0_cyc_i 2.460689 3.829029 1.428513 1.399240 -2.350808 1.597947 -3.102126 1.467950 1.683389 -3.628366 3.934417 -6.648423 -0.020727 2.339921 -2.634240 4.057382 -0.553224 -4.315319 4.501605 -1.866515
wb_dma_ch_sel/always_8/stmt_1 -0.225835 -1.364553 -0.756592 -1.938045 0.068491 0.924523 1.035106 -2.429012 2.394422 -1.640389 -1.098949 2.998967 0.078194 -1.274326 0.857339 1.483288 -2.860233 2.781015 0.724602 -0.202713
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -0.376305 -1.553225 -2.428536 -0.423653 -0.408519 2.793602 -1.729218 -2.770721 1.884979 -1.841059 -0.960297 2.549867 0.660575 -1.433738 1.444554 3.013118 -3.577636 1.984766 1.138279 1.025937
wb_dma_wb_slv 3.009369 3.935236 -1.760010 0.660712 0.862653 0.200748 -1.671746 0.580724 -3.217322 -1.369317 -0.418003 3.111409 1.488234 1.858433 1.753729 -2.099995 -1.904414 -2.922857 -0.269060 4.091783
wb_dma_de/inst_u0 -0.434897 0.379765 0.824428 0.543317 1.869394 -0.950797 2.235614 0.808409 -4.708289 3.199061 0.612439 3.750636 3.482322 3.615031 1.673537 -0.374552 0.660907 -1.353465 0.910525 0.320653
wb_dma_de/inst_u1 -3.995676 -0.867360 -1.514334 1.553170 1.364447 -0.368838 0.357703 -0.095937 0.281716 1.011412 0.443326 1.455032 -0.079601 3.641603 -2.682272 0.172498 1.134408 -2.271490 0.651236 -1.189972
wb_dma_pri_enc_sub/input_pri_in -1.289377 -0.182651 0.763286 -0.309353 -0.532368 1.928753 0.282206 -0.789905 1.293240 -1.250908 -0.720205 3.267824 -2.180913 -2.013263 -0.301536 -0.419826 0.725454 1.671767 -0.058127 -0.628162
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.445423 -0.521384 -0.109605 1.266879 -1.880003 0.925810 -2.754407 -0.513455 1.028799 0.743863 -2.667319 -5.535202 -0.029057 -2.517215 -0.745055 2.890021 -0.620558 -1.929287 -1.919182 -3.630438
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -2.232329 -0.428496 0.892476 -0.312691 -0.606111 0.833574 2.304268 -1.442143 0.116209 -2.615672 -1.052805 1.430660 -0.786393 -0.010834 2.075596 0.323096 -1.079804 2.026083 -0.249342 1.482649
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.156153 1.308514 0.430426 -2.151628 -2.221645 -2.314285 3.415478 -1.230020 -0.147651 -0.974965 -1.246614 -2.893659 -0.429258 -1.670146 -0.107652 2.366127 0.301499 -0.538445 -1.175816 -1.203972
wb_dma_ch_sel/assign_101_valid/expr_1 -1.567514 3.626591 -0.997591 -1.478682 0.514713 -4.139503 3.700300 0.370921 -4.080121 2.074432 -1.008137 -0.848716 2.230870 2.056236 1.170098 2.438520 1.245751 -2.783202 1.213360 2.436219
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -2.343237 -2.064946 -0.162692 0.136918 0.111064 0.323451 0.868180 -0.719701 1.574883 -0.529728 -1.578416 -0.112479 -1.099918 -0.002253 -0.064006 1.526343 -0.740567 0.542805 -1.109817 -1.164276
wb_dma_de/reg_de_adr1_we 0.525894 1.456342 -0.747559 0.367221 -1.393588 -0.822092 0.133923 0.685451 -0.560804 -1.219348 0.200459 -1.410975 -0.753340 0.737548 -1.052948 -0.628156 1.086631 -0.549498 -0.414120 1.530127
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -1.146324 1.709137 -1.522912 -1.078058 -2.191822 0.111334 2.259197 -3.854519 -0.858447 -0.834192 0.779479 2.739846 -1.359868 -1.643892 -1.356036 2.655720 2.283463 -1.072362 -0.457024 -1.165225
wb_dma_ch_sel/always_46/case_1 1.647842 -0.653637 1.020987 -0.740391 0.207155 0.604897 -0.622833 2.560937 0.764043 1.767489 -0.551550 -0.339358 1.258332 -0.318076 -0.070457 2.159982 -0.657376 0.375047 1.624063 -1.524704
wb_dma_ch_rf/assign_11_ch_csr_we 1.042099 4.545193 -1.072906 -0.097006 1.581882 0.063099 0.892821 0.593956 -0.488209 0.601808 -0.503605 1.727902 3.749005 3.054425 0.693298 1.583709 -1.793643 -4.050641 3.553469 1.426972
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -0.385323 -2.045002 -2.546910 2.252079 -0.166324 1.718863 -3.754875 -0.777324 -0.021343 1.364190 -2.338881 -2.011372 1.230039 -1.765389 1.207076 0.547069 -1.669081 -0.757410 -2.176609 0.238902
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.318182 -0.490631 0.783228 -0.301949 -0.501959 0.805408 2.296086 -1.446380 0.213870 -2.542187 -1.040471 1.478794 -0.755375 0.127728 2.005351 0.392581 -1.088543 1.959826 -0.198380 1.475339
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 0.483571 2.141156 1.298408 -0.744151 -1.721774 -1.831590 2.763914 0.849405 -0.780336 -2.248967 1.655698 -2.840032 -0.669892 2.835544 -1.894904 3.564239 0.431439 -3.968210 0.945098 -2.130451
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.148307 0.742110 1.965078 -2.132220 -0.275784 -2.093529 3.647068 -0.376067 -0.307614 -0.281278 0.339597 -1.305557 -0.133063 0.400895 0.074047 3.306342 -0.056339 -1.424681 0.199543 -2.506207
wb_dma/wire_de_adr0_we 0.711688 -1.088709 0.300028 -1.668878 -0.252010 -0.699094 2.287280 -0.321289 0.410190 -0.142477 2.743809 -0.813782 0.203989 -1.001982 0.804493 0.531126 0.506757 1.122692 1.087682 0.844316
wb_dma_wb_slv/wire_rf_sel 3.263918 2.187414 1.896326 -1.528049 -1.461493 -2.436588 2.353025 0.956501 1.808632 -1.535725 2.906372 -5.552775 -1.203627 -0.839974 -1.767062 -2.712137 2.185935 -0.877012 -0.710297 -0.543928
assert_wb_dma_wb_if 2.538712 1.146588 -2.003119 1.199051 0.236313 0.302449 -1.094511 0.130229 -3.598819 -1.590879 -0.971753 2.212984 1.002542 0.774020 2.290737 -1.629677 -2.667978 -2.779644 -2.091418 3.245923
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -2.340250 -2.102937 -0.178727 0.168308 0.131972 0.313199 0.823101 -0.712367 1.570223 -0.537359 -1.620410 -0.194492 -1.113198 0.036232 -0.114108 1.528849 -0.737254 0.565091 -1.156124 -1.153376
wb_dma_ch_sel/assign_120_valid -0.087131 -0.086321 1.070806 -2.514528 -0.757941 -1.600637 3.167614 -1.856113 0.172185 0.485637 -1.407656 -1.511014 0.593062 -2.409693 1.124052 2.723455 -0.857371 -0.023582 -0.804711 -2.512631
wb_dma/wire_wb1s_data_o -0.043226 0.267057 -1.330020 1.735808 -1.372591 3.656252 -5.085282 -0.128751 0.683673 -0.952318 0.259045 -0.734023 0.461465 -0.510476 -0.413896 3.456689 -1.340969 0.432361 2.372008 0.598895
wb_dma_de/wire_adr0_cnt_next1 -0.270240 0.405302 0.974350 0.376236 1.750354 -0.972224 2.323686 0.959733 -4.616309 3.049114 0.587275 3.539471 3.530860 3.581491 1.637223 -0.211036 0.551331 -1.352812 1.126453 0.171381
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -2.380229 -2.108818 -0.163576 0.169520 0.173248 0.319800 0.826137 -0.701016 1.597383 -0.520473 -1.621116 -0.217707 -1.119776 0.049392 -0.099306 1.572602 -0.728775 0.565373 -1.167001 -1.210852
wb_dma/wire_pt0_sel_o -0.206385 0.194194 -0.969882 2.445246 -1.609741 4.414507 -5.631757 0.423314 0.844666 -1.722841 1.504299 -1.142604 0.549157 1.175355 -1.393043 4.597795 -1.853692 -1.643398 3.501597 -0.876317
wb_dma/wire_pt0_sel_i 3.254237 2.236842 -1.242225 1.519715 0.284025 0.943160 -1.658195 0.915933 -3.931292 -1.431809 -1.197766 4.068246 0.253325 0.509925 1.674387 -2.690601 -1.702491 -3.114561 -2.216794 2.666524
wb_dma_ch_rf/always_11 -1.487512 0.799946 2.575161 0.348740 0.285434 -0.126145 1.012736 0.421665 0.410746 -0.450069 -3.692188 1.443601 -2.508268 0.771195 -1.566741 1.669261 0.072047 -2.237270 -2.416981 -4.938948
wb_dma_ch_rf/always_10 -1.068464 0.516667 2.632954 -2.307954 -0.786563 -0.117030 3.739423 -1.048622 0.932787 -1.432342 -0.350440 1.964654 -2.282240 -1.491941 -0.278542 2.662714 0.631229 0.252497 0.070220 -3.015957
wb_dma_ch_rf/always_17 -2.521428 3.326846 -1.836692 1.932670 -0.763215 1.368959 -2.474426 -2.009203 -0.116169 0.246985 -4.321305 0.968742 -0.501830 -1.454877 -1.307701 -1.109555 0.396891 -2.679948 -2.526924 -0.521605
wb_dma_ch_rf/always_19 2.155834 0.169920 -0.674967 0.539670 0.254240 -0.403455 -1.844177 0.301861 -1.058279 2.116526 -1.023182 -1.193553 1.765058 -1.642941 0.721024 -2.587683 -0.260642 -0.414907 -1.518784 0.089368
wb_dma_ch_rf/input_de_csr_we -0.502500 0.735202 -0.271762 -0.644044 -1.196458 2.938931 -2.590906 -2.300648 2.302740 -2.658691 -2.730457 1.503278 0.191456 -0.112128 -0.359129 6.834315 -4.472088 0.769200 2.165511 -2.626519
wb_dma_ch_sel/assign_147_req_p0 0.342355 1.228365 0.221827 -1.949494 -2.064478 -2.252584 3.106104 -1.146832 -0.293345 -0.758962 -1.319752 -2.766293 -0.241649 -1.623231 0.026048 1.873036 0.186576 -0.576831 -1.378712 -0.914470
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.565594 2.117266 1.355919 -0.732532 -1.724854 -1.849497 2.816182 0.958187 -0.756787 -2.272646 1.824047 -2.815972 -0.679166 3.053267 -1.994177 3.577132 0.423866 -4.073601 1.092879 -2.192565
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.052302 0.640758 1.500589 -0.419402 -0.835212 -0.469264 0.536367 0.105932 0.531414 -0.255667 -0.056465 -2.081573 -0.689091 -0.292599 -1.051274 0.935971 0.582701 -0.713723 -0.157003 -2.372133
wb_dma_wb_if/wire_slv_dout 3.731070 8.056000 -0.184322 -2.829165 -2.606763 -1.895864 -2.130534 1.051877 -1.817235 -2.321010 1.927521 -4.006343 1.070086 -2.112205 0.734450 0.323848 0.085654 -1.288871 5.296021 4.852550
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.959939 1.813124 -1.984901 -0.273240 -1.541385 0.725272 -2.305990 -2.115029 -1.551350 0.589284 0.659178 0.599455 -0.867584 -5.320374 0.114410 0.047515 1.035030 -2.644722 -2.286560 0.168341
wb_dma/wire_pointer -2.076569 -1.022359 -1.989922 -1.216576 1.186673 0.359114 0.830089 -1.830573 3.502395 -1.713852 -2.273511 3.241684 -0.142300 0.656655 -0.345804 -0.181451 -2.950387 2.539451 0.583882 1.161491
wb_dma_de/assign_75_mast1_dout/expr_1 0.059542 0.320247 -1.297956 1.716141 -1.324544 3.518776 -5.027945 -0.065384 0.650081 -0.848534 0.312377 -0.776722 0.492254 -0.410421 -0.423756 3.291492 -1.303266 0.338903 2.263341 0.572030
wb_dma/wire_ch3_csr 2.927743 1.506259 -1.536817 0.350653 -1.938326 -0.121054 -2.105517 0.137899 -5.838175 1.119196 -0.704051 0.762458 2.846419 0.013051 2.131202 1.738343 -0.472481 -0.913660 2.305208 1.310551
wb_dma_ch_rf/assign_27_ptr_inv -4.289605 -1.838877 -1.498301 0.975850 1.379530 -0.211656 0.676177 -0.175717 2.760316 -0.662720 -2.817528 0.299436 -1.259620 2.066943 -1.180445 -0.375888 -0.952433 0.471083 -1.368874 0.469438
wb_dma_de/reg_adr1_inc 0.530061 1.537941 -0.804564 0.463533 -1.453047 -0.812926 0.118858 0.729709 -0.586044 -1.295659 0.240773 -1.509043 -0.786329 0.761986 -1.116015 -0.734604 1.139936 -0.610822 -0.422188 1.645515
wb_dma_ch_sel/input_ch6_csr 1.831261 2.138610 -1.823973 0.483525 -0.431713 -0.596527 -0.911652 0.348007 -4.672378 0.403142 -1.361075 2.141398 2.736543 1.615037 2.205135 0.363784 -1.451332 -1.432477 0.782796 2.961323
wb_dma_de/input_mast0_err -1.029592 0.655460 2.696148 -2.295467 -0.752616 -0.091159 3.712939 -1.042250 0.877322 -1.450122 -0.365605 2.092156 -2.296639 -1.490932 -0.326104 2.641615 0.657398 0.235333 0.144470 -3.041778
wb_dma_de/assign_68_de_txsz/expr_1 -1.741275 1.584417 -1.512754 1.628062 -1.390758 0.375045 -1.759991 -2.751141 -1.058033 1.082563 -4.207771 -2.663454 0.652458 -1.673229 -0.120306 2.552067 -0.672709 -3.875830 -3.573416 -2.774755
wb_dma/wire_ch2_csr 2.576195 1.152296 -1.620078 0.326801 -1.931468 -0.196250 -2.005044 0.070261 -5.789617 1.281135 -0.531581 0.632670 2.822142 0.079368 2.043153 2.007071 -0.320547 -0.878246 2.411548 1.115213
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -1.227153 -0.103524 0.824521 -0.306706 -0.558931 1.936039 0.292403 -0.739354 1.241982 -1.233872 -0.758517 3.336571 -2.227949 -1.975650 -0.351592 -0.385362 0.715153 1.609649 -0.090247 -0.708348
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -2.346502 -2.081463 -0.165368 0.136793 0.133440 0.327994 0.862975 -0.738380 1.608487 -0.549798 -1.606527 -0.157804 -1.125666 -0.018004 -0.093563 1.585903 -0.738275 0.572555 -1.168600 -1.208306
wb_dma_rf/input_ndnr -4.907359 0.777450 -1.438836 0.860397 -0.218772 0.827222 -0.125830 -1.682801 1.603731 -1.890162 -3.861611 0.302009 -1.040263 1.866389 -0.963288 4.340299 -1.949495 -1.547958 -0.147009 -0.588584
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -2.330940 -2.030568 -0.164313 0.150696 0.145464 0.332490 0.816861 -0.750829 1.561764 -0.545088 -1.586962 -0.140217 -1.089122 -0.035807 -0.094348 1.546696 -0.708807 0.555755 -1.136576 -1.184595
wb_dma_de/always_19/stmt_1 -0.891389 -2.086383 -0.943227 -0.502709 1.702411 -0.386785 3.245613 -1.752332 0.327481 0.551819 4.562561 2.999758 0.375716 1.523945 -0.419996 0.790225 0.654093 -2.284938 -0.602813 -0.815436
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.686269 1.865428 0.353664 -1.129149 -1.584712 -0.155284 -0.745510 -0.591615 -0.313928 0.913130 -0.573954 -1.679773 1.037753 -3.454834 0.185602 -0.529116 0.441572 0.450607 0.436933 -0.670291
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -0.007290 4.455869 2.835335 -2.845037 -1.135393 -0.031771 -1.384279 1.092730 0.743701 2.453563 -0.789017 0.828993 1.251205 -2.356133 -3.239007 1.548966 1.812423 2.524088 6.173295 -3.634593
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.398414 1.375219 0.332023 -2.068799 -2.093444 -2.249744 3.210942 -1.213133 -0.307641 -0.780590 -1.245191 -2.740505 -0.138621 -1.713890 0.042416 2.032189 0.172628 -0.579751 -1.161700 -1.038585
wb_dma_de/assign_78_mast0_go/expr_1 1.251119 0.865133 0.927847 0.729345 0.280147 1.037941 -1.265273 1.171916 -0.404763 0.208226 0.121982 2.388092 -1.135451 -0.680774 -0.652833 -2.624465 1.269001 -0.152497 -0.515013 -0.342177
wb_dma/assign_6_pt1_sel_i -0.222891 0.282259 -0.972188 2.482304 -1.557650 4.321083 -5.666902 0.472558 0.848306 -1.699156 1.464291 -1.150651 0.602466 1.258345 -1.490426 4.596725 -1.852767 -1.654503 3.495091 -0.911387
wb_dma/wire_mast1_adr -0.770211 -1.935568 -0.789633 -0.563068 1.601356 -0.435233 3.244438 -1.565130 0.251313 0.404651 4.606858 2.730768 0.414595 1.648136 -0.465255 0.968470 0.567848 -2.331715 -0.347733 -0.877308
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.324771 0.927927 0.956642 0.736596 0.269818 0.990487 -1.249057 1.160129 -0.461016 0.248134 0.111848 2.379514 -1.063330 -0.625549 -0.660816 -2.669806 1.254032 -0.226686 -0.509531 -0.351738
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -1.046018 0.500085 2.682528 -2.176643 -0.661574 -0.121464 3.657372 -0.960678 0.941136 -1.353455 -0.481455 1.938990 -2.280252 -1.352353 -0.344959 2.624061 0.614197 0.095178 -0.026619 -3.148148
wb_dma_rf/input_dma_busy 3.214828 2.957290 -1.091477 -0.230481 1.187130 -0.300970 0.875250 -1.378630 0.912451 1.595626 -1.577026 0.661833 3.760106 -1.162792 0.766070 -6.326328 -1.465459 -2.969926 -3.170273 0.149437
wb_dma_de/reg_adr1_cnt -3.506839 0.559815 -2.101916 1.835819 -0.081247 -1.231141 0.680035 0.573405 -0.278923 -0.246819 0.479883 0.037648 -0.940657 4.314625 -3.699476 -0.312176 2.254358 -2.702706 0.264372 0.233650
wb_dma_ch_sel/always_42/case_1/stmt_4 -0.415153 -1.608476 -2.426788 -0.492812 -0.419051 2.863107 -1.676592 -2.835081 1.956583 -1.917563 -0.968085 2.649739 0.577344 -1.484606 1.428056 3.102116 -3.602831 2.080512 1.211064 0.962520
wb_dma_ch_sel/always_42/case_1/stmt_2 -1.444070 -0.395775 -0.917108 1.287592 -1.095549 3.762861 -2.531306 -1.058355 0.740387 -1.427255 -0.558290 2.665286 -1.671509 -2.163192 0.245027 1.123637 0.023887 0.800505 0.298448 0.582941
wb_dma_ch_sel/always_42/case_1/stmt_3 -2.761646 -1.289199 -1.875922 0.616446 -1.338535 2.775154 -1.307950 -2.261829 1.225239 -1.721010 -0.689243 0.410188 -0.612713 -1.536543 0.864653 3.763237 -1.247788 0.992542 0.794191 0.938759
wb_dma_ch_sel/always_42/case_1/stmt_1 2.824583 0.414374 1.811828 0.347599 -0.773391 0.612743 -2.911622 -0.242759 -3.078320 0.027562 -0.285200 -1.803615 3.513627 0.658661 2.074474 1.766509 -3.666382 -0.508690 2.198510 -2.324981
wb_dma_ch_rf/always_4/if_1/block_1/if_1 1.539022 0.754619 -2.204841 0.283002 0.890270 -0.276603 -3.073136 -0.031255 -3.482260 -0.695018 -1.806965 2.470185 2.047392 -0.099193 3.701950 -3.015568 -3.280065 0.082177 -0.404792 4.809266
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.556270 2.919688 1.785304 -1.617711 -4.177420 -2.073910 1.794210 1.478966 -0.758149 -1.365314 3.069300 -7.231640 0.867941 0.340057 -2.868105 2.461253 1.699639 -3.062379 3.695898 -2.838273
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.192365 0.786574 0.894794 0.697568 0.273840 1.046608 -1.233146 1.154597 -0.370740 0.198477 0.121758 2.373244 -1.110817 -0.626992 -0.610646 -2.535879 1.254744 -0.107218 -0.465476 -0.291753
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -0.191992 4.330197 2.934753 -1.943951 -1.106371 0.835840 -2.018419 1.472994 0.807696 1.581627 0.468764 0.808449 1.366764 -0.602787 -3.969212 2.380183 1.202786 0.500735 7.134432 -4.665798
wb_dma_ch_sel/always_3/stmt_1/expr_1 -4.971589 0.825502 -1.433068 0.760383 -0.266608 0.844769 -0.025749 -1.710674 1.723688 -1.963589 -3.815588 0.310458 -1.111102 1.721133 -1.003049 4.291431 -1.873130 -1.403725 -0.062603 -0.526051
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.311179 -0.464822 0.937563 -0.298518 -0.626430 0.828778 2.305409 -1.443809 0.206010 -2.616620 -1.158293 1.392786 -0.880429 -0.034718 2.045521 0.361205 -1.121781 1.950797 -0.340176 1.360223
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.745125 1.790195 1.986806 0.383630 -0.278958 -0.440735 0.565126 0.591686 -0.504249 -0.988093 -1.002305 -0.895381 -0.281901 3.154711 -1.892427 3.879860 -1.052770 -4.653008 0.472074 -4.794301
wb_dma/wire_txsz -2.581230 3.237045 -1.833274 1.778967 -0.931636 1.423385 -2.330185 -2.197980 0.042045 0.281229 -4.294588 0.820161 -0.658111 -1.881876 -1.353670 -0.971185 0.574951 -2.615501 -2.613389 -0.726571
wb_dma_de/always_14/stmt_1 -0.869453 0.721490 2.571339 -2.303906 -0.734980 -0.132815 3.673684 -1.036265 0.813669 -1.393933 -0.244586 2.067686 -2.155166 -1.493422 -0.225391 2.570660 0.639764 0.205979 0.177942 -2.868728
wb_dma_wb_slv/reg_rf_ack 1.213540 1.913990 1.905448 -2.062559 -3.197408 -2.282193 3.204606 0.732149 0.788876 -1.836774 2.495003 -5.786413 -1.693354 -0.914961 -2.181079 2.028517 2.567337 -0.720699 0.844345 -1.456494
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -1.316073 2.317557 -1.761384 0.339768 -3.018064 -0.149636 0.861584 -3.180581 -2.680025 1.141522 0.115386 -0.246545 -0.750269 -3.350549 -1.083100 1.156263 4.122808 -2.285106 -2.023973 -0.858773
wb_dma/wire_de_csr_we -0.558377 0.685070 -0.372385 -0.654966 -1.130087 2.884863 -2.534075 -2.313802 2.204404 -2.593068 -2.856663 1.672333 0.253942 -0.096644 -0.293445 6.874772 -4.548276 0.746626 2.100876 -2.585749
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.597804 2.253869 1.297541 -0.757227 -1.819960 -1.838519 2.752864 0.918478 -0.812419 -2.332419 1.817533 -2.865474 -0.671339 2.874980 -1.939294 3.558859 0.430717 -4.064370 1.054004 -2.057853
wb_dma_wb_slv/assign_1_rf_sel/expr_1 3.313354 2.483473 1.788267 -1.464938 -1.495481 -2.447352 2.249851 0.965628 1.773151 -1.541195 2.846473 -5.690386 -1.112076 -0.705073 -1.861192 -2.875998 2.216361 -1.062367 -0.777558 -0.451473
wb_dma/wire_ch1_txsz 0.644969 1.459286 -0.782306 1.080231 -1.321511 3.565552 -3.321164 -0.455848 -0.650784 -1.016897 1.051614 2.924475 -0.724359 -2.336165 0.331579 -0.229712 0.735682 0.441496 1.489447 1.754102
wb_dma_rf/inst_u9 -0.876118 0.618733 2.643376 -2.297523 -0.712752 -0.130370 3.677270 -0.983623 0.863152 -1.438389 -0.215243 1.980586 -2.199251 -1.484871 -0.242143 2.531946 0.663246 0.229094 0.172935 -2.862643
wb_dma_rf/inst_u8 -0.901649 0.671288 2.663066 -2.409182 -0.794228 -0.140244 3.821279 -1.050137 0.899227 -1.483120 -0.151759 2.036990 -2.182523 -1.563518 -0.242331 2.704352 0.648473 0.244306 0.270921 -2.866288
wb_dma_rf/inst_u7 2.093812 2.221992 -1.689838 0.460105 -0.252683 -0.679906 -0.981696 0.532475 -4.826573 0.271951 -1.315505 2.140795 2.756678 1.815122 2.297086 0.550918 -1.688917 -1.609389 0.934327 2.952852
wb_dma_rf/inst_u6 1.988060 1.908561 -1.681171 0.455751 -0.367067 -0.625538 -1.048537 0.465810 -4.690779 0.460803 -1.196121 1.956779 2.841208 1.735849 2.160364 0.551561 -1.625393 -1.420134 1.067741 2.690296
wb_dma_rf/inst_u5 1.796680 1.745276 -1.479615 0.495966 -0.278162 -0.473607 -0.859053 0.574037 -4.438628 0.216189 -1.438398 2.124026 2.512989 1.715086 2.219671 0.455666 -1.695481 -1.416604 0.758034 2.609280
wb_dma_rf/inst_u4 1.857760 1.786442 -1.610975 0.429891 -0.316909 -0.564209 -0.876757 0.472572 -4.590695 0.406415 -1.346036 2.048090 2.685893 1.678795 2.192537 0.661671 -1.655745 -1.421141 0.891097 2.676422
wb_dma_rf/inst_u3 1.672399 1.921563 -1.449629 0.422579 -0.267735 -0.690733 -0.720932 0.506871 -4.540404 0.365724 -1.193126 2.061437 2.582845 1.808289 2.085814 0.414430 -1.448171 -1.259946 1.003967 2.669472
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.119752 0.810043 1.982318 -2.131056 -0.300732 -2.083702 3.646031 -0.340591 -0.320233 -0.245917 0.315541 -1.389096 -0.162063 0.438850 0.021460 3.402311 -0.051429 -1.458050 0.192610 -2.576734
wb_dma_rf/inst_u1 1.927854 1.846015 -1.612334 0.436271 -0.326050 -0.595653 -0.870281 0.449563 -4.686914 0.462474 -1.304054 2.109969 2.647763 1.561554 2.266008 0.468899 -1.484121 -1.460400 0.778450 2.713251
wb_dma_rf/inst_u0 3.407544 4.001331 -2.096872 0.580297 0.406413 -1.115604 -1.767194 -0.499175 -3.831771 -0.416590 -0.896411 1.933728 2.694708 1.326323 1.608418 -3.225110 -2.289380 -3.179975 -0.133153 3.259957
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.658409 3.645242 1.237784 0.631018 1.068689 0.041496 -2.669437 0.690734 -0.622369 1.525433 -1.431196 1.993198 0.876752 2.776534 -3.605230 2.484056 -0.201803 -2.678035 2.036109 -4.269733
wb_dma_inc30r/assign_2_out -2.919421 -0.644139 -0.434765 2.063875 2.632833 -1.282261 -0.713047 -0.096466 -1.552454 3.287408 -0.103183 1.623257 0.383804 3.916616 -2.744881 -0.402214 1.692995 -2.826678 -0.110307 -3.360538
wb_dma/wire_mast1_din -0.020487 0.305277 -1.313928 1.708306 -1.316007 3.517122 -4.949159 -0.165379 0.642619 -0.912378 0.302742 -0.697174 0.459240 -0.460521 -0.389931 3.262922 -1.296599 0.413075 2.211017 0.602085
wb_dma_ch_sel/assign_2_pri0 -2.786546 -0.041344 1.616301 -0.368108 0.004019 -1.086339 2.222317 -0.771547 0.847169 -0.693733 -3.803787 -0.768276 -1.470280 1.413376 -0.922219 4.238544 -1.201034 -2.018873 -1.906107 -4.517175
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.511963 2.215068 1.379309 -0.916708 -1.882403 -1.856796 2.915961 0.799863 -0.709468 -2.241181 1.710499 -2.945168 -0.671671 2.641736 -1.927474 3.696275 0.446256 -3.995610 1.026591 -2.279371
wb_dma_rf/input_de_adr0_we 0.715983 -1.090496 0.284560 -1.604606 -0.239761 -0.661492 2.245632 -0.290780 0.373120 -0.132097 2.711670 -0.806263 0.238329 -0.989007 0.823807 0.517811 0.505303 1.116370 1.061755 0.856369
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.324855 -0.470989 0.827472 -0.319824 -0.557331 0.845258 2.359338 -1.487606 0.207465 -2.587147 -1.095481 1.476308 -0.814482 0.031597 2.041126 0.365038 -1.140099 2.002018 -0.278082 1.499144
wb_dma_wb_mast/always_1/if_1/stmt_1 5.102355 3.044481 -2.056784 0.582589 -0.099544 0.189513 -2.756968 -1.400650 -2.359502 -1.181190 0.289218 2.492675 2.765821 1.273693 1.139681 0.232558 -3.221423 0.445371 -0.741106 3.584514
wb_dma_ch_sel/always_48/case_1/cond -1.201986 -0.110635 0.797238 -0.236272 -0.554813 1.946782 0.218207 -0.703199 1.239385 -1.207508 -0.683899 3.334073 -2.193102 -1.972596 -0.358932 -0.487036 0.763099 1.604905 -0.045994 -0.607449
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.559093 2.125822 1.294126 -0.726007 -1.611549 -1.720715 2.659249 0.920174 -0.781860 -2.198247 1.707921 -2.571012 -0.554823 2.925960 -1.836050 3.507130 0.270761 -3.989962 1.091775 -2.108827
wb_dma_rf/input_wb_rf_we 1.192621 6.735425 -0.166371 1.429668 -0.012188 1.193600 0.425358 -1.469576 -1.513538 0.012844 -1.929827 1.026357 4.336225 3.935583 2.413006 -1.297886 0.232570 -0.237395 0.473102 3.279346
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.243278 -0.199062 0.862294 -0.270794 -0.570492 1.943549 0.281164 -0.706668 1.293115 -1.221200 -0.699983 3.326919 -2.258786 -2.030689 -0.378052 -0.442768 0.779193 1.660018 -0.089849 -0.722127
wb_dma/assign_7_pt0_sel_i 3.346797 2.647310 -1.323411 1.433682 0.064913 1.022992 -1.719724 0.693086 -4.199733 -1.646181 -1.266531 4.282152 0.327285 0.460808 1.785545 -2.434963 -1.853446 -3.194205 -2.158674 2.867608
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -4.280560 -1.798168 -1.502469 0.932172 1.380171 -0.260005 0.683952 -0.166669 2.758911 -0.662013 -2.765292 0.286631 -1.262420 2.095387 -1.241493 -0.384465 -0.935326 0.400671 -1.375993 0.509611
assert_wb_dma_ch_arb/input_state -0.560033 1.858574 1.746862 -0.522921 -0.108819 -1.376918 1.425195 -0.066535 -0.663058 -0.150508 -2.290327 -0.554609 -0.420727 1.366404 -0.846083 2.768883 -0.490429 -2.520886 -0.818338 -3.394969
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -2.424341 -2.150049 -0.160926 0.156078 0.131025 0.352894 0.828821 -0.767723 1.625860 -0.529364 -1.637168 -0.157574 -1.134107 -0.028394 -0.101433 1.559472 -0.714853 0.605690 -1.182510 -1.206979
wb_dma_de/always_8/stmt_1/expr_1 0.316202 1.643893 1.787968 -0.147116 -0.331211 0.213125 -0.382683 -0.415424 -0.346998 0.782270 -4.008844 1.470196 -0.874307 -2.256316 -0.427200 -0.388047 -0.049534 -1.137635 -2.411777 -3.803092
wb_dma/wire_ch0_csr 3.477087 1.556884 -1.194524 -0.361631 -1.654734 0.609776 -1.767682 -2.259976 -3.234225 0.745602 0.680790 2.730976 3.158525 -0.816492 -0.332685 -0.448248 -1.582825 -1.977839 0.492192 -2.114829
wb_dma_de/assign_69_de_adr0/expr_1 2.596166 2.786990 3.090320 -2.469322 2.199215 -2.106236 3.217633 0.135982 -3.246613 1.208801 2.175138 1.922454 3.894002 1.835842 3.179401 -0.810159 -1.428431 0.325247 2.573450 1.146682
wb_dma_wb_slv/wire_pt_sel 4.855837 3.350560 -1.513276 3.246372 1.861782 2.387480 -4.560026 2.286797 -2.531734 -2.483497 0.835115 2.901304 1.499388 3.048209 0.933130 -2.245412 -4.129807 -7.169074 0.188377 2.412626
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 4.862782 -0.409062 -0.346253 -2.574755 0.654540 -0.803735 -0.665153 -0.546481 0.154920 0.471264 -0.189873 3.399184 -0.560936 -4.196000 0.559510 -1.156162 -1.802409 0.182316 -1.903008 -1.190792
wb_dma_ch_sel/wire_de_start 0.623384 1.735860 -3.101169 0.226105 -2.422652 -0.803583 -0.948686 -2.384537 -3.023233 1.294867 1.495777 0.314977 -1.697631 -4.344954 -1.547477 0.175863 4.025053 -3.136459 -2.985570 0.283730
wb_dma_wb_mast/assign_3_mast_drdy -0.882679 0.193228 -1.617470 -0.990449 -1.627264 0.534722 1.023697 0.554583 -0.818802 -1.687953 -1.514369 0.310096 -2.306381 -2.014918 2.006485 6.514256 -0.021149 -1.356532 0.378300 2.363662
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 -1.123367 0.692312 -0.713459 0.611217 -1.073976 0.963386 -1.687630 -1.918655 -0.474604 0.197370 -3.837962 -1.191210 0.655091 -1.625760 0.765768 3.627690 -1.964369 -1.802179 -1.501610 -2.221976
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.136792 0.821940 2.070393 -2.182674 -0.390670 -2.096574 3.686931 -0.367982 -0.263561 -0.261477 0.382111 -1.449574 -0.197083 0.382963 -0.010880 3.436189 0.017757 -1.494015 0.229636 -2.669886
wb_dma_de/always_5/stmt_1 -0.926786 0.959584 0.956492 -0.935753 -0.598912 -0.896989 1.026825 -1.546025 -0.083033 0.556957 -4.164704 -0.789946 0.254165 -1.474106 0.160793 2.302828 -1.306617 -1.133176 -1.867235 -3.575115
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.242451 0.881107 1.005015 0.730861 0.243580 1.063147 -1.267608 1.172727 -0.417798 0.230125 0.094687 2.443835 -1.162789 -0.694553 -0.681286 -2.668391 1.323300 -0.186267 -0.535811 -0.418930
wb_dma_de/input_mast1_err -0.880341 0.523859 2.629085 -2.246840 -0.774049 0.010690 3.569047 -1.002499 0.988953 -1.453635 -0.170054 2.023606 -2.273772 -1.631907 -0.258020 2.430845 0.716823 0.363286 0.184750 -2.888640
wb_dma_de/reg_mast0_adr 0.546929 1.308895 -3.472189 -0.161596 -2.065644 -1.843870 0.447910 2.255832 -1.733821 -1.454545 -1.515988 -2.400004 -1.525072 -0.074395 0.782284 2.725622 0.988234 -1.314670 -0.407900 5.395297
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -1.941895 -2.314128 -1.524138 -1.099937 -1.548666 2.012483 1.041137 -2.517291 1.562825 -1.791547 2.138262 -0.355118 -0.348452 -2.509125 1.710244 4.200453 -0.711128 2.175488 1.926597 1.748559
wb_dma_ch_rf/assign_15_ch_am0_we 1.694079 -0.628189 1.013482 -0.762305 0.165254 0.660553 -0.637314 2.552531 0.765686 1.699918 -0.544274 -0.368714 1.237801 -0.418336 -0.067695 2.124266 -0.664637 0.369384 1.620142 -1.469241
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -2.660800 -1.220012 -0.107671 -0.969521 -0.844270 0.946253 1.570724 -1.905729 1.838127 -1.498803 -0.886684 0.936076 -1.238086 -1.438893 0.277451 2.271126 -0.518529 1.935542 0.396164 -0.405569
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -2.412716 -2.096759 -0.187761 0.188831 0.126243 0.346614 0.830182 -0.731694 1.605227 -0.512233 -1.665060 -0.183947 -1.142569 0.032326 -0.079289 1.578219 -0.764514 0.561940 -1.209741 -1.211437
wb_dma_rf/inst_u2 1.643995 2.475750 -1.265812 0.692605 -0.328434 -0.033543 -1.357529 0.528011 -4.804255 0.267053 -1.794378 1.997854 3.524234 2.326583 3.292781 0.178046 -1.737437 -0.569315 1.008521 3.549493
wb_dma_ch_rf/wire_ch_adr1_dewe 0.530025 1.435657 -0.758809 0.373354 -1.379380 -0.817866 0.166198 0.682329 -0.561020 -1.256416 0.252188 -1.466500 -0.779742 0.694979 -1.091331 -0.685226 1.159984 -0.558397 -0.384777 1.581308
wb_dma_ch_rf/always_17/if_1 -2.450621 3.570716 -1.939729 1.944415 -0.851319 1.355102 -2.475853 -2.041129 -0.181377 0.302505 -4.202622 0.900749 -0.444954 -1.543535 -1.384837 -1.286080 0.571068 -2.819082 -2.512856 -0.428788
wb_dma_de/assign_71_de_csr -0.477760 -1.521732 -2.415101 -0.358498 -0.436273 2.742976 -1.691556 -2.800463 1.831951 -1.828430 -0.926201 2.489964 0.610012 -1.417704 1.473240 3.030192 -3.514239 1.934038 1.124188 1.056335
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 1.294761 0.904725 0.949909 0.716226 0.260186 1.002492 -1.240382 1.178798 -0.447499 0.225276 0.115644 2.361494 -1.054342 -0.626025 -0.641353 -2.629743 1.252392 -0.171611 -0.464328 -0.297292
wb_dma_ch_sel/always_42/case_1 5.274875 0.728876 2.274352 -0.416999 -0.519832 1.500741 -3.635020 0.092285 -2.617576 -0.282824 -0.360020 1.416172 3.227299 -0.206570 1.820283 0.270005 -4.320399 0.348000 2.781063 -3.049371
wb_dma_ch_sel/always_1/stmt_1/expr_1 -0.581438 -0.686696 -2.956519 -1.733340 -1.652637 2.060187 0.708589 -4.750939 1.590763 -1.820524 1.811591 1.270786 0.845991 -3.289137 1.664742 2.891254 -1.564183 1.835955 1.461085 2.027112
wb_dma_ch_sel/always_6/stmt_1 -2.508344 -0.139939 -2.378849 -0.812696 -2.577237 2.057089 1.069400 -4.297240 0.776597 -1.574535 2.243948 -0.636417 -0.232411 -3.585944 1.194575 3.270542 0.716488 0.865575 1.106374 2.001997
wb_dma_ch_rf/reg_ch_chk_sz_r 0.386450 1.696448 1.742126 -0.184381 -0.295649 0.168625 -0.309418 -0.438899 -0.464835 0.724818 -3.911211 1.522447 -0.792763 -2.160409 -0.351032 -0.363722 -0.089657 -1.126171 -2.325865 -3.628995
wb_dma_ch_sel/always_3/stmt_1 -4.919320 0.882824 -1.328797 0.877334 -0.256297 0.839696 -0.059906 -1.630064 1.667301 -1.947551 -3.850958 0.165770 -1.139108 1.860174 -1.078503 4.412353 -1.869980 -1.631989 -0.172371 -0.791994
wb_dma/wire_pointer2_s 0.391941 0.730514 -0.539093 0.777694 0.263848 0.632086 -0.867946 0.307207 -1.115745 -0.324452 -0.834878 0.593863 1.519592 1.382191 2.055409 -0.986016 -0.908190 0.464169 -0.221267 2.483340
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.208996 -0.209977 0.828586 -0.202091 -0.490552 1.994105 0.138706 -0.644053 1.308297 -1.174140 -0.709182 3.398664 -2.277932 -1.970206 -0.365210 -0.596576 0.789181 1.679970 -0.125042 -0.688046
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 1.748289 -1.974718 -0.937689 0.723696 2.275089 -0.575243 -1.077440 2.314299 0.572556 1.102262 1.349265 0.133929 0.157618 0.683891 -0.550935 -2.884657 -0.813258 -1.792472 -0.552020 0.701671
wb_dma_ch_rf/input_de_txsz -1.044318 -0.304101 -0.720000 1.680782 -0.266835 0.329782 -2.211915 -0.854798 -0.594239 1.107384 -4.662523 -2.522630 0.706430 -0.429263 0.355145 3.345852 -2.168575 -3.123732 -3.001263 -3.208401
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.345260 -0.595181 0.887433 -0.339491 -0.608488 0.869493 2.268957 -1.451830 0.297837 -2.582106 -1.059509 1.374444 -0.866403 -0.048045 2.000684 0.406461 -1.029937 2.071489 -0.255052 1.383374
wb_dma_wb_if/input_pt_sel_i 3.150696 2.644852 -1.608895 2.707977 -0.422109 3.304336 -4.558226 0.905202 -3.694541 -2.138484 -0.040887 3.307415 1.290289 1.251902 1.380982 -0.600533 -2.801319 -3.837066 -0.197322 2.568529
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.111845 0.790731 2.017725 -2.109674 -0.288291 -2.079095 3.674320 -0.328558 -0.327066 -0.243080 0.283126 -1.354982 -0.123635 0.483452 -0.009677 3.389598 -0.083880 -1.472643 0.194050 -2.581563
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -2.595481 -1.139773 -0.166060 -0.971093 -0.806449 0.938622 1.510954 -1.917603 1.782729 -1.474488 -0.877904 0.986701 -1.182790 -1.375498 0.308170 2.236078 -0.571187 1.877614 0.424822 -0.325364
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -2.397468 -1.259762 -4.418789 0.279149 -1.812722 1.641604 -1.170508 -0.507939 -0.060799 -1.769908 -2.258082 -0.502565 -1.289027 -2.109550 2.590809 6.313698 -1.206008 0.174928 0.651738 4.834919
wb_dma/wire_mast0_go 1.182859 0.771607 0.953736 0.718834 0.263132 1.046992 -1.232652 1.141908 -0.315189 0.230462 0.100950 2.365955 -1.180374 -0.702596 -0.649409 -2.613115 1.317152 -0.064659 -0.539765 -0.398900
wb_dma_ch_rf/always_1/stmt_1 2.773216 -0.973824 -0.270503 -1.169151 0.045252 -1.148605 0.543553 0.068586 -0.624561 1.961040 1.757994 -2.080835 1.949862 -2.548596 1.520249 -1.923946 0.276230 0.742936 -0.357336 0.880570
wb_dma_ch_rf/always_10/if_1 -1.014888 0.610559 2.696375 -2.406501 -0.873425 -0.174125 3.856177 -1.111997 0.981880 -1.493949 -0.206312 1.773738 -2.205851 -1.539931 -0.262178 2.803731 0.644549 0.256145 0.221267 -3.040686
wb_dma_ch_sel/assign_165_req_p1 1.260644 0.858697 0.908276 0.670982 0.274083 0.975317 -1.247301 1.155500 -0.406723 0.233193 0.122309 2.335518 -1.021537 -0.643480 -0.648243 -2.597801 1.231480 -0.186464 -0.506989 -0.341511
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.418331 1.712018 1.842609 -0.211136 -0.336636 0.148975 -0.295170 -0.365145 -0.373787 0.737723 -3.860946 1.484715 -0.892664 -2.179778 -0.437033 -0.424373 0.035180 -1.107766 -2.310373 -3.760480
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -2.542173 -2.259472 -1.873131 1.708123 -0.431305 2.171775 -1.910318 -1.088332 1.052248 -0.758357 -1.432146 -0.695843 -0.606742 -0.203285 0.445464 3.063071 -1.397362 -0.244565 -0.755292 0.089096
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -2.627470 -0.330477 -2.251865 -0.907762 -2.495544 1.995643 1.260405 -4.242645 0.996838 -1.645242 2.279749 -0.689852 -0.318669 -3.534256 1.118846 3.385524 0.717196 1.052068 1.168531 1.918159
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -2.690595 -1.196854 -1.906309 0.622334 -1.388374 2.813705 -1.365908 -2.248125 1.110456 -1.669974 -0.658115 0.438307 -0.546816 -1.534639 0.886573 3.709853 -1.247664 0.970183 0.824763 1.023705
wb_dma_ch_sel/always_2/stmt_1 -2.788735 -0.129437 1.581159 -0.329652 0.049948 -1.122418 2.263114 -0.736338 0.818018 -0.654811 -3.871912 -0.788997 -1.441520 1.392031 -0.936105 4.275698 -1.233894 -2.018940 -1.942233 -4.510973
wb_dma_ch_sel/assign_115_valid -0.024045 -0.015967 1.020877 -2.509818 -0.768104 -1.524086 3.074695 -1.845195 0.172231 0.446048 -1.313223 -1.440880 0.626890 -2.501995 1.130127 2.636484 -0.834242 -0.010417 -0.776984 -2.415659
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 2.181854 1.287903 0.798824 -0.674632 4.268688 0.565338 -3.794716 -1.150086 1.180221 4.073278 -3.503801 5.874928 1.994528 -0.622703 -0.980519 0.598925 -2.991936 0.489109 -0.907888 -4.732469
wb_dma/wire_de_txsz -1.659175 1.566264 -1.455452 1.600404 -1.453637 0.431345 -1.764270 -2.747092 -1.050487 1.062028 -4.107023 -2.743384 0.670179 -1.777519 -0.109468 2.623052 -0.588995 -3.840738 -3.472369 -2.827805
assert_wb_dma_ch_sel/input_ch0_csr -2.269035 -2.037174 -0.141060 0.189397 0.134718 0.343872 0.788750 -0.691484 1.547389 -0.497038 -1.591122 -0.178525 -1.104439 0.006604 -0.111497 1.506153 -0.701462 0.520587 -1.160730 -1.174622
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -3.063705 0.714306 -5.114082 0.345731 -2.690415 1.480451 -0.681225 -2.230476 -0.683709 -1.657532 -1.997407 -0.845124 -1.142665 -2.953993 2.089197 5.365524 0.098749 -0.856769 0.006659 5.126414
wb_dma_ch_sel/assign_149_req_p0 0.420879 1.261723 0.400943 -2.069550 -2.191826 -2.286545 3.174855 -1.052404 -0.145538 -0.828683 -1.020409 -3.007818 -0.288736 -1.771117 -0.055272 1.879751 0.367572 -0.385643 -1.099556 -0.910371
wb_dma_de/wire_adr0_cnt_next -0.381858 0.390238 0.875999 0.410442 1.849800 -0.869389 2.231455 0.815960 -4.488126 3.183012 0.504715 3.764717 3.443274 3.427735 1.602089 -0.153515 0.578140 -1.386112 1.005767 0.033185
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 2.487719 2.446757 -3.303624 -2.021136 1.296750 -2.093644 -2.404594 0.668466 -0.719974 2.052169 0.054509 2.497053 0.316847 -0.841305 -1.980366 3.848629 -0.638269 -2.535205 1.453284 0.553744
wb_dma_ch_rf/always_23/if_1/block_1 -1.354342 1.669496 -2.018523 1.122260 -0.234653 -1.328116 -0.008353 1.272063 0.689500 -1.402738 -0.967588 -0.988970 -0.999403 2.692169 -2.195691 -2.552942 0.899325 -0.582117 -0.606499 3.109828
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.359088 -0.448457 0.773952 -0.336738 -0.590742 0.858377 2.331858 -1.553100 0.275229 -2.602113 -1.121773 1.518293 -0.844016 -0.013503 1.944857 0.482895 -1.112094 1.940053 -0.224051 1.359533
wb_dma_rf/wire_ch0_txsz -2.138294 3.303883 -2.298585 1.988073 -2.810936 1.664281 -2.415544 -3.274405 -1.418949 0.528982 -3.330004 -2.380810 0.953961 -2.401988 0.332646 0.438947 0.916750 -1.237769 -3.123363 1.122251
wb_dma_ch_sel/assign_134_req_p0/expr_1 -1.748959 1.645268 0.439559 0.095880 -1.014344 -1.809990 3.149713 0.485471 0.046236 -3.005290 -1.155852 -2.334349 -0.274294 3.201925 -0.613092 -0.129891 -0.992470 -2.119606 -0.531253 0.683258
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -0.224136 -0.413929 -1.277637 -3.362019 -1.123747 0.241640 3.490361 -4.525156 2.160689 -1.590425 1.669342 1.916392 0.387281 -3.235374 1.091775 1.295879 -0.909892 2.758646 1.052050 0.745413
wb_dma_de/always_6/if_1/if_1 -2.666375 3.313707 -1.791693 1.799825 -0.868289 1.348634 -2.184813 -2.148897 -0.078226 0.185361 -4.274021 0.946953 -0.571268 -1.578144 -1.318822 -0.850046 0.486766 -2.703394 -2.488544 -0.669926
wb_dma_ch_sel/assign_128_req_p0 -0.091799 1.480745 0.423660 1.394326 -1.255605 -1.310814 -0.382257 0.934182 -0.636881 -0.620007 -3.238208 -3.500167 -0.249593 2.167491 -2.263442 1.881781 -0.870516 -4.923715 -2.435322 -4.078502
wb_dma_de/assign_77_read_hold/expr_1 1.318330 0.843513 0.903293 0.761167 0.309060 1.023356 -1.340661 1.195925 -0.432067 0.258276 0.172799 2.411814 -1.075193 -0.628634 -0.613895 -2.762687 1.272332 -0.137928 -0.537221 -0.270330
wb_dma_de/wire_de_adr0 2.535434 2.768955 3.022832 -2.452097 2.135011 -2.027487 3.198844 0.068752 -3.089805 1.073197 1.900255 1.978980 3.762036 1.715126 3.210418 -0.642191 -1.534271 0.316161 2.410079 1.085153
wb_dma_de/wire_de_adr1 -1.911176 0.229287 -1.304328 0.719264 1.150362 -0.503629 -0.160996 0.482092 1.203494 -0.120088 -1.175552 0.453910 -0.211583 1.925835 -1.117962 -1.780930 -0.247233 -0.052119 -0.205645 1.526221
wb_dma_wb_mast/always_4 1.233044 0.766604 0.928666 0.754518 0.268637 1.099759 -1.296136 1.134182 -0.336542 0.195719 0.135277 2.382221 -1.116108 -0.703802 -0.619204 -2.655470 1.285725 -0.049391 -0.517203 -0.277560
wb_dma_wb_mast/always_1 5.060167 3.025994 -2.081516 0.448528 -0.191804 0.260802 -2.815355 -1.445920 -2.281332 -1.195955 0.208382 2.514960 2.698670 1.069503 1.120862 0.429899 -3.269533 0.633729 -0.623964 3.581183
wb_dma_rf/wire_ch3_csr 2.831764 1.471181 -1.491427 0.175214 -2.001392 -0.340524 -1.760385 0.132415 -5.893501 1.285706 -0.529843 0.443980 2.923365 -0.038057 2.077573 1.891210 -0.292206 -1.024671 2.320109 1.137424
wb_dma_ch_rf/reg_ptr_valid -1.984460 -1.074240 -2.008695 -1.154810 1.168455 0.458048 0.785277 -1.853893 3.448465 -1.718928 -2.241962 3.341012 -0.107612 0.595521 -0.296431 -0.224381 -2.966709 2.557236 0.524598 1.217287
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.293042 -0.233019 0.823773 -0.261146 -0.540718 1.934392 0.263451 -0.723121 1.310787 -1.211615 -0.773681 3.266292 -2.283208 -2.006844 -0.399262 -0.373551 0.743197 1.660881 -0.151274 -0.779210
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.572623 2.280669 1.373721 -0.761016 -1.828493 -1.806274 2.723945 0.939868 -0.707093 -2.394809 1.782861 -2.857809 -0.733162 2.881525 -2.012565 3.558383 0.417110 -4.004411 1.098185 -2.155423
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 0.563413 2.250379 1.311725 -0.735815 -1.787188 -1.831169 2.700451 0.965273 -0.717789 -2.299458 1.689065 -2.867121 -0.728255 2.847130 -2.006970 3.601743 0.436941 -4.002417 1.082873 -2.163769
wb_dma_de/input_mast0_drdy 0.695627 -0.482001 -3.654100 -0.409638 -0.768841 0.642830 -0.806982 0.537915 -2.064050 0.392778 -2.620836 1.344523 -0.249095 -3.563029 3.785434 3.845597 -0.843675 -0.782394 -0.740412 4.528909
wb_dma_rf/assign_6_csr_we/expr_1 3.562068 2.968143 2.686985 -3.024027 -0.223505 -0.585479 2.344426 -2.776175 1.372780 -0.574552 -1.751135 1.715989 0.807919 -2.997292 1.562878 -2.681388 -0.912892 2.322775 -1.598946 -2.262608
wb_dma_ch_sel/assign_154_req_p0 0.395128 1.334044 0.295194 -1.966552 -2.064884 -2.288699 3.137786 -1.058494 -0.317750 -0.819547 -1.221244 -2.847831 -0.289543 -1.560364 -0.060037 1.898436 0.298852 -0.650663 -1.254649 -0.926202
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.384333 -0.623016 -0.210393 1.382987 -1.808869 1.006636 -2.914618 -0.501030 0.937270 0.856501 -2.669250 -5.423777 0.008134 -2.534474 -0.706449 2.650731 -0.635229 -1.923480 -2.004129 -3.524504
wb_dma/wire_ch5_csr 1.814328 1.720601 -1.538223 0.482665 -0.271978 -0.751309 -0.794567 0.523427 -4.717914 0.458686 -1.366202 1.909924 2.699011 1.684081 2.281249 0.189349 -1.518085 -1.331570 0.770446 2.722491
wb_dma_ch_pri_enc/wire_pri10_out -1.141610 -0.162407 0.799174 -0.222781 -0.539601 1.936252 0.146025 -0.656850 1.242192 -1.205466 -0.709710 3.290611 -2.214046 -1.978446 -0.327773 -0.518725 0.739447 1.619860 -0.068660 -0.628420
wb_dma_ch_rf/assign_20_ch_done_we 0.800871 0.366874 0.357517 -0.285796 -1.087623 1.294516 -0.736697 -1.038978 -0.507481 0.373694 -0.991146 0.075457 -0.073184 -3.257010 0.990724 1.771765 -0.250180 -0.900355 -0.905148 -1.694617
wb_dma_wb_mast/input_wb_ack_i 4.724152 3.751768 -2.823944 0.714618 -0.450490 0.132048 -2.727780 -0.246322 -2.536559 -1.326708 -1.656390 2.614185 0.777117 0.347153 1.406120 1.163209 -2.009139 -0.654030 -1.867434 4.678616
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -2.482993 3.276932 -1.811616 1.957350 -0.735566 1.343362 -2.421640 -1.994368 -0.145524 0.350510 -4.314226 0.940140 -0.511249 -1.441280 -1.371912 -1.119542 0.457981 -2.810078 -2.615767 -0.727945
wb_dma_rf/input_dma_rest 2.154520 -0.477534 -0.692962 -1.040355 0.923947 0.064426 -0.373655 -0.642853 0.818219 -0.230009 -0.343778 2.150882 1.186062 0.101518 0.583850 -0.516126 -2.443296 1.078742 0.413814 0.112621
wb_dma_ch_sel/always_5/stmt_1 0.256790 0.351782 -2.430859 -0.015611 -0.842029 -0.034027 -1.175801 -2.866244 -2.587716 2.520260 1.495301 1.777306 -0.746586 -4.716604 -0.313519 0.400906 2.860910 -2.612142 -2.508716 -0.702753
wb_dma_ch_sel/always_40/case_1 -2.125155 -1.132326 -2.030773 -1.244496 1.138669 0.431982 0.877948 -1.917475 3.536931 -1.782336 -2.232446 3.289943 -0.154341 0.541608 -0.265206 -0.138401 -2.964611 2.663441 0.597277 1.251400
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.996413 0.261986 -1.353481 0.748181 1.150358 -0.547864 -0.127359 0.510632 1.268279 -0.174386 -1.272011 0.426380 -0.239351 2.016990 -1.226176 -1.785764 -0.250659 -0.168088 -0.258159 1.534685
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.133832 0.805720 1.945858 -2.082997 -0.289354 -2.083021 3.578703 -0.300244 -0.334591 -0.265323 0.374016 -1.359692 -0.139431 0.461667 0.010004 3.281536 -0.048181 -1.409926 0.251101 -2.502403
wb_dma/wire_de_csr -0.317118 -1.454326 -2.525055 -0.368060 -0.506474 2.764313 -1.786578 -2.744877 1.810189 -1.861946 -0.872267 2.399074 0.688451 -1.444586 1.447345 3.061014 -3.541967 1.940657 1.254186 1.165816
wb_dma_de/always_23/block_1/case_1/block_1/if_1 2.361770 2.379771 -3.238089 -1.949911 1.415757 -1.934907 -2.593109 0.676289 -0.670992 2.005465 0.242870 2.684387 0.385749 -0.569588 -2.000583 3.878201 -0.754916 -2.319340 1.823382 0.604545
wb_dma_ch_sel/always_37/if_1/if_1 0.894430 3.265911 0.486250 -1.020848 2.242120 0.024422 2.396513 -2.335840 -0.556130 2.135714 0.409215 3.917061 4.835410 1.199888 0.685246 -3.722083 -1.431208 -2.998899 0.684769 -1.589487
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.270539 0.880301 0.890358 0.696048 0.277503 0.991047 -1.250680 1.154011 -0.481973 0.241107 0.166379 2.311326 -0.980312 -0.566381 -0.580612 -2.578454 1.202490 -0.209532 -0.459606 -0.244835
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -2.560352 -1.076780 -0.136886 -1.013700 -0.875969 0.979047 1.525244 -1.932142 1.732270 -1.509608 -0.803868 0.989485 -1.194257 -1.445314 0.335141 2.259904 -0.514231 1.919152 0.483131 -0.308611
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -2.696847 -0.490339 -2.242733 -0.962557 -2.506568 1.971984 1.417860 -4.322181 1.012860 -1.669153 2.362104 -0.697077 -0.328578 -3.529167 1.211271 3.408595 0.710595 1.183242 1.183359 1.958320
wb_dma_ch_rf/always_10/if_1/if_1 -0.924126 0.645900 2.608365 -2.254064 -0.655925 -0.166040 3.669272 -0.978134 0.792687 -1.409926 -0.335377 2.077670 -2.167312 -1.387032 -0.260269 2.603586 0.611887 0.103521 0.089760 -2.953414
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -1.253956 -0.169621 0.688570 -0.297556 -0.557462 1.928694 0.256907 -0.779173 1.262410 -1.204697 -0.710298 3.284482 -2.136795 -1.973482 -0.265961 -0.365081 0.676227 1.631538 -0.069675 -0.546836
wb_dma_ch_sel/input_ch3_adr0 0.708196 0.799551 0.089150 0.735190 1.926648 -0.038720 1.562819 -0.549086 -0.750276 -1.645546 0.006852 3.412725 0.573494 2.241826 2.117300 -3.180355 -1.958185 -1.098519 -2.919419 2.709433
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -0.261274 -0.555378 -2.805921 -1.924025 -1.505595 1.882867 0.919974 -4.716387 1.551691 -1.781285 1.999987 1.381326 1.029746 -3.235488 1.700592 2.633195 -1.629466 1.916288 1.546036 2.062713
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -2.582339 -1.133018 -0.113206 -1.011075 -0.840066 0.950968 1.550126 -1.904014 1.787524 -1.484384 -0.813339 0.968976 -1.206261 -1.414072 0.273450 2.244067 -0.502118 1.922430 0.457305 -0.325922
wb_dma_de/wire_de_txsz -1.482330 1.730066 -1.536283 1.666933 -1.350180 0.356997 -1.888163 -2.759459 -1.247533 1.141599 -4.284532 -2.649864 0.827037 -1.641010 -0.027268 2.604417 -0.739188 -4.131141 -3.576146 -2.820326
wb_dma_rf/input_de_adr1 -1.964905 0.232656 -1.320298 0.734723 1.138056 -0.539867 -0.164201 0.523431 1.231295 -0.153119 -1.240813 0.380292 -0.248259 1.882337 -1.175520 -1.747354 -0.200007 -0.073106 -0.221760 1.503873
wb_dma_rf/input_de_adr0 3.727449 1.579141 2.991651 -1.851184 3.382789 -1.602451 2.385617 0.205254 -2.353061 2.129896 1.603550 2.398842 3.243026 0.596128 3.778413 -2.015825 -1.518480 0.442041 -0.200817 0.933322
wb_dma_de/always_2/if_1 0.783353 1.701987 2.507309 -2.332361 2.282808 -2.585010 4.132114 -1.047837 -4.097548 2.935199 2.343817 3.003938 3.588935 1.423993 2.594779 -0.087518 0.484364 0.316799 1.926621 -0.111463
wb_dma_ch_sel/assign_102_valid -0.276624 -0.156801 1.235760 -2.590176 -0.856929 -1.527885 3.316592 -1.878428 0.383247 0.298251 -1.352153 -1.541803 0.366081 -2.482585 1.034802 2.891122 -0.762254 0.084687 -0.739177 -2.662502
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.666833 4.903776 -0.884574 -0.046257 1.667705 0.008171 1.321481 0.545233 -0.556838 -0.335296 0.183934 2.365383 2.787592 4.075133 0.323136 2.006693 -1.408755 -4.142545 3.744092 1.855767
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.201743 -0.425713 0.828691 -0.323889 -0.600727 0.797292 2.240594 -1.407364 0.166931 -2.527757 -1.038404 1.381006 -0.802479 0.008601 1.964679 0.359652 -1.051704 1.951903 -0.205700 1.443788
wb_dma_wb_mast/assign_4_mast_err -0.856528 0.683499 2.663543 -2.354209 -0.769551 -0.165902 3.694698 -1.015540 0.831764 -1.424954 -0.212777 1.978148 -2.212157 -1.544261 -0.234500 2.716302 0.670495 0.154795 0.151132 -2.951347
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -1.982968 -2.295955 -1.585297 -0.998747 -1.554298 2.054211 0.902790 -2.500657 1.533456 -1.760142 2.054843 -0.395498 -0.331294 -2.491066 1.666379 4.208804 -0.724511 2.095333 1.858917 1.799078
wb_dma_ch_rf/always_2/if_1 -2.168725 -1.155180 -2.157827 -1.178367 1.240182 0.420708 0.859826 -1.901583 3.591940 -1.805639 -2.324456 3.429600 -0.141861 0.731934 -0.295870 -0.306276 -3.084942 2.627932 0.566678 1.408481
wb_dma/input_wb1_err_i -1.073203 0.554649 2.670705 -2.317827 -0.791137 -0.177658 3.818411 -1.051228 0.917427 -1.433830 -0.271967 1.906267 -2.238713 -1.495058 -0.265867 2.734999 0.653954 0.247423 0.139266 -3.002844
wb_dma_ch_sel/assign_133_req_p0/expr_1 -1.460904 1.708459 0.335606 0.207987 -0.874214 -1.735000 2.810737 0.424906 -0.111373 -2.764126 -1.215060 -2.209154 0.006798 3.081153 -0.434354 -0.446169 -1.129726 -2.154305 -0.675548 0.790180
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.315094 1.199035 0.295535 -2.013915 -2.048087 -2.229571 3.157429 -1.177390 -0.180331 -0.824368 -1.198923 -2.720243 -0.214793 -1.668159 0.052031 1.974461 0.171247 -0.476105 -1.206087 -0.952213
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.188914 0.783512 2.070538 -2.165366 -0.348250 -2.127165 3.718555 -0.291835 -0.283753 -0.245590 0.494007 -1.522146 -0.188007 0.404140 0.000121 3.332804 0.013003 -1.424370 0.290669 -2.615463
wb_dma_ch_sel/assign_121_valid -0.185631 -0.069864 1.083035 -2.443691 -0.779168 -1.537647 3.121748 -1.868026 0.224865 0.463901 -1.515226 -1.483664 0.555612 -2.424830 1.117726 2.806564 -0.898666 -0.075480 -0.866222 -2.613142
wb_dma_ch_sel/assign_4_pri1 -1.026990 -1.205477 0.746988 0.922422 0.451182 1.301004 -0.455773 0.475095 1.116424 -0.250936 -1.442496 2.116394 -2.106224 -0.566295 -0.721797 -1.095952 0.522339 0.355130 -1.659035 -1.446310
wb_dma_de/always_2/if_1/cond -1.307948 -2.234185 -0.224768 -1.522275 0.181216 -1.490521 3.545297 -1.445853 -0.830698 2.016628 3.225311 0.494848 0.232967 -0.826610 0.193899 1.289295 2.598004 0.898027 0.686537 -0.543747
wb_dma_ch_rf/reg_ch_csr_r 1.789478 1.646460 -3.121030 -1.142527 1.723783 -0.837182 0.005564 1.882857 -1.074626 1.074335 1.003302 4.069860 1.197608 1.010884 -0.834354 1.434393 -1.272499 -4.021334 1.531819 2.665851
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.163288 -0.153902 0.746616 -0.243990 -0.517379 1.913503 0.197655 -0.692982 1.228788 -1.185887 -0.718760 3.323513 -2.128449 -1.912956 -0.285557 -0.487081 0.706799 1.604732 -0.049355 -0.549873
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.510942 2.190166 1.237656 -0.733335 -1.791868 -1.739879 2.677279 0.824123 -0.763843 -2.317872 1.628498 -2.664042 -0.708611 2.795384 -1.945271 3.513775 0.405331 -3.984926 0.929519 -2.070739
wb_dma_wb_if/wire_slv_we 0.751690 6.822611 0.316369 1.501452 0.119107 1.405974 0.433581 -1.512934 -1.547746 -0.546086 -1.387959 1.733358 3.540742 4.714884 2.261208 -0.748177 0.576273 0.197338 0.969612 3.428343
wb_dma_de/assign_70_de_adr1 -1.845455 0.304521 -1.290456 0.710413 1.147660 -0.568258 -0.180782 0.559992 1.179602 -0.064100 -1.218528 0.396340 -0.153697 1.945990 -1.139436 -1.817651 -0.200288 -0.099450 -0.186067 1.560839
wb_dma_ch_sel/always_38/case_1/stmt_4 -2.664814 -1.166840 -1.859941 0.582052 -1.338170 2.755317 -1.285996 -2.254859 1.135141 -1.679205 -0.639624 0.451486 -0.570690 -1.523220 0.907311 3.704841 -1.227842 0.964359 0.813820 1.006557
wb_dma_ch_sel/reg_ch_sel_r 0.998176 3.130392 0.616915 -1.089319 2.184790 0.054689 2.476618 -2.328696 -0.370222 2.116726 0.517713 3.660853 4.784687 0.984441 0.793729 -3.779885 -1.382963 -2.800107 0.639852 -1.584811
wb_dma_ch_sel/always_38/case_1/stmt_1 -0.256738 0.934964 -4.017299 -0.367165 -2.349610 -1.660507 -0.029976 -3.317837 -2.488110 1.146220 1.514074 -1.565605 -0.530233 -3.699888 -0.861308 1.862112 2.664636 -2.786990 -2.492251 0.975733
wb_dma_ch_sel/always_38/case_1/stmt_3 -2.866930 -1.393267 -1.864443 0.613977 -1.379776 2.891124 -1.312057 -2.329523 1.319086 -1.753244 -0.758559 0.513725 -0.751421 -1.618845 0.871473 3.760549 -1.271477 1.108896 0.760202 0.866155
wb_dma_ch_sel/always_38/case_1/stmt_2 -1.235511 -0.189198 -0.967620 1.304308 -1.074494 3.728117 -2.641056 -1.046780 0.566749 -1.384533 -0.450385 2.810039 -1.516137 -2.108163 0.252063 0.978130 0.022597 0.739973 0.374170 0.749037
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.252647 0.825894 0.978361 0.722752 0.266922 1.071938 -1.318385 1.184891 -0.361292 0.205666 0.136101 2.424572 -1.144834 -0.699228 -0.668643 -2.754925 1.295524 -0.094813 -0.540738 -0.355598
wb_dma_ch_pri_enc/wire_pri30_out -1.041730 -0.010992 0.823924 -0.264519 -0.505349 1.895674 0.148459 -0.673535 1.136964 -1.187692 -0.678162 3.334641 -2.135395 -2.002400 -0.323821 -0.571850 0.743588 1.591107 -0.046453 -0.609833
wb_dma_ch_sel/reg_ch_sel_d -2.807728 1.590902 -0.928374 -0.036116 -0.059980 0.158132 3.305356 -1.329301 -0.020425 -3.878399 1.166290 4.990722 -0.606458 4.943369 -1.738964 1.433177 -1.070726 -2.639007 1.375989 0.552903
wb_dma_ch_rf/assign_14_ch_adr0_we 2.547707 2.745443 3.277797 -2.544409 2.116067 -2.007550 3.147939 0.314643 -3.051347 1.340780 1.932858 1.928950 3.856526 1.674380 3.019288 -0.480860 -1.404242 0.425411 2.699997 0.759942
wb_dma_rf/wire_ch1_csr 2.816796 1.454100 -1.645198 0.347419 -2.079918 -0.070107 -2.045661 0.138239 -5.990339 1.285939 -0.552483 0.661450 3.061465 0.083573 2.170077 2.078599 -0.373077 -1.047443 2.401655 1.323731
wb_dma_inc30r/always_1/stmt_1/expr_1 -5.530339 0.115429 -1.904576 0.304107 -0.446467 -1.377025 2.700237 -0.486179 -2.024207 1.147453 0.798155 0.755978 1.279054 3.302251 -1.246864 0.289683 2.649423 0.041415 3.442230 1.978980
wb_dma_rf/wire_pause_req 5.275492 1.908861 -0.976694 -2.374125 1.367798 -0.307060 1.148391 -1.536646 1.709709 -0.162793 -0.575346 4.256124 1.545335 -2.720164 0.685946 -4.347996 -2.854044 -1.918044 -2.785076 -0.256574
wb_dma_ch_sel/assign_95_valid -0.639792 3.098795 -0.773082 -0.815586 -2.004713 -1.787325 0.666848 0.607280 -5.802111 3.260569 0.131221 -1.853101 1.643154 -0.905581 0.708266 5.806800 3.414083 -3.129040 3.623974 -0.098674
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -4.227058 -1.766695 -1.500881 0.899841 1.305706 -0.253100 0.663840 -0.184725 2.759083 -0.658258 -2.792876 0.187904 -1.281561 2.013870 -1.246966 -0.264022 -0.936015 0.401769 -1.379596 0.393821
wb_dma_ch_rf/reg_ch_stop -0.977874 0.625109 2.766108 -2.322917 -0.825322 -0.167744 3.757414 -0.953864 0.938511 -1.405940 -0.291220 1.835257 -2.329547 -1.528052 -0.356856 2.780899 0.712873 0.160126 0.103576 -3.159902
wb_dma_ch_sel/assign_146_req_p0 0.236809 1.186705 0.482325 -2.017768 -2.064989 -2.257648 3.254289 -1.107909 -0.180468 -0.809155 -1.243652 -2.914360 -0.346898 -1.621291 -0.103622 2.072851 0.283057 -0.536438 -1.248548 -1.244867
wb_dma_ch_sel/always_45/case_1/stmt_1 0.492856 1.413757 -0.688270 0.361078 -1.394454 -0.812546 0.167162 0.738323 -0.519030 -1.251201 0.186194 -1.453541 -0.809420 0.731060 -1.063143 -0.648432 1.125133 -0.555027 -0.384131 1.505046
wb_dma_de/input_dma_abort -1.062511 0.585950 2.770195 -2.219999 -0.771432 -0.034605 3.662984 -0.948501 0.976103 -1.477645 -0.410065 2.074877 -2.405157 -1.488179 -0.364839 2.699664 0.681555 0.228160 0.096371 -3.163838
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.111241 -0.098204 0.789013 -0.244067 -0.508231 1.926900 0.137971 -0.693663 1.189438 -1.198257 -0.692924 3.361282 -2.171758 -2.006820 -0.364956 -0.606071 0.773809 1.617025 -0.073874 -0.608537
wb_dma_de/input_adr1 0.508046 1.456722 -0.766396 0.378761 -1.375182 -0.799598 0.147784 0.715176 -0.554023 -1.263085 0.197206 -1.440917 -0.785454 0.730681 -1.079484 -0.682501 1.138770 -0.586238 -0.442997 1.538318
wb_dma_de/input_adr0 0.352248 3.250222 2.150918 -2.851077 0.846960 -2.194269 4.967785 -1.821234 -2.204054 -2.015868 3.373462 1.565637 2.366776 1.624089 3.193905 -1.633153 -1.066864 1.113822 2.557160 3.673170
wb_dma_ch_arb/reg_next_state -2.758848 1.612875 -1.282511 0.153015 -0.092637 0.222952 3.150500 -1.419646 -0.168834 -4.034302 1.294213 4.952348 -0.458597 5.196563 -1.612953 1.409000 -1.261896 -2.858774 1.398151 0.952893
wb_dma_wb_mast/input_wb_err_i -0.919517 0.619897 2.699620 -2.334138 -0.743775 -0.166276 3.743517 -0.922192 0.875244 -1.423141 -0.208229 1.913770 -2.243590 -1.444709 -0.313676 2.671088 0.704211 0.183319 0.165122 -2.994520
wb_dma_wb_if/wire_wbs_data_o -0.026543 0.418873 -1.333987 1.671082 -1.438571 3.694760 -5.110386 -0.150898 0.734055 -1.011812 0.283247 -0.684686 0.464805 -0.452567 -0.457153 3.515792 -1.396978 0.473954 2.430145 0.578351
wb_dma_de/assign_73_dma_busy 1.001163 0.910849 -1.309062 0.062197 1.294085 0.024796 1.507891 -1.846432 2.396663 1.034385 -2.895458 0.257192 2.668274 -0.970948 0.659299 -5.011785 -2.066143 -2.349801 -4.176682 -0.693818
wb_dma_de/always_22/if_1 2.990008 3.068867 -3.489177 -2.168513 1.835290 -1.535794 -0.658584 -0.107185 1.545659 1.840505 -0.130236 2.569846 1.700796 -0.551914 -1.784345 0.520774 -1.223524 -3.057610 0.146397 0.875072
wb_dma_rf/wire_ch2_csr 2.727189 1.337009 -1.738912 0.260179 -2.185866 -0.145944 -2.053155 0.149771 -5.865516 1.352273 -0.413453 0.420788 2.921396 -0.159587 2.044396 2.376123 -0.229991 -0.993667 2.606676 1.217707
wb_dma_de/input_de_start 0.597755 1.829414 -3.110178 0.212153 -2.341130 -0.812382 -0.932542 -2.383770 -2.945781 1.310086 1.432724 0.462469 -1.738344 -4.360692 -1.594938 0.083992 3.939307 -3.299542 -3.063904 0.260695
wb_dma_pri_enc_sub/always_3/if_1 -1.162108 -0.099772 0.753273 -0.242492 -0.497337 1.945726 0.124566 -0.692000 1.240232 -1.172933 -0.722100 3.408245 -2.156990 -1.957558 -0.314904 -0.577399 0.718152 1.637069 -0.078013 -0.590577
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 2.333886 0.895284 0.795577 0.198049 -0.552365 -0.881999 -1.490463 0.420729 -0.567749 1.915771 -1.068807 -3.277387 1.157377 -1.940031 -0.311875 -1.745537 0.309514 -1.188171 -1.686208 -2.178056
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.567429 2.200951 1.351766 -0.747176 -1.795069 -1.848130 2.794335 0.865981 -0.772226 -2.274164 1.767497 -2.860430 -0.619648 2.860213 -1.963310 3.618162 0.402718 -4.091391 1.079045 -2.199996
wb_dma_ch_sel/assign_132_req_p0/expr_1 -1.603692 1.563078 0.362218 0.083430 -1.008783 -1.794651 3.064900 0.375605 -0.035597 -2.824325 -1.183542 -2.290206 -0.134599 2.962408 -0.479485 -0.230852 -1.001283 -2.039232 -0.630780 0.695997
wb_dma_ch_rf/always_25/if_1/if_1 -1.061734 -0.138516 -0.663939 1.212711 0.148231 -0.681581 0.961278 -2.404802 -3.465661 1.556472 0.416744 2.606658 0.485986 1.426680 0.302948 -0.542138 2.227133 0.496045 -1.650473 -0.165913
wb_dma_ch_sel/assign_98_valid/expr_1 -1.974838 3.623332 -0.929026 -1.471652 0.539734 -4.187084 4.091578 0.189763 -4.014229 1.798430 -1.258995 -0.617216 2.014454 2.302965 1.137412 2.467028 1.141276 -2.871752 1.088010 2.378891
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 2.188408 1.181457 -3.561848 -1.253815 1.623283 -0.942786 -0.317756 1.702471 -0.904662 1.796348 0.439737 3.400928 2.094811 0.153498 -0.575452 0.990000 -1.888503 -4.054224 1.224751 2.303445
wb_dma_ch_sel/reg_pointer -2.166820 -1.055210 -2.066846 -1.242076 1.108178 0.393781 0.878819 -1.905287 3.536302 -1.756267 -2.288068 3.210979 -0.151068 0.508722 -0.293443 -0.155717 -2.961076 2.642497 0.550393 1.293196
wb_dma_wb_if/input_wb_err_i -0.966334 0.676979 2.668688 -2.257692 -0.686505 -0.175606 3.688406 -0.980373 0.820866 -1.409712 -0.420907 1.987828 -2.183500 -1.359299 -0.299856 2.639961 0.577166 0.063838 0.059780 -3.054784
wb_dma_rf/input_de_csr -0.330862 -1.495721 -2.420869 -0.389724 -0.370856 2.720469 -1.678753 -2.739223 1.816768 -1.833748 -0.957336 2.461081 0.707911 -1.354195 1.430974 2.979675 -3.604472 1.844259 1.145086 1.059058
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 1.292714 0.852647 0.918586 0.769945 0.277523 1.069553 -1.331691 1.164360 -0.457152 0.253110 0.128695 2.376204 -1.040411 -0.673764 -0.642090 -2.717593 1.273340 -0.144225 -0.521521 -0.267380
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.316903 1.143966 -0.568819 0.842817 0.242004 0.574359 -0.737244 0.128869 -1.301852 -0.431241 -0.850202 0.724355 1.653717 1.563883 2.041299 -1.038031 -0.867970 0.329155 -0.149967 2.599830
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.154136 -0.060022 0.810675 -0.270593 -0.510372 1.932669 0.196167 -0.680684 1.179810 -1.204921 -0.655637 3.373638 -2.181024 -1.927258 -0.320921 -0.496856 0.759584 1.584098 -0.015460 -0.627748
wb_dma_ch_sel/assign_165_req_p1/expr_1 1.246225 0.843345 0.980065 0.695948 0.271746 1.108743 -1.233085 1.137455 -0.360277 0.208929 0.112958 2.489295 -1.176268 -0.703711 -0.670956 -2.708154 1.338918 -0.102954 -0.539653 -0.417285
wb_dma_ch_rf/input_de_adr0_we 0.728490 -1.027097 0.249645 -1.578668 -0.168638 -0.685207 2.160068 -0.268741 0.330318 -0.070364 2.725731 -0.829773 0.262044 -0.921981 0.799163 0.465335 0.501932 1.096398 1.047209 0.885349
wb_dma_ch_sel/assign_161_req_p1 1.322423 0.976784 0.974117 0.729980 0.304342 1.024255 -1.284667 1.211608 -0.508620 0.252438 0.118405 2.419786 -1.057263 -0.624230 -0.653701 -2.665993 1.314908 -0.250375 -0.475378 -0.347255
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 1.559250 1.520153 -3.217954 -1.087793 1.732419 -0.612861 -0.151623 1.585263 -0.698854 1.098094 1.039003 4.089736 1.189584 0.924257 -0.990394 1.546192 -1.358316 -3.999836 1.575307 2.336214
wb_dma_ch_sel/assign_129_req_p0 -0.106390 1.416963 0.351029 1.473802 -1.157897 -1.283985 -0.418892 0.989695 -0.653339 -0.620662 -3.128007 -3.448284 -0.209892 2.345523 -2.153190 1.829886 -0.952537 -4.918383 -2.386873 -3.894081
wb_dma_de/wire_de_ack -0.484160 -0.737603 -2.890971 -1.895136 -1.628141 2.064484 0.923823 -4.853932 1.692629 -1.888398 1.905193 1.440337 0.838964 -3.433803 1.713087 2.793772 -1.603950 2.020537 1.456578 1.964656
wb_dma_ch_arb -1.455676 1.378283 -1.329705 0.304745 -0.151860 -0.318654 2.289192 -1.035186 -0.683903 -2.488513 0.507041 3.415912 0.610015 3.753893 -1.233308 -0.177144 -1.212913 -2.971700 0.299173 0.481885
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -2.031958 -0.237864 0.842607 -0.264015 -0.570872 0.806010 2.126779 -1.375454 0.001012 -2.524222 -1.087600 1.395627 -0.670147 0.044020 2.068816 0.231890 -1.103440 1.830578 -0.291707 1.528389
wb_dma_pri_enc_sub/always_3/if_1/cond 1.365343 0.973228 0.902130 0.771918 0.322185 1.010428 -1.376086 1.216632 -0.510024 0.248584 0.175208 2.427286 -1.025621 -0.641784 -0.647786 -2.805078 1.305868 -0.186738 -0.529855 -0.263870
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -4.196857 -1.764703 -1.432701 0.951469 1.263604 -0.235614 0.653102 -0.200971 2.752319 -0.641474 -2.794402 0.245457 -1.315557 1.954005 -1.269801 -0.260994 -0.931508 0.388920 -1.382831 0.310017
wb_dma/wire_de_txsz_we -0.425298 -0.527144 -0.072038 1.184440 -1.874592 0.835497 -2.647624 -0.502755 1.010544 0.812030 -2.671203 -5.596746 -0.053449 -2.571187 -0.798625 2.868029 -0.582234 -1.949330 -1.942912 -3.708106
wb_dma_ch_pri_enc/wire_pri16_out -1.161718 -0.185849 0.766402 -0.218216 -0.499172 1.949483 0.114377 -0.663460 1.259634 -1.179927 -0.707539 3.302285 -2.186079 -1.987307 -0.360900 -0.569715 0.740298 1.618242 -0.131660 -0.668617
wb_dma_ch_pri_enc -1.249702 -0.224674 0.750323 -0.273031 -0.533462 1.876502 0.279143 -0.701732 1.269812 -1.215643 -0.745942 3.136180 -2.164065 -1.886735 -0.344587 -0.329140 0.667453 1.588784 -0.117321 -0.690607
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -2.278601 -2.043677 -0.141310 0.151752 0.163096 0.336521 0.828755 -0.717776 1.569640 -0.510381 -1.592369 -0.147988 -1.077859 0.016858 -0.090370 1.525781 -0.701577 0.557598 -1.125010 -1.151899
wb_dma_ch_rf/always_11/if_1/if_1/cond -1.515131 0.677427 2.537779 0.391107 0.353971 -0.054512 0.938832 0.451087 0.446276 -0.441050 -3.728883 1.584475 -2.550479 0.787681 -1.534834 1.559948 0.042447 -2.128469 -2.450691 -4.867207
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.540882 2.213926 1.364987 -0.736519 -1.749019 -1.847842 2.737844 0.895599 -0.777461 -2.276202 1.657340 -2.833955 -0.722736 2.897077 -1.991841 3.574422 0.459391 -4.067705 1.001691 -2.237564
wb_dma_ch_pri_enc/wire_pri7_out -1.165763 -0.089384 0.804587 -0.241735 -0.497619 1.885664 0.168847 -0.666973 1.221781 -1.177252 -0.756860 3.339525 -2.155311 -1.940207 -0.335517 -0.509193 0.740765 1.533104 -0.141238 -0.664460
wb_dma_ch_sel/always_6/stmt_1/expr_1 -2.719361 -0.376373 -2.285345 -0.888443 -2.483489 1.985261 1.306877 -4.300362 0.958837 -1.643359 2.238401 -0.723878 -0.308200 -3.490788 1.118074 3.333231 0.705607 1.033797 1.130468 1.888543
wb_dma_wb_if/wire_mast_err -0.884104 0.672342 2.635003 -2.250340 -0.663420 -0.138964 3.671291 -0.986917 0.764896 -1.402148 -0.249989 2.168267 -2.155463 -1.367750 -0.191299 2.587527 0.610852 0.101980 0.109966 -2.905244
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond -3.669327 2.639060 -2.814766 1.218142 -0.941501 0.269779 -1.199123 -3.150846 0.288542 0.151998 -4.532473 -1.229900 0.619153 -0.780523 -0.756424 1.083894 -0.783481 -2.596208 -2.134861 -0.179121
wb_dma_wb_if/input_wb_cyc_i 3.931719 3.563968 -0.298533 1.719086 -1.612523 1.060859 -2.217933 0.945975 -1.769998 -4.101760 1.705131 -3.262994 0.569059 1.594772 0.686940 0.585277 -2.376240 -4.621787 0.551944 1.874279
wb_dma_ch_sel/assign_97_valid -0.984922 3.096512 -0.580909 -2.288985 -1.782668 -3.947440 3.003710 0.109330 -5.206982 3.217687 -0.440884 -3.240201 2.188208 -0.241915 0.759426 6.100915 2.778687 -2.427095 3.580180 -0.227076
wb_dma/wire_mast0_drdy 0.511701 -0.573384 -3.439642 -0.355063 -0.940669 0.692539 -0.765367 0.644737 -1.886619 0.361979 -2.565461 0.862367 -0.440234 -3.604210 3.507046 4.046502 -0.655332 -0.830850 -0.716009 4.111558
wb_dma_ch_pri_enc/wire_pri8_out -1.213398 -0.151574 0.832568 -0.253176 -0.519234 1.995023 0.173613 -0.695455 1.278696 -1.239766 -0.708162 3.444611 -2.279435 -2.059244 -0.368145 -0.544890 0.769353 1.706558 -0.076315 -0.628571
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.174961 -0.163320 0.763084 -0.246105 -0.532542 1.932632 0.171232 -0.666325 1.210240 -1.202944 -0.661458 3.301194 -2.201933 -1.983649 -0.348518 -0.552490 0.739391 1.600643 -0.110413 -0.616459
wb_dma_wb_if/wire_pt_sel_o 3.178365 2.728272 -1.695173 2.859122 -0.409082 3.499327 -4.834981 0.820189 -3.680084 -2.166430 -0.085881 3.648221 1.226655 1.193859 1.299143 -0.543015 -2.921017 -3.874764 -0.199481 2.556743
wb_dma_de/assign_77_read_hold/expr_1/expr_1 1.203077 0.872314 0.987545 0.722032 0.233782 1.024096 -1.202236 1.128620 -0.410878 0.219011 0.130596 2.380407 -1.113974 -0.683812 -0.651954 -2.570930 1.304676 -0.163237 -0.531996 -0.387493
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.260668 -0.560455 0.871771 -0.269498 -0.554472 0.788171 2.235111 -1.370992 0.305909 -2.495077 -1.055978 1.318201 -0.847516 0.075408 1.932863 0.299969 -1.061678 1.964237 -0.308767 1.397365
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.157414 -0.117763 0.774162 -0.264413 -0.517247 1.840012 0.217562 -0.660482 1.176636 -1.166077 -0.700876 3.223672 -2.129785 -1.861925 -0.346886 -0.429613 0.690055 1.544732 -0.041502 -0.628617
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.468846 1.613451 -1.998301 1.049707 -0.273623 -1.333038 0.061198 1.170540 0.733659 -1.420455 -1.025193 -0.993523 -1.026058 2.606546 -2.225583 -2.345875 0.854435 -0.592905 -0.633825 3.013292
wb_dma_ch_pri_enc/wire_pri22_out -1.265932 -0.246173 0.737335 -0.243659 -0.537127 1.925540 0.194112 -0.739631 1.333369 -1.207826 -0.706023 3.239009 -2.199186 -2.003067 -0.310158 -0.442752 0.717198 1.693766 -0.076376 -0.607711
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.201713 -0.373090 0.762753 -0.319139 -0.604298 0.800044 2.169035 -1.476886 0.180837 -2.497896 -1.087689 1.388869 -0.759540 0.028207 1.967269 0.399786 -1.106186 1.862082 -0.282171 1.456643
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.154041 0.779685 1.969728 -2.135211 -0.302993 -2.102177 3.665181 -0.307253 -0.323255 -0.252601 0.419255 -1.406015 -0.118885 0.442997 0.022749 3.267948 -0.026207 -1.446758 0.248967 -2.490804
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.365710 1.309816 0.191644 -1.959016 -1.974782 -2.241251 3.110591 -1.056929 -0.346160 -0.857373 -1.141896 -2.607206 -0.126988 -1.452798 0.121288 1.824890 0.162220 -0.501737 -1.124513 -0.639356
wb_dma_ch_sel/assign_135_req_p0 0.238274 1.280649 0.319635 -2.041295 -2.094101 -2.302058 3.330685 -1.150914 -0.269330 -0.908122 -1.210434 -2.831140 -0.281793 -1.530043 -0.003679 2.078432 0.263426 -0.563780 -1.183010 -0.937658
wb_dma_ch_sel/wire_gnt_p0_d -3.499834 1.201540 -2.114558 -0.447500 -0.131532 -0.750555 4.026989 -2.456622 -0.092630 -3.932829 1.248374 3.203547 0.835957 5.777050 -0.939346 3.282890 -2.372125 -2.744422 1.791383 1.383528
wb_dma_de/assign_20_adr0_cnt_next 1.727087 -0.695849 1.080763 -0.758867 0.231166 0.687045 -0.606285 2.623174 0.786951 1.771221 -0.536422 -0.354122 1.272156 -0.363581 -0.057215 2.197078 -0.714207 0.412608 1.687923 -1.547220
wb_dma_wb_if/inst_check_wb_dma_wb_if 2.600777 1.293865 -1.913807 1.352684 0.202433 0.648600 -1.510936 0.307612 -3.339031 -1.548959 -0.849428 2.451625 0.794477 0.748649 1.902863 -1.742586 -2.392102 -2.721632 -1.869910 2.967672
wb_dma_ch_sel/assign_153_req_p0 0.272214 1.308748 0.413355 -2.104548 -2.217830 -2.332339 3.364793 -1.189478 -0.191198 -0.900484 -1.177512 -2.969781 -0.301481 -1.681548 -0.078647 2.218335 0.313265 -0.583193 -1.164177 -1.134200
wb_dma_de/assign_82_rd_ack/expr_1 0.123835 1.521908 0.151807 1.224735 -0.923283 2.009944 -2.944224 -0.809431 -0.830398 0.395852 -3.669096 1.000093 -0.374685 -2.462034 0.094220 1.217927 -0.705683 -1.884889 -1.890927 -2.541529
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.643980 0.419907 0.385737 -0.314333 -1.040751 1.227086 -0.542930 -1.071918 -0.571939 0.302006 -0.990947 0.242164 -0.064502 -3.127562 1.001624 1.883585 -0.302058 -0.894929 -0.803264 -1.608235
wb_dma_de/reg_de_csr_we -0.578617 0.719965 -0.145862 -0.650894 -1.203321 2.831119 -2.370937 -2.257554 2.291565 -2.564573 -2.850937 1.461703 0.128517 -0.079108 -0.424617 6.741264 -4.347085 0.631746 1.989653 -2.770622
wb_dma_ch_sel/always_9/stmt_1/expr_1 -2.519111 -1.065739 -0.163361 -0.947795 -0.768539 0.898339 1.502268 -1.872111 1.733030 -1.434879 -0.876291 0.985266 -1.160757 -1.323780 0.316895 2.180949 -0.564657 1.816693 0.401582 -0.357091
wb_dma_ch_pri_enc/wire_pri23_out -1.296440 -0.180538 0.812180 -0.258434 -0.522915 1.926351 0.261415 -0.711457 1.306975 -1.217151 -0.731013 3.320657 -2.211797 -1.991512 -0.366838 -0.459988 0.715145 1.671337 -0.111420 -0.678675
wb_dma_ch_sel/assign_103_valid -0.140430 -0.037222 1.113682 -2.498380 -0.748889 -1.573890 3.170710 -1.914204 0.168781 0.439441 -1.444237 -1.389760 0.558499 -2.398816 1.168127 2.759182 -0.872342 -0.007099 -0.847556 -2.591357
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 2.834771 -0.966921 -0.355304 -1.131869 -0.023834 -1.076893 0.411972 0.018110 -0.646788 1.986200 1.731853 -2.075788 1.939465 -2.676922 1.576961 -1.912002 0.277453 0.764665 -0.369547 0.870230
wb_dma_rf/wire_ch1_txsz 0.704964 1.511253 -0.717630 1.111531 -1.268017 3.505978 -3.305655 -0.431778 -0.681066 -0.992290 1.101618 2.950580 -0.712298 -2.289621 0.281952 -0.421976 0.809928 0.396384 1.406946 1.736590
wb_dma_de/always_23/block_1/stmt_13 -0.648202 0.267091 -3.303527 -0.539761 -2.128488 0.533427 0.185450 -4.524077 -2.606788 2.941314 3.374082 -0.577285 2.301933 -5.056555 1.375971 0.613547 3.226664 0.116866 0.556959 1.718548
wb_dma_de/always_23/block_1/stmt_14 1.538682 1.648174 2.566409 -0.874027 5.269708 -3.404951 -0.170162 0.722572 0.943370 4.272786 -5.613937 0.784517 1.852835 1.558317 -0.518520 -0.853724 -3.162021 -2.301197 -3.987472 -5.384614
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 -1.938785 1.507467 -1.022107 1.904694 0.155652 1.453717 -2.832774 -0.219281 0.517326 0.228133 -4.650160 1.213505 -0.702009 -0.502205 -1.055205 -0.508312 -0.800873 -1.761593 -1.972061 -1.037760
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.737984 -1.097828 0.321205 -1.639055 -0.204618 -0.735360 2.294331 -0.235513 0.402283 -0.121053 2.801791 -0.844820 0.260864 -0.939922 0.859385 0.475122 0.527227 1.139732 1.115327 0.886234
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -1.258268 -0.188978 0.779437 -0.288779 -0.551408 1.973282 0.233545 -0.750271 1.288090 -1.212834 -0.693037 3.327391 -2.200752 -2.039461 -0.319489 -0.425290 0.709403 1.709422 -0.056054 -0.632814
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -0.861445 0.983946 0.944061 -0.895532 -0.588734 -0.974204 1.035514 -1.533623 -0.126578 0.555608 -4.161774 -0.854686 0.270996 -1.391423 0.219906 2.289780 -1.320270 -1.238535 -1.910346 -3.523391
wb_dma_ch_rf/input_ch_sel 3.282246 -0.104238 -2.670856 -1.644315 0.761715 1.597134 1.026064 -3.529950 3.266710 -0.037075 0.408334 1.288945 4.269292 -2.787901 2.402482 -3.088391 -3.973004 0.100295 -0.982974 1.484119
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.807840 0.250217 -1.288179 0.763866 1.167481 -0.536411 -0.201147 0.526284 1.146508 -0.124666 -1.158099 0.425847 -0.162148 1.917329 -1.072740 -1.883759 -0.216731 -0.077037 -0.246531 1.611674
wb_dma_ch_pri_enc/wire_pri4_out -1.209997 -0.177491 0.805728 -0.258201 -0.535725 1.939393 0.179605 -0.679994 1.270543 -1.196897 -0.701001 3.330919 -2.234711 -1.987888 -0.324303 -0.475777 0.742057 1.657229 -0.108451 -0.634515
wb_dma_ch_rf/wire_ch_txsz_we -3.811556 2.531996 -2.733933 1.325325 -0.969598 0.425410 -1.251372 -3.213039 0.325474 0.046146 -4.483790 -1.081881 0.476872 -0.791752 -0.759611 1.177180 -0.788862 -2.561098 -2.168232 -0.269168
wb_dma_de/assign_70_de_adr1/expr_1 -1.935988 0.155466 -1.291079 0.774009 1.164987 -0.510378 -0.116997 0.524714 1.235235 -0.140793 -1.172951 0.472451 -0.206704 1.949834 -1.125615 -1.771611 -0.222866 -0.079265 -0.203367 1.513955
wb_dma_ch_sel/assign_116_valid -0.159718 0.036629 1.055884 -2.515148 -0.831356 -1.465664 3.115333 -1.947389 0.232660 0.379337 -1.440157 -1.356292 0.518530 -2.579648 1.073825 2.772432 -0.815347 -0.027382 -0.765690 -2.534819
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -2.445131 -0.242885 -0.685441 -2.463733 -2.048975 0.154109 4.069350 -4.026346 1.482224 -1.384196 2.149017 -0.189430 -0.855588 -3.450270 0.641372 1.841797 1.490041 1.909698 0.705352 0.764907
wb_dma_ch_rf/always_22/if_1/if_1/cond 1.684559 -0.554067 0.967689 -0.692732 0.162638 0.696984 -0.680563 2.523914 0.772101 1.689687 -0.595730 -0.338475 1.259499 -0.430531 -0.088794 2.098045 -0.708673 0.327731 1.528687 -1.436269
wb_dma_wb_mast/wire_wb_addr_o 0.334292 1.412472 -0.355473 1.188457 -1.524036 0.131087 -0.572011 1.278520 -0.363377 -2.038738 1.332676 -1.646321 -0.630397 2.431796 -2.103893 0.592832 0.496385 -2.710845 0.915885 -0.113912
wb_dma_ch_rf/reg_ch_csr_r2 -1.568527 0.604771 2.414508 0.395183 0.411670 -0.065144 0.931520 0.418331 0.431523 -0.446441 -3.722274 1.635411 -2.502366 0.849134 -1.495952 1.536865 -0.032753 -2.112414 -2.446160 -4.697530
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.172003 -0.089283 -0.715445 1.332723 0.082466 -0.564177 0.899830 -2.606414 -3.513221 1.595409 0.335093 2.736900 0.408886 1.358218 0.243265 -0.725092 2.382482 0.602954 -1.791262 -0.149272
wb_dma_ch_sel/assign_11_pri3 -2.357670 -2.070954 -0.164315 0.193002 0.145802 0.345118 0.831844 -0.739894 1.572288 -0.538149 -1.603968 -0.145882 -1.109930 -0.004530 -0.084056 1.512857 -0.711949 0.581744 -1.124857 -1.140646
wb_dma_de 2.557123 3.307298 -2.366555 -1.480116 1.258867 -0.964827 0.304919 0.597987 -0.232579 1.314470 -0.032571 2.539483 2.412351 0.185722 -0.138832 -0.348629 -1.068439 -3.016187 0.680838 2.129348
wb_dma_wb_slv/wire_wb_data_o 3.211821 1.202413 0.034116 1.509280 3.379524 -0.928099 -1.417478 2.753341 0.660387 0.165752 1.635312 -0.742797 1.178203 3.164735 -0.680901 -3.213611 -1.831892 -5.094870 0.854256 -0.038961
wb_dma_inc30r/always_1/stmt_1 -4.538361 0.336279 -0.802293 1.726849 0.725203 -1.362083 0.880484 0.024391 -3.446571 2.383804 1.371110 0.779471 1.860743 5.208354 -2.147218 0.187287 2.517178 -2.583602 3.506202 -1.043171
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.269437 0.952091 1.017903 0.699974 0.283685 1.060249 -1.213625 1.214761 -0.445092 0.181517 0.111748 2.483707 -1.163110 -0.668535 -0.696356 -2.649165 1.309216 -0.211089 -0.483030 -0.447012
wb_dma_ch_sel/assign_127_req_p0 -2.852713 -0.115236 1.612964 -0.347309 0.107736 -1.072481 2.285691 -0.773266 0.794929 -0.679471 -3.940296 -0.643398 -1.454406 1.500708 -0.890990 4.267601 -1.272908 -1.997003 -1.941652 -4.534273
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -1.099455 -0.049158 0.827194 -0.253092 -0.501416 1.881556 0.200346 -0.637678 1.136727 -1.178554 -0.671270 3.389556 -2.163872 -1.903436 -0.339054 -0.542220 0.742515 1.563730 -0.052291 -0.607408
wb_dma_ch_sel/assign_94_valid 0.651161 1.627316 -3.039933 0.140162 -2.214407 -0.879598 -0.793725 -2.417790 -2.887292 1.420144 1.548816 0.450656 -1.623462 -4.348702 -1.449334 -0.046093 3.929912 -3.106752 -3.036577 0.286151
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -2.669847 3.258322 -1.727131 1.947764 -0.945568 1.571581 -2.422962 -2.054941 0.107993 0.152774 -4.154412 1.012009 -0.822511 -1.701097 -1.488676 -1.112324 0.639120 -2.567203 -2.501431 -0.710743
wb_dma_ch_pri_enc/wire_pri12_out -1.257225 -0.174806 0.721558 -0.259749 -0.562212 1.915384 0.243069 -0.754532 1.284247 -1.217245 -0.760088 3.263521 -2.168862 -1.958023 -0.324289 -0.354909 0.682886 1.621378 -0.079017 -0.652439
wb_dma_ch_rf/always_20/if_1/block_1 2.514963 2.601505 3.181505 -2.461209 2.094475 -1.938732 3.284278 0.413217 -3.094258 1.214018 2.097370 1.863566 3.904891 1.853377 3.142182 -0.521238 -1.426096 0.327609 2.681857 1.033848
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.369088 -0.506145 0.804557 -0.244910 -0.519012 0.807137 2.322099 -1.452682 0.190351 -2.583749 -1.107531 1.493398 -0.780573 0.174571 2.068481 0.377972 -1.188622 1.940223 -0.231038 1.501551
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -1.661225 1.629641 2.511170 -0.657110 -0.483955 0.465169 1.517183 -0.670459 0.537096 -1.317718 -3.009837 2.683557 -2.531908 -0.448485 -1.148774 2.100237 0.179517 -0.938931 -0.995720 -3.929652
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 2.161452 0.144393 -0.638247 0.568234 0.284351 -0.429908 -1.925963 0.343362 -1.058492 2.184697 -1.107618 -1.278139 1.788129 -1.623892 0.753597 -2.630263 -0.286371 -0.421011 -1.590837 0.047905
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -0.179464 -1.350172 -0.828137 -2.026772 0.145481 0.981685 1.009624 -2.502308 2.414425 -1.688646 -1.129644 3.203013 0.148333 -1.303687 0.930651 1.526205 -3.010921 2.859903 0.832391 -0.111395
wb_dma_wb_if/input_slv_din 3.139017 1.193416 -0.083927 1.503347 3.403008 -0.971815 -1.279548 2.580279 0.501915 0.175718 1.454401 -0.618545 1.271424 3.192751 -0.486129 -3.161352 -1.896371 -5.047750 0.727010 0.130017
wb_dma_ch_sel/assign_94_valid/expr_1 0.550991 1.680639 -3.165313 0.193206 -2.270129 -0.689755 -0.905081 -2.480642 -2.802359 1.220941 1.495297 0.732552 -1.768580 -4.403396 -1.562928 -0.024077 3.929330 -3.048040 -3.057340 0.379816
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 1.765327 2.532289 1.807321 -1.552306 -2.417327 -0.604915 -0.215161 -0.562421 0.193328 0.658624 -0.671946 -3.785888 0.382906 -3.774352 -0.923872 0.506403 0.971080 -0.353579 0.216025 -3.140224
wb_dma_de/always_21 -1.954163 -2.318008 -1.582915 -0.961288 -1.534437 2.082741 0.808961 -2.430389 1.527183 -1.741854 2.088085 -0.491446 -0.339784 -2.463202 1.651751 4.143284 -0.687135 2.043556 1.804090 1.761949
wb_dma_de/always_22 3.260169 3.153685 -3.363434 -2.175836 1.632848 -1.445550 -0.850052 0.184815 1.589608 1.793774 -0.137714 2.514429 1.573523 -0.735227 -1.938043 0.602887 -1.172996 -3.181809 0.268689 0.718284
wb_dma_de/always_23 3.272512 3.333916 -3.327672 -2.036262 1.832017 -1.541631 -1.068217 -0.110746 1.332764 1.957881 -0.105985 2.540658 1.698956 -0.725124 -1.909945 0.331748 -1.131378 -3.212649 0.134375 0.710331
wb_dma_ch_pri_enc/wire_pri1_out -1.275973 -0.237648 0.780197 -0.237126 -0.545385 1.951880 0.179303 -0.682044 1.293892 -1.230046 -0.742321 3.291236 -2.236945 -1.975090 -0.362613 -0.412652 0.709867 1.617135 -0.092734 -0.664928
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.249554 0.900908 0.907640 0.668909 0.279399 0.959174 -1.217578 1.141454 -0.456525 0.237066 0.121329 2.258505 -1.048142 -0.597921 -0.625697 -2.508450 1.234927 -0.229129 -0.494485 -0.341468
wb_dma_de/assign_78_mast0_go 1.273197 0.853825 0.910211 0.724069 0.243297 1.016731 -1.255967 1.149190 -0.449405 0.195836 0.110274 2.311551 -1.078739 -0.606769 -0.616972 -2.598040 1.249423 -0.169623 -0.473551 -0.321081
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.519225 1.446392 -0.749314 0.420847 -1.408113 -0.836789 0.151639 0.693907 -0.546792 -1.268096 0.207256 -1.490492 -0.833105 0.730253 -1.108544 -0.654346 1.157720 -0.612146 -0.414221 1.543712
wb_dma_de/wire_dma_done 0.088660 0.354719 -1.526983 -1.057184 -0.760588 0.517626 0.575968 -4.393795 -1.320533 2.242084 -0.036096 2.905532 0.991953 -3.874053 0.310291 1.275517 1.099053 -0.780041 -1.186829 -2.486052
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.203341 1.187363 0.327109 -1.953420 -2.176520 -2.299714 3.160820 -1.109180 -0.163277 -0.825969 -1.328757 -3.022643 -0.399881 -1.651104 -0.113463 2.017663 0.298595 -0.563062 -1.331661 -1.085008
wb_dma_rf/input_wb_rf_adr 4.728711 8.262170 0.587138 -0.469736 -1.222573 -0.484276 -2.997532 -1.203274 -3.871372 -0.009292 2.036108 0.109768 3.563400 -0.819130 -0.736269 -5.534686 0.120642 -2.667156 2.719685 1.248178
wb_dma_wb_if 4.252318 4.054859 -1.959705 0.998460 0.609239 -0.244013 -2.532632 0.275494 -3.444454 -1.503439 -0.464509 2.837938 1.808519 2.411275 1.310775 -1.052078 -2.507352 -1.483865 -0.736328 4.669196
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond -0.676571 0.689712 -0.327452 -0.585102 -1.159317 3.010599 -2.556226 -2.290595 2.342199 -2.710319 -2.798470 1.631808 0.176252 -0.006478 -0.371089 6.913071 -4.535995 0.747317 2.175218 -2.584780
wb_dma_ch_pri_enc/wire_pri25_out -1.235906 -0.215122 0.822722 -0.214192 -0.519670 1.958969 0.164210 -0.644613 1.320655 -1.170622 -0.752853 3.284377 -2.244457 -1.974622 -0.355461 -0.550809 0.718220 1.641009 -0.130839 -0.687796
wb_dma_wb_mast/reg_mast_cyc 1.207461 0.806509 0.929840 0.695297 0.250602 1.049699 -1.270699 1.107384 -0.365928 0.208637 0.138242 2.395099 -1.129936 -0.681185 -0.629426 -2.652533 1.262409 -0.088914 -0.534186 -0.372233
wb_dma_ch_rf/input_wb_rf_we 0.990431 5.707173 -0.959046 1.902610 0.167345 1.401491 -0.283428 -0.163186 -2.267068 0.529280 -1.638472 1.495162 4.344237 4.174226 1.866857 -0.265007 -0.198853 -1.331590 1.176033 3.615409
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 2.512317 2.646630 3.135047 -2.477072 2.102880 -1.981825 3.190515 0.270872 -3.052630 1.258191 1.975626 1.960990 3.845984 1.748569 3.087242 -0.581193 -1.513658 0.426402 2.666057 0.936791
wb_dma_de/always_6/if_1 -2.602199 3.378534 -1.798054 1.937771 -0.881219 1.379528 -2.419714 -1.991785 -0.048870 0.248954 -4.393660 0.807052 -0.652666 -1.585440 -1.452241 -0.971170 0.511002 -2.828107 -2.556392 -0.804245
wb_dma_wb_slv/always_4/stmt_1 3.696152 7.978071 -0.440687 -2.774175 -2.481149 -1.833253 -2.432609 0.979413 -1.889102 -2.141549 1.865465 -3.983203 1.231422 -2.153878 0.886375 0.362289 -0.070059 -1.238750 5.378119 5.094622
wb_dma_de/assign_3_ptr_valid -2.074496 -1.157038 -1.983605 -1.270985 1.229164 0.346758 0.953770 -1.865393 3.574059 -1.755295 -2.202584 3.325537 -0.140080 0.634178 -0.253428 -0.187705 -3.006907 2.667478 0.606675 1.229645
wb_dma_wb_mast/input_pt_sel 0.893866 1.037136 0.053142 3.006311 -1.295166 5.116047 -6.417995 1.596165 0.509034 -1.449302 1.641538 1.018550 -0.566386 0.598214 -2.117531 2.026882 -0.424668 -1.825370 2.955496 -1.314400
wb_dma_ch_pri_enc/wire_pri15_out -1.190039 -0.173874 0.754733 -0.246805 -0.472390 1.940259 0.177381 -0.672477 1.261835 -1.195863 -0.692026 3.293715 -2.170495 -1.910585 -0.331362 -0.504937 0.686779 1.640189 -0.080938 -0.607206
wb_dma_wb_slv/input_wb_we_i 3.995745 2.433513 3.942242 -1.734621 -3.356209 1.170715 -0.971356 4.367984 2.368537 -0.656366 2.036483 -3.776488 -1.491700 -2.021175 -3.692267 3.105633 2.302068 0.642805 3.567522 -3.646273
wb_dma_de/reg_tsz_cnt_is_0_r -0.826501 -0.110082 -0.865432 1.759241 -0.247303 0.436170 -2.474100 -0.792693 -0.754960 1.127081 -4.558280 -2.309148 0.853467 -0.320330 0.419280 3.177498 -2.194207 -3.194319 -2.918987 -2.951375
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -0.066796 2.364119 2.444570 0.092657 2.193626 0.330354 -4.236749 0.067491 -0.684258 4.947654 -4.282387 1.910601 1.162475 -1.244649 -1.603625 2.579595 -0.093722 0.140619 0.858943 -6.103504
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -1.131191 -0.130580 0.758738 -0.179724 -0.462225 1.881943 0.133542 -0.613202 1.137651 -1.160730 -0.740943 3.310486 -2.119046 -1.858060 -0.315748 -0.567321 0.684123 1.517083 -0.100732 -0.557171
wb_dma/wire_mast1_drdy 0.567370 2.647252 1.642024 -0.323853 0.130029 0.626338 0.331182 -0.247969 -1.364084 -0.611798 -1.153004 4.518566 -1.004219 -0.119556 -0.092143 -0.640309 0.404324 -0.729188 -0.153874 -1.141579
wb_dma_ch_rf/wire_ch_csr_we 1.139655 4.552770 -1.289998 -0.118956 1.355127 -0.121387 1.056895 0.688972 -0.647314 0.499372 -0.557607 1.326162 3.744842 2.975672 0.672455 1.418895 -1.702526 -4.268641 3.313382 1.649905
wb_dma_ch_pri_enc/inst_u9 -1.197431 -0.136842 0.770050 -0.217321 -0.489783 1.871908 0.200578 -0.688316 1.230734 -1.169543 -0.714814 3.238864 -2.148569 -1.900911 -0.330859 -0.504410 0.704570 1.578018 -0.106214 -0.674956
wb_dma_ch_rf/assign_8_ch_csr 4.134583 3.564989 -1.867036 0.150356 1.448712 -0.838529 -0.172196 0.531065 -1.313931 -0.431277 -0.031804 1.504940 3.103823 2.092550 1.498968 -1.924575 -2.727314 -4.915035 0.627272 2.260902
wb_dma_ch_rf/wire_this_ptr_set -0.328857 -1.446755 -0.830726 -1.980413 0.052554 0.998394 1.050652 -2.499377 2.437115 -1.700224 -1.141734 3.079245 -0.004336 -1.373370 0.873716 1.591610 -2.837784 2.880346 0.752008 -0.169821
wb_dma_ch_pri_enc/inst_u5 -1.250161 -0.219744 0.821570 -0.283945 -0.552970 1.954170 0.260923 -0.707948 1.311948 -1.229481 -0.750423 3.302859 -2.240026 -2.030065 -0.355324 -0.455717 0.755976 1.683077 -0.116196 -0.697526
wb_dma_ch_pri_enc/inst_u4 -1.356680 -0.256523 0.734514 -0.288495 -0.556481 1.959929 0.251406 -0.791839 1.326428 -1.263442 -0.744384 3.318293 -2.222916 -1.996129 -0.325836 -0.374641 0.685032 1.681228 -0.093519 -0.672256
wb_dma_ch_pri_enc/inst_u7 -1.241855 -0.178863 0.774513 -0.271032 -0.524882 1.904054 0.236501 -0.674719 1.263581 -1.178434 -0.724464 3.235396 -2.178511 -1.915741 -0.332468 -0.440041 0.689754 1.629219 -0.098302 -0.643658
wb_dma_ch_pri_enc/inst_u6 -1.224317 -0.174074 0.820824 -0.196176 -0.521667 1.935658 0.245433 -0.637391 1.235870 -1.189463 -0.754617 3.351084 -2.233250 -1.905347 -0.403947 -0.411607 0.724090 1.549278 -0.109396 -0.718677
wb_dma_ch_pri_enc/inst_u1 -1.215225 -0.157566 0.766618 -0.245499 -0.529714 1.971940 0.177070 -0.688057 1.272802 -1.213671 -0.721985 3.346565 -2.179595 -1.989908 -0.333981 -0.521192 0.727569 1.662970 -0.084463 -0.586072
wb_dma_ch_pri_enc/inst_u0 -1.276756 -0.221432 0.840302 -0.241282 -0.538639 1.942008 0.249716 -0.676384 1.307474 -1.201253 -0.718009 3.225726 -2.269938 -2.040823 -0.374915 -0.449270 0.773697 1.650230 -0.090695 -0.731409
wb_dma_ch_pri_enc/inst_u3 -1.212959 -0.180330 0.742182 -0.259714 -0.521498 1.905744 0.237981 -0.731283 1.225527 -1.230507 -0.676089 3.242302 -2.152002 -1.934371 -0.328693 -0.457203 0.701339 1.617514 -0.066611 -0.584444
wb_dma_ch_pri_enc/inst_u2 -1.221075 -0.115774 0.743179 -0.246428 -0.514813 1.959389 0.181288 -0.755649 1.207892 -1.205154 -0.740381 3.392809 -2.120805 -1.985965 -0.295713 -0.431013 0.656748 1.626675 -0.038261 -0.574633
wb_dma/wire_de_start 0.663885 1.822792 -3.200883 0.197696 -2.353639 -0.803975 -0.936163 -2.435762 -2.995646 1.273889 1.654486 0.484316 -1.696722 -4.414895 -1.436386 -0.141939 4.038598 -3.079489 -3.006172 0.620409
wb_dma_ch_sel/assign_130_req_p0/expr_1 -0.277761 1.360753 0.435230 1.351128 -1.153283 -1.377073 -0.186678 0.849770 -0.609564 -0.589212 -3.326111 -3.421427 -0.275061 2.183536 -2.073390 2.053297 -0.899142 -4.851775 -2.511214 -4.024803
wb_dma_rf/wire_ch_stop -0.952679 0.623661 2.719080 -2.330473 -0.722889 -0.208644 3.773100 -0.979326 0.817398 -1.367196 -0.250859 1.978704 -2.266642 -1.440369 -0.267137 2.611954 0.719427 0.164027 0.102545 -3.035910
wb_dma/wire_mast0_dout 4.864870 2.904789 -2.078609 0.575864 -0.151366 0.204889 -2.625518 -1.500464 -2.367198 -1.197225 0.165083 2.446015 2.634734 1.092279 1.233211 0.296936 -3.106455 0.489790 -0.847157 3.597924
wb_dma_ch_rf/input_de_adr0 4.044690 1.818916 2.972996 -1.833016 3.292037 -1.575098 2.157006 0.349836 -2.580634 2.233196 1.588549 2.389074 3.442433 0.560277 3.856686 -2.065942 -1.563021 0.518062 -0.024359 1.126388
wb_dma_ch_rf/input_de_adr1 -1.954555 0.141853 -1.317638 0.729014 1.111274 -0.468037 -0.155921 0.461135 1.220095 -0.154175 -1.178169 0.497627 -0.203604 1.912368 -1.078519 -1.802598 -0.246438 -0.017936 -0.237755 1.595248
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.274268 0.847129 0.926687 0.706907 0.289398 1.049422 -1.311985 1.163178 -0.411135 0.255197 0.130653 2.311738 -1.056152 -0.654259 -0.615419 -2.620663 1.286401 -0.148263 -0.529399 -0.339267
wb_dma_wb_if/input_wbs_data_i 5.086573 3.143174 -2.055192 0.577864 -0.197729 0.139957 -2.775101 -1.330036 -2.572804 -1.185297 0.287214 2.441801 2.756215 1.208246 1.128497 0.308724 -3.139760 0.438651 -0.663533 3.652133
wb_dma_de/reg_tsz_dec 1.267784 1.738064 -0.555849 1.478058 -0.469526 0.124666 -3.033927 -0.200804 -2.119115 1.565078 -3.048380 -2.205127 1.747688 -0.503827 0.440307 1.853011 -1.401672 -3.620049 -1.874659 -2.054500
wb_dma_ch_sel/input_ch0_am0 1.660106 -0.653066 0.982661 -0.731490 0.212252 0.667559 -0.655957 2.536269 0.732646 1.725321 -0.605837 -0.269943 1.248986 -0.419691 -0.065924 2.104925 -0.651288 0.358599 1.578761 -1.496265
wb_dma_ch_sel/input_ch0_am1 -2.069703 -1.162350 -0.480703 0.071589 0.410474 -0.825633 1.358858 -1.153167 -1.180485 2.072381 0.479435 1.254127 -0.015371 0.187477 -0.629508 0.850632 2.109779 -0.236777 -0.370473 -1.398984
wb_dma_ch_sel/assign_162_req_p1 1.240859 0.842001 0.925823 0.707536 0.272451 1.045510 -1.241785 1.135553 -0.403153 0.236502 0.138936 2.351404 -1.069330 -0.662644 -0.622100 -2.638082 1.265547 -0.139914 -0.487421 -0.325821
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -2.515959 -2.247695 -1.811389 1.639637 -0.410041 2.120761 -1.803133 -1.092067 1.047928 -0.742190 -1.400196 -0.640070 -0.581232 -0.190171 0.448727 3.012833 -1.399562 -0.226465 -0.760355 0.067889
wb_dma_rf/wire_ch5_csr 1.985740 1.883582 -1.517320 0.558868 -0.311084 -0.609994 -0.965584 0.449266 -4.639824 0.362279 -1.336108 1.901217 2.620646 1.596877 2.276292 0.148962 -1.539786 -1.372222 0.609240 2.728426
wb_dma_ch_rf/wire_ch_am1_we -0.977764 -0.271143 -0.676895 1.303371 0.203220 -0.623365 0.856385 -2.448759 -3.487740 1.583002 0.487653 2.714672 0.465542 1.411289 0.278473 -0.734039 2.292264 0.655553 -1.677333 -0.137749
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 1.282597 0.874126 0.909889 0.719047 0.280177 0.982571 -1.224497 1.153275 -0.452306 0.229387 0.165036 2.326494 -1.026027 -0.629004 -0.613976 -2.557033 1.238262 -0.182774 -0.472737 -0.312401
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -2.237267 -1.121906 -2.067409 -1.162085 1.181357 0.391898 0.896162 -1.833567 3.583682 -1.768525 -2.322057 3.274866 -0.183463 0.731466 -0.354959 -0.168950 -3.033802 2.561651 0.581759 1.234673
wb_dma_inc30r/wire_out -1.910686 0.897679 0.140372 1.435878 2.081355 -0.483675 1.396349 1.746388 -3.163188 2.141241 0.360847 3.387326 3.239322 5.923218 -0.374524 -0.205928 -0.061380 -3.284221 2.078828 -0.149264
wb_dma_ch_pri_enc/reg_pri_out -1.230410 -0.256825 0.765139 -0.221501 -0.535204 1.919751 0.142072 -0.662714 1.273838 -1.148817 -0.762670 3.245100 -2.203247 -2.004491 -0.383645 -0.499725 0.756082 1.678800 -0.134831 -0.689744
wb_dma/input_wb0_we_i 4.031372 2.458391 3.930286 -1.720435 -3.354812 1.276915 -1.075712 4.310398 2.419463 -0.727443 2.034638 -3.627833 -1.613482 -2.163095 -3.731412 2.948812 2.359745 0.731030 3.540214 -3.648157
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.429774 0.429450 0.821384 0.434107 1.776477 -0.860364 2.299870 0.822768 -4.517343 3.007393 0.543866 3.758482 3.475946 3.533530 1.620763 -0.176972 0.500029 -1.380409 1.041267 0.245573
wb_dma_ch_rf/wire_ch_txsz_dewe -0.373804 -0.597954 -0.207031 1.307014 -1.779053 0.980458 -2.900694 -0.496701 0.987394 0.843464 -2.631336 -5.394159 0.031375 -2.548071 -0.699571 2.650727 -0.651601 -1.862942 -1.932461 -3.491132
wb_dma_de/always_22/if_1/stmt_2 3.029432 3.175390 -3.258955 -2.165689 1.917878 -1.402820 -0.796320 -0.163799 1.613190 1.911888 -0.234413 2.732260 1.720416 -0.622200 -1.890362 0.596092 -1.282995 -3.112560 0.274854 0.479921
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -0.055207 1.449301 2.504137 -0.959404 -1.714358 -0.815123 0.938858 0.367350 1.093323 -0.548283 -0.276267 -3.748572 -1.266921 -0.765070 -2.004952 2.325722 1.082412 -1.229530 0.229459 -4.013021
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.278403 -0.231758 0.800612 -0.252071 -0.519644 1.940631 0.217754 -0.688153 1.332648 -1.216702 -0.768130 3.305224 -2.287131 -1.999143 -0.383101 -0.501893 0.755202 1.675745 -0.149056 -0.724136
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.102208 -0.283164 -0.643452 1.304732 0.201168 -0.574164 0.858488 -2.424727 -3.379649 1.503057 0.319703 2.715079 0.397844 1.467702 0.274465 -0.704401 2.217834 0.616940 -1.785713 -0.186196
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.244257 1.174394 0.340855 -2.051883 -2.080153 -2.301148 3.307384 -1.160712 -0.226256 -0.825448 -1.253207 -2.806608 -0.319365 -1.650593 0.042784 2.114047 0.252109 -0.569710 -1.312467 -1.021962
wb_dma/wire_de_ack -0.368200 -0.676415 -2.821840 -1.822010 -1.533889 1.995221 0.727522 -4.646300 1.611978 -1.783195 1.902253 1.284159 0.968592 -3.187857 1.683593 2.732081 -1.689090 1.896001 1.558192 1.961617
wb_dma_wb_mast/always_1/if_1 5.288680 3.290066 -2.385927 0.528649 -0.141655 0.257060 -3.134124 -1.458225 -2.607200 -1.155596 0.206806 2.639544 3.076637 1.155554 1.385776 0.461849 -3.529035 0.433156 -0.473713 3.985394
wb_dma_wb_if/wire_wb_cyc_o 1.251371 0.888090 0.996211 0.705789 0.238849 1.073804 -1.257617 1.161986 -0.416267 0.219407 0.127486 2.444784 -1.169363 -0.663825 -0.668700 -2.634313 1.324620 -0.146213 -0.542876 -0.377754
wb_dma_ch_sel/assign_143_req_p0 0.445550 1.137639 0.300626 -1.952177 -2.069314 -2.283769 3.098295 -1.078652 -0.249698 -0.712855 -1.219248 -2.954504 -0.220760 -1.710937 0.026113 1.789010 0.259874 -0.465844 -1.315387 -0.944083
wb_dma_wb_mast/wire_mast_err -1.008743 0.561317 2.732085 -2.347591 -0.785327 -0.214114 3.825320 -0.979758 0.962771 -1.432572 -0.283532 1.811049 -2.298467 -1.512992 -0.338307 2.756978 0.715456 0.173937 0.125624 -3.107388
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -2.338181 -2.043650 -0.173303 0.148770 0.148055 0.354762 0.818052 -0.743720 1.583849 -0.548230 -1.618558 -0.142620 -1.080887 -0.005403 -0.095905 1.537735 -0.746916 0.564256 -1.143752 -1.170603
wb_dma/wire_slv0_dout 4.141924 8.688390 -0.915688 -2.601086 -2.775630 -2.153163 -2.730967 0.872231 -2.532483 -1.448502 1.155423 -4.670929 2.415446 -2.479866 1.193858 -0.229597 -0.143915 -1.569328 5.118245 5.330474
wb_dma_ch_sel/reg_am1 -1.990191 -1.159120 -0.461444 0.045000 0.395862 -0.824418 1.349930 -1.138790 -1.196657 2.013339 0.491201 1.210480 -0.030108 0.230011 -0.578240 0.860867 2.015874 -0.188811 -0.310535 -1.363904
wb_dma_ch_sel/input_next_ch 0.104151 0.327515 -1.518045 -0.966370 -0.711079 0.557597 0.507865 -4.325456 -1.349221 2.182060 -0.230474 2.884127 1.043568 -3.824681 0.448555 1.221953 0.940710 -0.817357 -1.290631 -2.331658
wb_dma_de/always_9 1.250884 1.752962 -0.577944 1.480768 -0.440632 0.116754 -3.101837 -0.130238 -2.128634 1.617939 -3.069973 -2.217935 1.782467 -0.452083 0.419550 1.819126 -1.447655 -3.613889 -1.860736 -2.049566
wb_dma_de/always_8 0.328860 1.684601 1.783343 -0.197666 -0.275907 0.162213 -0.237258 -0.403211 -0.402696 0.708436 -3.927987 1.595447 -0.896704 -2.163130 -0.375271 -0.410308 -0.043813 -1.153834 -2.390269 -3.756391
wb_dma_wb_mast/always_1/if_1/cond 4.973526 2.966387 -2.158648 0.519277 -0.159811 0.216286 -2.803170 -1.501688 -2.301218 -1.134738 0.091163 2.439347 2.741778 1.041943 1.210886 0.401476 -3.275376 0.543713 -0.757989 3.570888
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.442394 2.157374 1.365296 -0.831821 -1.856604 -1.883398 2.892164 0.788516 -0.693338 -2.297549 1.709006 -2.922957 -0.789645 2.726161 -1.961775 3.746794 0.500172 -3.993334 0.966711 -2.313905
wb_dma_rf/always_1/case_1/stmt_12 1.118999 -0.861999 -2.064109 -0.154232 0.964979 -0.577053 -2.824537 -0.173017 -2.401433 -0.250891 -1.154694 2.301912 0.579336 -1.524037 2.192076 -2.504805 -2.738758 0.150232 -0.551621 2.990012
wb_dma_rf/always_1/case_1/stmt_13 0.866588 1.072076 -0.217839 1.235398 -0.143958 0.126673 -0.419064 -1.399063 -2.419939 -0.341701 -0.127631 1.574628 0.586551 1.323852 0.858064 -1.589329 0.251428 0.706734 -1.347511 1.189013
wb_dma_de/always_3 -3.313592 0.563970 -2.025777 1.784645 -0.104497 -1.168760 0.569520 0.483537 -0.443564 0.053788 0.670969 0.151504 -0.774418 4.119978 -3.715770 -0.246273 2.366726 -2.786489 0.367723 -0.061307
wb_dma_de/always_2 0.795563 1.772204 2.507039 -2.235192 2.233077 -2.545876 4.128823 -0.969072 -4.195742 2.755825 2.342749 2.905304 3.638694 1.565566 2.681728 -0.098080 0.436079 0.296801 2.020157 0.157600
wb_dma_de/always_5 -0.900387 1.058644 0.978003 -0.960520 -0.671574 -0.901997 1.062905 -1.606980 -0.077112 0.435588 -4.084911 -0.730809 0.171526 -1.549836 0.162522 2.442180 -1.283060 -1.154848 -1.796573 -3.590611
wb_dma_de/always_4 0.529760 1.925398 1.819026 -0.222281 -0.410595 0.123422 -0.322693 -0.369893 -0.543750 0.719371 -3.834926 1.379182 -0.762917 -2.195260 -0.400887 -0.311366 0.035199 -1.284356 -2.243953 -3.689800
wb_dma_de/always_7 -0.997279 -0.291547 -0.743981 1.662531 -0.331555 0.466131 -2.318152 -0.853248 -0.568838 1.079841 -4.567976 -2.467074 0.717054 -0.473424 0.354056 3.349223 -2.105020 -3.039358 -2.912538 -3.117956
wb_dma_de/always_6 -2.716913 3.285719 -1.703507 1.926650 -0.812411 1.363162 -2.282158 -1.956723 0.042093 0.182607 -4.264697 0.947734 -0.774220 -1.407144 -1.583544 -1.163664 0.646106 -2.671249 -2.530634 -0.721248
wb_dma_ch_sel/input_ch3_txsz -2.512693 -1.029026 -0.154217 -1.008407 -0.838499 0.954064 1.510809 -1.941333 1.693769 -1.472329 -0.839306 0.982961 -1.163515 -1.415101 0.296180 2.235132 -0.529210 1.887053 0.485802 -0.269930
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 2.050552 0.127622 -0.581005 0.481020 0.231344 -0.412126 -1.770546 0.289269 -0.999909 2.093348 -1.042678 -1.238593 1.653372 -1.635502 0.692605 -2.472144 -0.198136 -0.416459 -1.523627 -0.006199
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 1.222789 0.839251 0.945412 0.698542 0.245007 0.994097 -1.230845 1.134909 -0.394341 0.207424 0.112648 2.316205 -1.039455 -0.633423 -0.620048 -2.584415 1.230538 -0.152456 -0.522811 -0.340996
wb_dma_ch_rf/always_11/if_1 -1.658028 0.616087 2.580370 0.315508 0.223182 -0.004604 1.015844 0.378766 0.590912 -0.512043 -3.752655 1.630677 -2.661161 0.643752 -1.605386 1.710626 0.123480 -2.072957 -2.449754 -4.940136
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.324665 1.257014 0.394191 -2.060391 -2.134948 -2.340250 3.267079 -1.082427 -0.180825 -0.827237 -1.267256 -3.035995 -0.301464 -1.683867 -0.065657 2.132923 0.286702 -0.593941 -1.237229 -1.172309
wb_dma_ch_sel/always_45/case_1/cond -1.455248 1.560782 -1.938177 1.021658 -0.259457 -1.278939 0.127256 1.155775 0.753730 -1.421799 -1.057705 -0.965865 -0.994419 2.539231 -2.142723 -2.286283 0.845231 -0.472328 -0.573397 2.956675
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.501243 1.539805 -0.796295 0.447531 -1.509336 -0.854126 0.140436 0.678663 -0.578391 -1.361858 0.177879 -1.570482 -0.840881 0.744613 -1.109856 -0.709964 1.190475 -0.618505 -0.465068 1.674439
wb_dma_de/assign_68_de_txsz -1.592126 1.605057 -1.495782 1.656232 -1.314700 0.385902 -1.821818 -2.758578 -1.171755 1.161661 -4.229282 -2.617360 0.774597 -1.669485 -0.060379 2.464167 -0.692465 -3.919602 -3.586872 -2.789482
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -2.688570 -0.466840 -2.358684 -0.858906 -2.548993 2.069659 1.158306 -4.336043 0.984423 -1.628606 2.210395 -0.710508 -0.307660 -3.554187 1.179071 3.479427 0.641135 1.046865 1.099066 1.891375
wb_dma_ch_rf/always_20/if_1 2.392970 2.574304 3.102938 -2.396871 2.078112 -1.919220 3.252438 0.338182 -3.032562 1.077096 1.936554 1.996845 3.793299 1.860494 3.152398 -0.645952 -1.447541 0.499887 2.672178 1.166215
wb_dma/input_wb0s_data_i 4.868908 3.004997 -2.073079 0.643244 -0.222174 0.243594 -2.882358 -1.398335 -2.463267 -1.112986 0.136032 2.237234 2.745219 1.186100 1.154396 0.238891 -3.102430 0.502754 -0.737963 3.521911
wb_dma_de/reg_dma_done_d 1.872208 1.519986 -0.890888 -1.219839 -1.249808 1.350248 -0.443926 -3.429307 -0.069549 0.037155 -1.027749 1.989754 0.749543 -4.254170 0.995091 0.663380 -1.076778 -0.592492 -1.174865 -1.425460
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.719799 -1.093647 0.307769 -1.651948 -0.202071 -0.708185 2.280807 -0.281101 0.398020 -0.111544 2.793446 -0.841329 0.241088 -0.992534 0.849708 0.537501 0.542997 1.148708 1.104309 0.878969
wb_dma_wb_slv/assign_1_rf_sel 3.315649 2.345010 1.839301 -1.529360 -1.653685 -2.546135 2.357769 1.025703 1.744438 -1.598573 3.028215 -6.005599 -1.234972 -0.815198 -1.779952 -2.804836 2.346277 -0.866974 -0.710026 -0.304423
wb_dma_ch_rf/assign_23_ch_csr_dewe -0.463775 0.814663 -0.330891 -0.697980 -1.129076 2.896731 -2.464904 -2.383561 2.178215 -2.634803 -2.770108 1.849716 0.312108 -0.063169 -0.278858 6.758039 -4.556336 0.763504 2.209924 -2.450644
wb_dma_de/always_4/if_1/if_1/cond 0.319672 1.830609 1.917209 -0.282371 -0.407707 0.183512 -0.181665 -0.408508 -0.385524 0.618090 -3.822972 1.423813 -0.904438 -2.194366 -0.488237 -0.251634 0.014333 -1.124048 -2.200989 -3.766575
wb_dma_ch_sel/assign_376_gnt_p1 1.267782 0.901657 0.994462 0.744101 0.268243 1.079094 -1.299289 1.191246 -0.416583 0.195109 0.132777 2.470488 -1.145327 -0.656085 -0.656974 -2.672319 1.300926 -0.172457 -0.508317 -0.361134
wb_dma_de/wire_wr_ack -0.062223 1.523485 0.176621 1.233924 -1.032538 1.985758 -2.884984 -0.835773 -0.767263 0.320043 -3.618860 0.764294 -0.424480 -2.352464 0.018263 1.590559 -0.732940 -1.975909 -1.753593 -2.629079
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -2.404724 -2.104973 -1.925633 1.828740 -0.404531 2.193362 -2.087404 -1.056212 0.869710 -0.708801 -1.327076 -0.769764 -0.425014 -0.111044 0.494414 3.083348 -1.435712 -0.469506 -0.694522 0.182197
wb_dma_ch_arb/always_1 -2.651953 1.814046 -1.092354 0.053499 -0.019798 0.138625 3.267217 -1.381730 -0.295456 -4.085714 1.233367 5.081446 -0.412060 5.231834 -1.462656 1.229561 -1.322660 -2.838650 1.320428 1.039177
wb_dma_ch_arb/always_2 -2.874269 1.548147 -1.217574 0.073833 -0.017069 0.084121 3.325813 -1.456069 -0.222615 -3.914620 1.183150 5.088196 -0.420599 5.213260 -1.604729 1.314189 -1.236334 -2.664507 1.368523 0.956625
wb_dma/wire_ch0_txsz -1.667446 2.624752 -1.451941 0.564345 -2.254066 0.917503 -1.221732 -3.805562 -1.015462 0.300090 -3.385178 -1.599841 0.704142 -3.050614 0.291869 2.859743 -0.416938 -2.678576 -2.073149 -1.941111
wb_dma_de/always_19 -0.744392 -1.835209 -0.749494 -0.567378 1.530107 -0.359517 3.187990 -1.749635 0.282040 0.483631 4.424911 2.856804 0.424121 1.403088 -0.475625 0.988588 0.588733 -2.313275 -0.413410 -1.028351
wb_dma_de/always_18 0.485987 1.191348 -3.553275 -0.186680 -2.010390 -1.891051 0.563240 2.291669 -1.696824 -1.464573 -1.544843 -2.399437 -1.528486 -0.020313 0.820293 2.852069 0.930978 -1.325703 -0.330712 5.546774
wb_dma_de/always_15 -1.026825 0.843422 -0.789296 0.622570 -1.239839 0.998605 -1.775405 -1.915645 -0.572502 0.218134 -3.757495 -1.329919 0.764238 -1.753740 0.741073 3.742243 -1.954097 -1.870658 -1.356521 -2.173431
wb_dma_de/always_14 -1.099619 0.482957 2.728909 -2.387238 -0.791059 -0.139792 3.887326 -1.047502 1.050020 -1.452132 -0.247611 1.849906 -2.311379 -1.520611 -0.297588 2.753187 0.687469 0.292801 0.157071 -3.096409
wb_dma_de/always_11 0.572661 1.498681 -0.869187 0.468140 -1.383729 -0.796104 0.070209 0.703974 -0.604772 -1.293187 0.242682 -1.361875 -0.720226 0.774569 -1.059376 -0.787835 1.098560 -0.614434 -0.412374 1.719241
wb_dma_de/always_13 0.267447 0.505728 -1.421622 -0.932226 -0.721698 0.495299 0.453577 -4.131219 -1.425781 2.201812 -0.359762 2.941504 1.047699 -3.710263 0.357171 1.138658 0.905339 -0.924138 -1.249244 -2.469007
wb_dma_de/always_12 0.251267 1.794719 1.791945 -0.258784 -0.382721 0.208779 -0.151939 -0.436216 -0.417334 0.612531 -3.910822 1.678549 -0.857301 -2.148223 -0.397527 -0.231571 -0.068768 -1.171179 -2.253966 -3.696991
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 4.029068 5.003808 3.961283 -2.786197 -2.703674 -0.379754 1.602560 -1.526855 0.720544 -0.154006 1.645990 -2.637887 -0.030001 -5.288058 0.054847 -3.664774 3.280774 1.844252 0.038692 -1.993291
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.364697 1.266482 0.331906 -2.046263 -2.084894 -2.316992 3.262607 -1.071732 -0.280012 -0.823163 -1.097489 -2.913624 -0.249060 -1.602644 -0.005860 2.023089 0.279124 -0.508416 -1.168890 -0.936934
wb_dma_ch_pri_enc/wire_pri13_out -1.330388 -0.209782 0.758212 -0.286677 -0.531150 1.941903 0.257524 -0.765064 1.312271 -1.233777 -0.775001 3.281599 -2.212623 -1.990128 -0.361331 -0.379163 0.728430 1.669253 -0.111515 -0.737848
wb_dma_de/reg_read_r -0.857167 0.900443 -0.765337 0.645761 -1.147180 0.910147 -1.792929 -1.888390 -0.714988 0.280036 -3.776209 -1.294660 0.874389 -1.646675 0.830040 3.599070 -1.996744 -1.951855 -1.405898 -2.114585
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -1.960744 1.338731 0.658378 0.865822 -1.126161 2.466140 -1.302946 -1.132786 0.093137 -1.579110 -2.751843 2.264161 -2.037868 -0.810196 -0.494148 3.651647 -0.525796 -1.557898 -0.563212 -2.527730
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -2.665099 -0.478035 -2.173651 -0.997703 -2.495413 1.920590 1.418837 -4.251381 1.001944 -1.635409 2.359322 -0.770024 -0.356497 -3.502481 1.126322 3.329316 0.726254 1.095816 1.156199 1.871422
wb_dma_ch_rf/always_17/if_1/block_1 -2.484891 3.352873 -1.744541 1.868914 -0.854546 1.318339 -2.366640 -2.081790 -0.114697 0.285856 -4.375562 0.884574 -0.587322 -1.660351 -1.362138 -0.970166 0.441658 -2.770777 -2.625426 -0.829751
wb_dma_ch_rf/assign_10_ch_enable/expr_1 1.712152 1.101989 -3.465458 -1.479083 2.143829 -1.780742 1.427782 1.576908 -1.555579 1.411632 1.037693 4.250986 1.007196 0.702850 -0.272612 0.718229 -1.035617 -5.049362 0.576094 2.625709
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -0.880184 1.002733 0.976194 -0.945198 -0.646247 -0.903871 1.033479 -1.581684 -0.048950 0.466423 -4.072827 -0.767539 0.213760 -1.510539 0.191929 2.343533 -1.272364 -1.057455 -1.833701 -3.564576
wb_dma_de/assign_20_adr0_cnt_next/expr_1 1.673676 -0.652889 1.062937 -0.748608 0.173885 0.673034 -0.591717 2.619663 0.826866 1.741430 -0.557521 -0.370351 1.223456 -0.352200 -0.120511 2.190983 -0.667490 0.336838 1.607768 -1.585564
wb_dma_ch_pri_enc/wire_pri2_out -1.280494 -0.260958 0.746111 -0.218351 -0.527191 1.985205 0.190770 -0.707999 1.315448 -1.218796 -0.733247 3.378063 -2.237205 -2.012419 -0.342858 -0.500461 0.736047 1.744015 -0.080454 -0.610164
wb_dma_de/always_11/stmt_1 0.493023 1.488103 -0.745499 0.415340 -1.450118 -0.872552 0.176333 0.773999 -0.507301 -1.295822 0.278869 -1.584185 -0.863759 0.792201 -1.156592 -0.685292 1.188908 -0.584725 -0.399735 1.567019
wb_dma_ch_rf/wire_ch_adr1_we -1.411579 1.677401 -1.916721 1.069583 -0.310975 -1.362687 0.065643 1.189268 0.688426 -1.401557 -0.919520 -1.137125 -1.040427 2.618887 -2.216995 -2.326069 0.984225 -0.676460 -0.599373 2.965738
wb_dma_ch_sel_checker/input_ch_sel -0.215921 1.002248 0.033102 -1.168498 -0.963789 0.591922 0.674721 -1.169181 0.149947 -0.973255 0.772663 1.124543 -0.079575 -1.370537 0.372174 0.657650 0.206619 1.306966 1.613820 0.839105
wb_dma_ch_sel/input_ch1_adr1 -1.907428 0.225857 -1.353650 0.789332 1.165528 -0.494768 -0.244076 0.564327 1.228384 -0.135353 -1.224018 0.454433 -0.213758 1.975465 -1.162233 -1.839040 -0.265102 -0.089514 -0.218844 1.569363
wb_dma_rf/always_2/if_1/if_1/cond 3.683477 2.531446 2.653492 -2.958970 -0.020665 -0.563973 2.150249 -2.638086 1.555209 -0.415637 -1.914141 1.773110 0.751985 -3.037362 1.527611 -2.820370 -1.112902 2.356266 -1.820249 -2.422162
wb_dma_pri_enc_sub/reg_pri_out_d -1.348561 -0.325693 0.858604 -0.255042 -0.553210 1.961424 0.300570 -0.710576 1.398973 -1.250672 -0.733169 3.272735 -2.315528 -1.994541 -0.361239 -0.365901 0.752855 1.724486 -0.123126 -0.780780
wb_dma_ch_pri_enc/always_4/case_1 -1.152637 -0.131011 0.757592 -0.237744 -0.525677 1.902821 0.157495 -0.670741 1.243195 -1.203687 -0.699241 3.228824 -2.179875 -1.960648 -0.345621 -0.498503 0.714113 1.612724 -0.051491 -0.625242
wb_dma_ch_pri_enc/wire_pri29_out -1.197037 -0.132734 0.686938 -0.257585 -0.528713 1.878661 0.206902 -0.753038 1.198913 -1.193136 -0.704954 3.187069 -2.080304 -1.916902 -0.281127 -0.425510 0.655888 1.590885 -0.040791 -0.547333
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -2.703964 -1.304322 -1.922156 0.667928 -1.326491 2.840433 -1.349749 -2.302898 1.162755 -1.709003 -0.659657 0.467215 -0.557210 -1.510005 0.949538 3.654177 -1.308932 0.980900 0.756410 1.022570
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -2.346044 3.499729 -1.767957 1.941686 -0.688784 1.271772 -2.435617 -1.963322 -0.240205 0.363682 -4.282865 1.120231 -0.484724 -1.438386 -1.382753 -1.463484 0.516750 -2.811192 -2.622770 -0.571673
wb_dma_de/wire_read_hold 1.378556 0.976629 0.931895 0.731197 0.294524 1.002968 -1.307885 1.218954 -0.517936 0.253857 0.167856 2.434822 -0.989057 -0.592678 -0.626327 -2.773138 1.275452 -0.221237 -0.496648 -0.245970
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.535051 1.565446 -2.031859 1.158163 -0.121936 -1.252911 -0.002519 1.210394 0.773407 -1.370654 -1.016659 -0.904335 -1.001657 2.745200 -2.200442 -2.459430 0.805493 -0.624625 -0.627036 3.072268
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -2.399252 -2.131028 -0.199237 0.165151 0.147464 0.353578 0.881326 -0.746286 1.646547 -0.557166 -1.704931 -0.158575 -1.138424 0.000561 -0.072434 1.588895 -0.781862 0.534348 -1.217346 -1.234374
wb_dma_ch_rf/wire_sw_pointer 1.281651 1.990620 -2.080656 0.562489 -1.929918 -0.174121 0.355024 -4.323585 -3.645755 0.617125 0.066957 2.594341 0.653050 -1.399940 0.103656 -0.932627 2.265193 -0.113931 -2.629940 0.128206
wb_dma/wire_slv0_din 5.897663 5.722879 0.388170 -1.150062 4.832331 -3.974117 -4.035367 -0.724717 -2.588006 0.183933 0.889580 1.454914 1.342994 0.016331 1.365391 -6.278459 -3.163042 -3.806123 0.343881 1.433603
wb_dma_ch_rf/input_dma_err -1.074341 0.455267 2.762101 -2.274436 -0.696888 -0.175089 3.732403 -0.927263 0.984070 -1.406534 -0.318511 1.885850 -2.343263 -1.454148 -0.335365 2.664538 0.678550 0.196486 0.037269 -3.136914
wb_dma_ch_sel/assign_158_req_p1 1.168253 0.751534 0.960054 0.705374 0.282216 1.078707 -1.236464 1.135910 -0.315036 0.219021 0.133039 2.333280 -1.130330 -0.676538 -0.675825 -2.580273 1.281262 -0.101282 -0.538491 -0.385390
wb_dma_ch_rf/assign_17_ch_am1_we -0.917701 -0.068037 -0.641835 1.284503 0.107374 -0.613423 0.799066 -2.342611 -3.397990 1.377665 0.428209 2.567626 0.429212 1.394274 0.299082 -0.798919 2.179684 0.628537 -1.639027 0.060417
wb_dma_ch_rf/assign_7_pointer_s 0.485691 0.963798 -0.634040 0.815412 0.269048 0.536721 -0.895378 0.296887 -1.339468 -0.314443 -0.833581 0.617186 1.647649 1.493950 2.122027 -1.105039 -0.980481 0.302093 -0.262476 2.660647
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -1.398229 -0.322891 0.774542 -0.258097 -0.509722 1.917191 0.318053 -0.766361 1.342711 -1.241736 -0.797566 3.195082 -2.193854 -1.932168 -0.338545 -0.275363 0.651848 1.654024 -0.076136 -0.669423
wb_dma_wb_slv/always_5/stmt_1 1.211067 1.844263 1.885477 -2.088365 -3.179504 -2.260270 3.185932 0.705418 0.847574 -1.851451 2.627734 -5.788915 -1.678032 -0.982962 -2.123732 1.993128 2.551495 -0.667819 0.882107 -1.374968
wb_dma_ch_sel/assign_161_req_p1/expr_1 1.312160 0.865913 0.956169 0.775280 0.269850 1.081773 -1.352951 1.215905 -0.459895 0.231422 0.132400 2.430652 -1.075055 -0.683963 -0.679209 -2.773743 1.291274 -0.152093 -0.552361 -0.344486
wb_dma_wb_mast/assign_1 1.370223 2.481261 -0.685851 3.315148 -2.614205 4.427507 -6.375858 2.224419 0.038290 -2.727920 1.720622 -0.246469 -1.275181 1.324371 -3.116453 1.508022 0.452776 -2.314311 2.641281 0.153597
wb_dma_ch_sel/input_de_ack -0.457303 -0.580666 -2.739395 -1.831747 -1.634026 1.895684 0.871771 -4.676931 1.581475 -1.729424 1.851123 1.158129 0.811629 -3.297495 1.565222 2.765224 -1.416471 1.852240 1.460616 1.831798
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.545108 2.049967 1.442753 -0.768532 -1.742696 -1.813340 2.819018 0.927849 -0.682122 -2.284683 1.809697 -2.881526 -0.731389 2.881079 -1.938070 3.646918 0.404766 -3.993484 1.074546 -2.250622
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -2.931103 -0.189412 1.547172 -0.321822 0.166144 -1.131949 2.325368 -0.824403 0.798664 -0.654727 -4.047262 -0.475502 -1.488027 1.500941 -0.843945 4.330854 -1.305727 -2.065819 -2.028226 -4.526985
wb_dma_ch_sel/reg_valid_sel 0.636109 1.571450 -3.244616 0.251924 -2.203076 -0.729539 -1.035571 -2.381146 -2.928414 1.325780 1.598175 0.596309 -1.632551 -4.238129 -1.457477 -0.029287 3.858859 -3.036629 -2.935711 0.587977
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.283494 1.784194 1.916242 -0.220577 -0.391334 0.168549 -0.171989 -0.406474 -0.364948 0.668393 -3.994521 1.566869 -0.982917 -2.179038 -0.501489 -0.209985 0.030542 -1.292080 -2.341291 -3.946191
wb_dma_de/assign_64_tsz_cnt_is_0_d -1.761185 1.659461 -0.937749 1.867480 0.134446 1.335537 -2.909751 -0.189597 0.428950 0.332166 -4.686312 1.158234 -0.697661 -0.656088 -1.068871 -0.573442 -0.718124 -1.854607 -2.086086 -1.138389
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.429147 1.260446 -0.575544 0.802837 0.269500 0.513144 -0.727346 0.186005 -1.413777 -0.378632 -0.837232 0.708917 1.787549 1.716918 2.129256 -1.079846 -0.901186 0.207268 -0.178085 2.689250
wb_dma_wb_mast/always_4/stmt_1 1.230121 0.845810 0.950902 0.771889 0.317176 1.105297 -1.331560 1.177882 -0.351966 0.206691 0.107209 2.427978 -1.131733 -0.700418 -0.671152 -2.776397 1.304169 -0.099865 -0.598152 -0.381496
wb_dma_ch_sel/assign_375_gnt_p0 -3.398862 1.389294 -1.937389 -0.439140 -0.230054 -0.750754 3.956748 -2.372799 -0.003582 -4.103781 1.088341 2.892259 0.664887 5.687567 -1.052699 3.334620 -2.393580 -2.870617 1.634393 1.217676
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.291490 0.886828 0.962892 0.744310 0.300313 1.062709 -1.296996 1.197634 -0.421429 0.210711 0.141985 2.449440 -1.119541 -0.677677 -0.688122 -2.747567 1.315649 -0.178438 -0.556525 -0.378843
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.510966 2.127863 1.440393 -0.839537 -1.784390 -1.865869 2.890841 0.829073 -0.693497 -2.246478 1.695278 -2.840735 -0.708500 2.764716 -1.975757 3.636072 0.450262 -3.983640 1.044135 -2.358332
wb_dma/inst_u2 2.340803 3.154858 -2.414512 -1.444552 1.279675 -0.965462 0.241583 0.322612 -0.349826 1.323040 -0.066207 2.552950 2.329434 0.004034 0.082378 -0.472569 -1.032964 -2.697783 0.513579 2.361939
wb_dma/inst_u1 3.437485 2.207511 -2.398844 -0.539269 0.264766 -0.615163 -0.196371 0.205036 -2.069474 0.599035 -0.431582 2.476720 2.829013 0.311275 1.197973 -1.735680 -1.908079 -2.950233 -0.364686 2.266785
wb_dma/inst_u0 3.092623 3.842702 -2.133077 0.705298 0.174978 -0.455266 -1.778724 -0.319103 -3.586317 -0.750301 -1.235012 1.944792 3.179992 1.727683 2.527053 -3.281603 -2.340651 -2.737743 -0.257743 4.011613
wb_dma/inst_u4 1.997815 1.480318 -0.426548 1.402467 -1.603355 2.058460 -1.422752 0.801781 -2.383291 -3.842984 0.291824 1.448933 -1.002869 0.841676 0.802099 0.690667 -1.855065 -2.453883 -0.832426 1.884071
wb_dma_ch_rf/assign_2_ch_adr1 -1.650549 3.619016 -2.935626 2.160299 -1.431478 -0.339957 -0.947651 0.140352 -0.490745 -1.094660 -2.216064 -0.738450 -0.363610 2.260288 -1.836406 -3.406099 1.718282 -0.015286 -2.247690 4.980517
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.299270 -0.490389 0.831310 -0.312023 -0.603732 0.813518 2.291522 -1.488233 0.238951 -2.545743 -1.110253 1.386677 -0.835503 0.006309 2.008875 0.446337 -1.096631 1.932874 -0.305371 1.372157
wb_dma_ch_rf/wire_pointer_s 0.472184 1.069569 -0.511565 0.756916 0.274006 0.525847 -0.785016 0.239892 -1.290434 -0.354177 -0.858663 0.616371 1.642038 1.475268 2.060866 -1.019371 -0.871598 0.258757 -0.251575 2.502222
wb_dma_ch_sel/always_40/case_1/stmt_1 -4.451406 -0.873384 -1.409616 -0.215288 0.325492 0.434218 1.306858 -1.320609 2.968041 -1.634054 -2.006226 1.363801 -1.369220 0.640101 -0.867839 0.415958 -0.748112 1.746605 0.183471 1.158314
wb_dma_ch_sel/always_40/case_1/stmt_2 -2.604551 -1.118175 -0.132188 -0.990712 -0.792750 0.923895 1.498819 -1.899946 1.798366 -1.430138 -0.883931 0.908766 -1.212168 -1.384730 0.262649 2.261612 -0.501273 1.839604 0.374969 -0.411722
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.286144 0.907710 0.040964 -1.144039 -0.955983 0.648171 0.680263 -1.195273 0.226816 -0.936806 0.702523 1.108078 -0.137703 -1.421471 0.361629 0.722383 0.210077 1.363352 1.542498 0.770292
wb_dma_ch_sel/always_40/case_1/stmt_4 -0.375551 -1.496531 -0.831547 -1.880823 0.122323 1.019452 0.994595 -2.400801 2.418623 -1.649345 -1.136408 3.032913 0.026981 -1.234288 0.879884 1.531278 -2.863695 2.847975 0.763141 -0.122324
wb_dma_pri_enc_sub -1.221663 -0.176061 0.763969 -0.276938 -0.533571 1.906017 0.173974 -0.710301 1.299565 -1.210441 -0.680797 3.218946 -2.158416 -1.971616 -0.307896 -0.523106 0.702825 1.695976 -0.045177 -0.562656
wb_dma_ch_rf/reg_ch_am1_r -1.054808 -0.203237 -0.716430 1.281871 0.089790 -0.622734 0.892577 -2.546869 -3.500319 1.592738 0.371423 2.702179 0.399626 1.271595 0.284709 -0.598455 2.270654 0.561267 -1.789050 -0.214687
wb_dma_de/assign_72_dma_err -0.915974 0.523600 2.677339 -2.227653 -0.633814 -0.160224 3.671619 -0.933284 0.870608 -1.337629 -0.291899 2.071525 -2.239534 -1.396333 -0.244544 2.494671 0.644194 0.207285 0.084666 -2.956228
wb_dma_de/reg_ptr_adr_low 0.142274 -0.046313 -2.854720 -0.456986 -0.612200 -1.091526 0.237077 1.652424 -1.270466 -0.198679 -1.673157 -0.937125 -0.695933 -0.698748 1.896599 3.220669 -0.114275 -0.763158 0.020197 4.160959
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.414008 -0.480409 0.864289 -0.312419 -0.584042 0.858174 2.398078 -1.499721 0.205512 -2.602613 -1.083403 1.577054 -0.848580 0.081146 2.036127 0.421983 -1.099983 1.983197 -0.235717 1.430675
wb_dma_de/reg_state 3.300967 3.276223 -3.439428 -2.152054 1.649754 -1.483615 -0.915070 0.081026 1.378281 1.817981 0.084018 2.392735 1.761785 -0.649428 -1.865088 0.697599 -1.169895 -3.241434 0.461720 0.878685
wb_dma_ch_rf/always_26/if_1 1.277704 1.668076 -2.021518 0.500144 -1.871774 -0.072889 0.214045 -4.212805 -3.468251 0.587909 0.062470 2.601576 0.567826 -1.502482 0.146617 -0.596942 2.015583 -0.022901 -2.514520 0.058939
wb_dma_de/always_23/block_1/case_1/block_5/if_1 2.493482 1.585714 0.822913 -0.681226 4.321863 0.444936 -3.980247 -1.120334 1.050299 4.127230 -3.479635 5.783949 2.058939 -0.631500 -0.976254 0.419119 -2.934636 0.345066 -0.911646 -4.664338
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -2.668327 -0.557959 -2.193679 -0.977824 -2.518989 1.950335 1.454906 -4.254627 1.044168 -1.634884 2.333452 -0.737876 -0.367289 -3.546629 1.135009 3.323334 0.763896 1.176658 1.112984 1.884865
wb_dma_ch_sel/assign_113_valid -0.141846 -0.084497 1.131183 -2.488478 -0.802114 -1.568720 3.159452 -1.883857 0.289111 0.400062 -1.447592 -1.550517 0.531535 -2.480474 1.070272 2.727576 -0.855382 0.001688 -0.836879 -2.603847
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.648356 -1.119959 0.335297 -1.671380 -0.251843 -0.708710 2.307180 -0.304310 0.463578 -0.140227 2.733837 -0.839792 0.161276 -0.975969 0.818533 0.587657 0.562395 1.187214 1.077420 0.778128
wb_dma_inc30r/always_1 -4.453028 0.349421 -0.772869 1.700768 0.803567 -1.242744 0.612361 -0.016798 -3.412439 2.374511 1.093958 0.912386 1.800734 5.056213 -2.143703 0.404512 2.283015 -2.540243 3.426379 -1.321393
wb_dma_de/always_23/block_1/case_1/cond 3.179403 2.969651 -3.390708 -2.177084 1.847119 -1.615609 -0.781330 0.102604 1.616742 1.977807 -0.231642 2.550087 1.576511 -0.725363 -1.926479 0.289698 -1.145930 -3.037452 0.050747 0.671139
wb_dma_ch_sel/assign_128_req_p0/expr_1 -0.395761 1.357257 0.428736 1.415600 -1.248395 -1.317162 -0.206872 0.893589 -0.507338 -0.730657 -3.274081 -3.560118 -0.362916 2.334868 -2.315058 2.189900 -0.926188 -4.977097 -2.400791 -4.165902
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -0.826310 1.061333 0.874151 -0.961006 -0.645925 -0.879998 0.966344 -1.582868 -0.100176 0.509406 -4.078371 -0.714324 0.269476 -1.605970 0.277082 2.252638 -1.310223 -1.053374 -1.795499 -3.390393
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -2.532650 -1.118818 -0.148165 -0.984363 -0.807676 0.914975 1.501888 -1.862905 1.703862 -1.461082 -0.853005 0.927222 -1.168686 -1.314763 0.283974 2.213413 -0.553128 1.787891 0.385514 -0.383996
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.226413 0.400648 -3.029814 2.377385 1.232590 0.827283 -3.912735 -0.522432 -3.241141 2.112616 -2.821265 1.400568 3.069952 0.363068 2.427542 -0.266669 -2.513491 -2.520458 -2.030925 1.885277
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -3.333547 1.795919 0.841858 -0.273211 -1.051339 -1.392595 4.571881 0.081052 0.694444 -4.770859 -0.292476 -0.923327 -1.522078 4.704081 -1.029324 1.906661 -0.906460 -1.940541 0.684566 0.880740
wb_dma_ch_sel/assign_148_req_p0 0.508911 1.295912 0.162691 -1.957534 -2.091571 -2.284141 3.076583 -1.111851 -0.325036 -0.803521 -1.154487 -2.786242 -0.157834 -1.638435 0.111015 1.784549 0.236016 -0.511957 -1.250600 -0.705158
wb_dma/wire_ndr -2.851470 -0.257375 1.563777 -0.328045 0.100421 -1.083753 2.231817 -0.719818 0.836986 -0.634580 -3.874799 -0.622837 -1.442535 1.497775 -0.851828 4.217920 -1.251220 -1.967488 -1.960398 -4.445362
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -2.528283 -1.040290 -0.126598 -0.974994 -0.805828 0.935579 1.474976 -1.907635 1.737369 -1.484157 -0.846609 0.974704 -1.175079 -1.399268 0.299534 2.229152 -0.526618 1.856329 0.473641 -0.314403
wb_dma_pri_enc_sub/always_3/if_1/if_1 -1.246380 -0.224441 0.870475 -0.271998 -0.562909 1.981671 0.199374 -0.728258 1.324201 -1.221054 -0.672651 3.305464 -2.264081 -2.086502 -0.371109 -0.500110 0.790852 1.722600 -0.088124 -0.704254
wb_dma_ch_sel/always_8/stmt_1/expr_1 -0.245376 -1.469069 -0.766009 -1.929668 0.113754 1.030493 0.936550 -2.392315 2.473599 -1.620981 -1.113130 3.050867 0.056888 -1.300259 0.846880 1.468799 -2.854666 2.862263 0.767941 -0.187697
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -4.045873 -0.148425 -0.384339 0.400853 0.547809 0.292394 2.129314 -0.908735 1.298808 -2.691179 -2.222020 1.837333 -0.947410 1.962729 0.959341 -1.428758 -1.343108 1.816759 -0.485940 3.001809
wb_dma_rf/input_dma_done_all -1.146984 0.653118 -0.719322 0.627035 -1.141335 0.977101 -1.649725 -1.893251 -0.468768 0.188996 -3.731924 -1.312172 0.693145 -1.608900 0.738685 3.785260 -1.909164 -1.804637 -1.380704 -2.193727
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.402234 1.106258 -0.566977 0.811161 0.277803 0.582549 -0.770152 0.243511 -1.292941 -0.357586 -0.814784 0.671591 1.685342 1.610955 2.112690 -1.072529 -0.914527 0.322510 -0.118396 2.647254
wb_dma_de/assign_66_dma_done 0.012347 0.246271 -1.438770 -0.987991 -0.563094 0.470459 0.725789 -4.267557 -1.341416 2.204952 -0.298067 3.136915 0.987712 -3.588600 0.406902 1.153167 0.941828 -0.828990 -1.354557 -2.520917
wb_dma/wire_ch4_csr 2.069726 2.106154 -1.765961 0.400897 -0.221800 -0.765695 -0.955021 0.436026 -4.891636 0.347460 -1.292560 2.113882 2.895364 1.815006 2.376424 0.314101 -1.744167 -1.504718 0.907871 3.023174
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.277720 0.894735 0.923418 0.757422 0.268485 1.036594 -1.317855 1.179167 -0.438695 0.242827 0.158022 2.373525 -1.071760 -0.651928 -0.622778 -2.698877 1.294238 -0.155659 -0.524399 -0.282627
wb_dma_ch_sel/input_ch3_csr 2.795864 1.406789 -1.546461 0.233781 -1.921092 -0.196680 -1.992857 0.058385 -5.704166 1.216737 -0.489168 0.592975 2.848565 -0.092875 2.070167 1.833111 -0.334457 -0.909798 2.372426 1.234778
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136439 -0.327663 0.827212 -0.309304 -0.591347 0.815107 2.212558 -1.423381 0.120031 -2.555430 -1.017339 1.383881 -0.739147 0.021756 1.994609 0.320090 -1.069879 1.888132 -0.250489 1.488390
wb_dma_de/wire_adr1_cnt_next -3.984725 -0.872576 -1.369146 1.498651 1.218718 -0.454701 0.508460 -0.063645 0.118158 1.087787 0.588662 1.284032 -0.106600 3.658797 -2.760975 0.430183 1.293730 -2.416785 0.752446 -1.472633
wb_dma/wire_de_adr0 2.663853 2.720600 3.110741 -2.341400 2.073541 -2.003387 3.066960 0.320568 -3.324925 1.319350 2.040319 1.787113 3.900211 1.732047 3.148338 -0.786064 -1.355050 0.271014 2.514504 1.055888
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.286875 -0.219718 0.777608 -0.240465 -0.510057 1.885325 0.262714 -0.691226 1.272646 -1.184907 -0.746585 3.253536 -2.191829 -1.908964 -0.324408 -0.370740 0.698325 1.633620 -0.075099 -0.643172
wb_dma_de/reg_adr0_cnt 0.827884 1.935343 2.444973 -2.245443 2.169524 -2.551179 4.116720 -0.983923 -4.104723 2.801663 2.110733 2.891090 3.614700 1.547559 2.507784 -0.039408 0.473740 0.039965 1.869014 -0.154752
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -1.279876 -0.221578 0.780757 -0.243418 -0.529274 1.926947 0.268573 -0.752803 1.284836 -1.195080 -0.772769 3.277683 -2.180507 -1.954652 -0.329684 -0.372436 0.670850 1.646766 -0.103844 -0.652580
wb_dma/wire_am0 1.590189 -0.700427 1.056864 -0.688474 0.252194 0.620180 -0.636297 2.486309 0.753384 1.752268 -0.585462 -0.289133 1.243327 -0.316861 -0.082439 2.098079 -0.685926 0.336307 1.615274 -1.562345
wb_dma/wire_am1 -2.133799 -1.184391 -0.475828 0.061419 0.395423 -0.800242 1.428292 -1.172459 -1.144595 2.033344 0.482858 1.269814 -0.074171 0.224946 -0.667068 0.897983 2.091740 -0.206603 -0.360610 -1.465320
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.405179 1.209388 0.388833 -2.074481 -2.048505 -2.321089 3.235400 -1.030915 -0.234441 -0.832878 -1.113380 -2.830969 -0.227554 -1.577160 -0.010120 1.964733 0.253674 -0.448252 -1.131917 -0.933157
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.438833 1.180951 0.285550 -2.014384 -2.089758 -2.291719 3.078264 -1.096816 -0.265113 -0.739830 -1.251571 -2.952949 -0.215333 -1.772038 0.036101 1.868005 0.238560 -0.465358 -1.297254 -0.901520
wb_dma_ch_rf/always_22/if_1/if_1 1.737597 -0.706547 1.121396 -0.795873 0.241370 0.648562 -0.651650 2.642668 0.796664 1.823922 -0.535500 -0.398670 1.274715 -0.389893 -0.086077 2.181588 -0.682730 0.410305 1.695776 -1.570314
wb_dma_de/assign_69_de_adr0 2.305252 2.507907 2.965103 -2.378321 2.027877 -1.909966 3.294078 0.235696 -3.015294 1.044187 2.034186 1.964525 3.724429 1.810723 3.054991 -0.596341 -1.393599 0.370732 2.479267 1.130006
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.101017 0.737721 1.904525 -2.147651 -0.217592 -2.099090 3.719344 -0.440709 -0.327251 -0.275088 0.337938 -1.220667 -0.160810 0.469832 0.100048 3.343668 -0.105862 -1.448254 0.183417 -2.480805
wb_dma_de/wire_mast0_go 1.291909 0.879131 0.952762 0.733309 0.293720 1.076181 -1.280856 1.158565 -0.395671 0.230775 0.129251 2.432072 -1.132936 -0.689611 -0.638833 -2.705779 1.297126 -0.169478 -0.543068 -0.340162
wb_dma_wb_slv/input_slv_din 3.157604 1.296550 -0.067430 1.456087 3.315968 -0.940810 -1.253880 2.583716 0.504522 0.112082 1.601035 -0.662627 1.243657 3.206513 -0.521481 -2.951374 -1.875027 -5.082350 0.908374 0.114165
wb_dma_de/always_3/if_1/if_1 -3.621983 0.498864 -2.053303 1.842732 -0.043928 -1.204640 0.690851 0.504095 -0.270677 -0.065491 0.541829 0.055711 -0.875945 4.313780 -3.775199 -0.134058 2.317629 -2.802165 0.338790 -0.124005
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.279758 -0.447703 0.792838 -0.268174 -0.567396 0.790679 2.229587 -1.445644 0.198240 -2.491489 -1.098680 1.389252 -0.841909 -0.001115 1.946869 0.442904 -1.061341 1.853206 -0.285977 1.335191
wb_dma_ch_sel/always_47/case_1 -2.071481 -1.208952 -0.484542 0.061394 0.395495 -0.820052 1.392279 -1.187037 -1.199061 2.125281 0.501141 1.290856 -0.070428 0.154068 -0.641745 0.857851 2.135119 -0.214442 -0.378933 -1.409103
wb_dma_ch_sel/assign_152_req_p0 0.391356 1.145249 0.284322 -2.015570 -2.063836 -2.271532 3.218236 -1.103114 -0.230082 -0.838006 -1.033700 -2.864153 -0.205570 -1.654759 0.048537 1.813479 0.241059 -0.379167 -1.154220 -0.785701
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -2.505043 -0.351000 -2.246963 -0.938641 -2.444616 1.962274 1.321988 -4.256011 0.869915 -1.626695 2.394937 -0.630920 -0.217028 -3.463055 1.205844 3.147534 0.728101 1.069995 1.194065 2.040294
wb_dma_de/reg_de_adr0_we 0.731339 -1.080249 0.339810 -1.661131 -0.221786 -0.709509 2.282206 -0.265920 0.396953 -0.086073 2.794791 -0.858810 0.230956 -0.969623 0.834712 0.504857 0.511282 1.110510 1.099666 0.838206
wb_dma_ch_sel/assign_114_valid -0.155957 -0.118756 1.176441 -2.459213 -0.763590 -1.571299 3.115357 -1.781153 0.240255 0.455375 -1.467207 -1.530187 0.477360 -2.385764 1.056449 2.765233 -0.843500 -0.057285 -0.862813 -2.673421
wb_dma_ch_rf/assign_4_ch_am1 -1.040402 -0.214528 -0.599796 1.231058 0.099577 -0.637703 0.954333 -2.501857 -3.410965 1.532864 0.488774 2.606499 0.370253 1.292254 0.282448 -0.702906 2.361628 0.703142 -1.657468 -0.173653
wb_dma_de/wire_dma_done_all -1.041770 0.709681 -0.720336 0.598433 -1.155798 0.923520 -1.718374 -1.898654 -0.493298 0.282073 -3.869058 -1.379473 0.715328 -1.739244 0.720215 3.722842 -1.941727 -1.893260 -1.501046 -2.334795
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.586596 2.234558 1.342507 -0.795000 -1.840909 -1.801915 2.790316 0.906991 -0.707878 -2.383594 1.784913 -2.911807 -0.705331 2.789111 -2.000762 3.575604 0.434187 -3.935510 1.099882 -2.114253
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.445722 1.677532 -2.996367 0.273364 -2.237376 -0.793734 -0.824290 -2.306642 -2.863371 1.252915 1.405284 0.526525 -1.778094 -4.114003 -1.549543 -0.055412 3.996714 -3.043893 -2.979942 0.325363
wb_dma_wb_slv/input_wb_data_i 3.633771 7.915868 -0.513368 -2.524552 -2.368740 -1.872189 -2.409130 1.068675 -2.163946 -2.127893 1.717326 -3.585240 1.282857 -1.869572 0.889291 0.231932 -0.167197 -1.504692 5.163300 5.091274
wb_dma_de/input_nd -2.829127 -0.120181 1.631887 -0.357983 0.060572 -1.098873 2.259463 -0.740464 0.865513 -0.674087 -3.894958 -0.761574 -1.433746 1.434319 -0.939322 4.325656 -1.212340 -2.028134 -1.919543 -4.520292
wb_dma_ch_sel/assign_126_ch_sel 1.137640 3.685324 0.039029 -0.610744 1.256609 -0.372137 2.336894 -1.917045 -0.645632 1.178851 0.301923 2.735257 3.963470 1.431328 -0.090356 -3.993474 -0.800356 -3.038418 0.024515 -0.834892
wb_dma/wire_mast1_err -1.014145 0.609836 2.698413 -2.259202 -0.760575 -0.215065 3.748545 -0.983627 0.893419 -1.399213 -0.404204 1.912632 -2.285992 -1.445797 -0.316156 2.768033 0.661955 0.090200 0.021030 -3.149209
wb_dma_de/wire_ptr_valid -2.269973 -1.261292 -2.047279 -1.226747 1.214891 0.448470 0.920791 -1.947578 3.656711 -1.765199 -2.302245 3.448410 -0.179978 0.645619 -0.269360 -0.193990 -3.042747 2.763125 0.544993 1.315790
wb_dma/wire_ch_sel 2.894243 -0.200147 -2.740547 -1.704769 0.700393 1.715141 1.229667 -3.776631 3.377688 -0.157132 0.235105 1.406132 4.204670 -2.862521 2.548757 -2.819123 -3.980515 0.203630 -1.033136 1.571505
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -3.927538 -0.005510 -0.532309 0.440462 0.516990 0.225540 1.930014 -0.889164 1.254872 -2.524402 -2.227936 1.712249 -0.920297 1.834478 0.765192 -1.320880 -1.261973 1.598523 -0.502637 2.838093
wb_dma_de/always_12/stmt_1/expr_1 0.404449 1.856487 1.838804 -0.250910 -0.385754 0.088854 -0.262820 -0.425579 -0.511706 0.720566 -3.882903 1.381079 -0.763505 -2.136003 -0.430801 -0.193132 -0.063085 -1.268692 -2.259521 -3.815640
wb_dma/wire_dma_req -0.424475 -0.759221 -2.918133 -1.832562 -1.627019 2.065283 0.806451 -4.828188 1.662109 -1.801983 1.958621 1.364056 0.856446 -3.469421 1.738932 2.667916 -1.582535 1.991039 1.405268 2.037629
wb_dma_ch_sel/assign_136_req_p0 0.271661 1.250482 0.236963 -1.971391 -2.112909 -2.292539 3.236866 -1.133854 -0.244551 -0.940069 -1.267727 -2.870996 -0.327491 -1.569172 -0.025789 2.007190 0.274973 -0.542811 -1.281457 -0.844926
wb_dma_ch_rf/assign_5_sw_pointer 1.231372 2.001828 -2.153936 0.601910 -1.884101 -0.210471 0.311532 -4.355503 -3.679213 0.727909 0.079732 2.620552 0.804705 -1.207551 0.100940 -0.907944 2.181015 -0.015214 -2.438540 0.170052
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -2.701545 -1.260914 -1.849918 0.630634 -1.344401 2.774571 -1.337829 -2.229366 1.165743 -1.675673 -0.677066 0.463294 -0.626937 -1.515067 0.870071 3.617764 -1.249752 0.963341 0.756775 0.963853
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.053290 -0.089187 -0.665866 1.252212 0.158740 -0.659502 0.902569 -2.396566 -3.467248 1.606785 0.461131 2.576044 0.488299 1.427103 0.283468 -0.711281 2.305514 0.545793 -1.618026 -0.111385
wb_dma_ch_sel/assign_97_valid/expr_1 -0.847100 3.098435 -0.446103 -2.275414 -1.763109 -4.156549 3.098308 -0.015522 -5.448974 3.381026 -0.572050 -3.295484 2.209754 -0.300262 0.809822 5.810984 2.876334 -2.454819 3.176806 -0.453636
wb_dma_de/always_9/stmt_1 1.145523 1.619462 -0.581654 1.511823 -0.508361 0.152282 -3.097926 -0.189146 -1.994692 1.526533 -3.011221 -2.354467 1.699232 -0.490784 0.401825 2.063068 -1.413562 -3.617536 -1.786460 -2.073318
wb_dma_de/input_pause_req 4.974206 1.754919 -0.906831 -2.337964 1.324485 -0.322877 1.238342 -1.512078 1.799376 -0.139624 -0.752322 4.222901 1.160883 -2.864263 0.453510 -4.154689 -2.578392 -2.039685 -3.063653 -0.607547
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -2.587638 -0.535557 -2.348418 -0.921288 -2.436305 1.996961 1.287891 -4.278625 1.000484 -1.662121 2.341167 -0.597581 -0.264126 -3.512219 1.233551 3.284104 0.628564 1.129053 1.086117 2.075243
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -0.385249 -1.453873 -2.542898 -0.337752 -0.482465 2.800425 -1.839827 -2.753093 1.748098 -1.862250 -0.914132 2.473974 0.631202 -1.424107 1.388569 2.904983 -3.474495 1.865564 1.183725 1.156133
wb_dma_de/wire_dma_busy 1.010771 1.018229 -1.220014 0.208058 1.147943 0.100822 1.329884 -1.722711 2.260160 0.897465 -2.749167 0.083452 2.572114 -0.844680 0.617953 -4.967155 -1.969477 -2.276253 -3.950538 -0.519993
wb_dma_ch_sel/always_37/if_1/if_1/cond -2.671750 -1.237224 -1.813307 0.570839 -1.383058 2.769535 -1.279853 -2.212059 1.181856 -1.636361 -0.667012 0.413639 -0.644296 -1.538416 0.818007 3.724701 -1.215134 0.958501 0.807924 0.847071
wb_dma_ch_pri_enc/always_2/if_1 -1.176972 -0.183270 0.829668 -0.265566 -0.528441 1.955154 0.153367 -0.662117 1.286259 -1.183851 -0.696773 3.381635 -2.250741 -2.025060 -0.345125 -0.497949 0.751692 1.678179 -0.074328 -0.648257
wb_dma_de/always_6/if_1/stmt_1 -3.672165 1.514635 -2.842498 2.309175 -0.187235 -0.076342 -1.789588 -2.220956 0.276649 0.868100 -5.160708 -2.257554 0.463857 0.272241 -1.090139 0.821862 -0.893572 -3.691862 -3.630602 -1.040680
wb_dma_ch_rf/input_de_txsz_we -0.332785 -0.549801 -0.155767 1.374946 -1.774321 0.992632 -2.900265 -0.442969 0.953247 0.782319 -2.589575 -5.334079 0.005467 -2.485113 -0.733127 2.533973 -0.619402 -1.873242 -1.933992 -3.471965
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.302164 0.838906 0.922226 0.736382 0.304044 1.086651 -1.326890 1.181612 -0.429772 0.244592 0.116294 2.397089 -1.057658 -0.687735 -0.657330 -2.707073 1.261076 -0.135342 -0.513711 -0.313948
wb_dma_wb_if/input_wb_addr_i 4.483323 8.040361 1.073458 -0.592319 -1.070681 -0.252505 -2.853675 -1.043634 -3.573360 -1.103020 2.580216 0.933394 2.470491 -0.184570 -0.885176 -4.896472 -0.037004 -2.497662 3.122736 1.267182
wb_dma_ch_sel/always_7/stmt_1 -2.768857 -1.215748 -1.858681 0.545361 -1.395805 2.810093 -1.263373 -2.321981 1.197821 -1.747243 -0.624462 0.409055 -0.615020 -1.563395 0.868871 3.760586 -1.245339 1.041965 0.860367 0.986566
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 1.616677 1.233655 -3.468809 -1.388504 2.288269 -1.756621 1.226917 1.620220 -1.873904 1.684631 0.938617 4.515082 1.145908 0.848330 -0.248335 0.995073 -0.990990 -5.166753 0.665170 2.555819
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 0.577812 1.466316 0.524424 0.039933 -1.055403 3.954122 -3.661293 -1.304912 1.914479 -2.460651 -2.579908 3.764787 -0.913168 -0.902707 -0.916602 4.375861 -3.219095 0.551527 1.575065 -2.891829
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.553907 2.345817 1.422464 -0.877178 -1.842943 -1.913988 2.854808 0.889325 -0.769291 -2.276239 1.619276 -2.923204 -0.726161 2.850180 -2.067677 3.822766 0.420870 -4.107358 1.050066 -2.354326
wb_dma_ch_rf/always_4/if_1/block_1 1.322555 0.515561 -2.258517 0.300476 0.808786 -0.189253 -3.093985 -0.051832 -3.477632 -0.761827 -1.826722 2.434459 1.892821 -0.185468 3.776620 -2.769316 -3.239155 0.240629 -0.444153 4.888087
wb_dma_de/reg_dma_abort_r -0.969099 0.565644 2.709672 -2.257764 -0.784497 -0.151726 3.709784 -0.931461 0.904882 -1.403492 -0.299648 1.809838 -2.289242 -1.468191 -0.340327 2.622902 0.714456 0.117721 0.060638 -3.123740
wb_dma_ch_sel/input_ch2_txsz -2.669344 -1.254648 -1.935656 0.673904 -1.395345 2.823534 -1.455159 -2.219883 1.135836 -1.705127 -0.632525 0.320570 -0.563680 -1.534397 0.852512 3.760219 -1.275229 0.947235 0.852555 0.993754
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.253681 0.819115 0.934016 0.754896 0.275099 1.034567 -1.290949 1.151727 -0.413081 0.202925 0.126612 2.356344 -1.110357 -0.655078 -0.635247 -2.660376 1.306112 -0.157759 -0.518422 -0.323585
wb_dma_ch_sel/input_ch5_csr 1.951526 2.046700 -1.560722 0.416412 -0.350217 -0.705018 -0.967313 0.478475 -4.715821 0.372810 -1.311302 1.940089 2.656564 1.679897 2.224845 0.579379 -1.577174 -1.370170 0.933309 2.765621
wb_dma_ch_sel/assign_150_req_p0 0.324079 1.268950 0.367703 -1.970641 -2.059896 -2.273616 3.140706 -1.172377 -0.240032 -0.804648 -1.391077 -2.771351 -0.240313 -1.675542 -0.008866 1.998584 0.173830 -0.612693 -1.331348 -1.111769
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.247289 0.888353 0.987977 0.701341 0.227549 1.051697 -1.295995 1.167435 -0.410017 0.218986 0.117193 2.435177 -1.143675 -0.712729 -0.674630 -2.628896 1.319864 -0.166910 -0.548462 -0.391822
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.735829 -1.138249 0.321495 -1.772487 -0.234497 -0.702916 2.397878 -0.321410 0.441048 -0.135569 2.893996 -0.871226 0.244670 -1.052413 0.881181 0.571604 0.569276 1.207975 1.173732 0.884588
wb_dma_ch_sel/assign_155_req_p0 0.402323 1.224044 0.369972 -2.000764 -2.055296 -2.358923 3.161734 -1.054658 -0.281485 -0.786340 -1.207776 -2.897695 -0.268917 -1.590889 -0.013110 1.921642 0.246819 -0.526544 -1.302525 -0.948792
wb_dma_ch_sel/always_43/case_1/stmt_4 -2.542909 -1.087708 -0.156975 -0.985694 -0.805704 0.958570 1.467817 -1.910623 1.699579 -1.488590 -0.838401 1.002351 -1.165677 -1.333636 0.329218 2.198666 -0.538524 1.856362 0.424469 -0.287243
wb_dma_ch_sel/always_43/case_1/stmt_3 -2.732439 -1.220828 -1.808749 0.576941 -1.371028 2.772687 -1.254195 -2.286969 1.176647 -1.704248 -0.681458 0.449693 -0.620887 -1.529403 0.886941 3.708978 -1.244649 0.970985 0.749341 0.882227
wb_dma_ch_sel/always_43/case_1/stmt_2 0.735200 1.505723 -0.722719 1.153091 -1.263515 3.522458 -3.385486 -0.347680 -0.689723 -0.937322 1.003065 2.831670 -0.688399 -2.267185 0.281977 -0.359493 0.764118 0.330247 1.418715 1.683261
wb_dma_ch_sel/always_43/case_1/stmt_1 -1.839203 2.506227 -1.486164 0.585571 -2.270014 1.017641 -1.208478 -3.825120 -0.976356 0.230428 -3.516242 -1.484283 0.689341 -2.956788 0.317999 3.086306 -0.557748 -2.667143 -2.049412 -2.011143
wb_dma_de/always_19/stmt_1/expr_1 -0.910073 -2.137936 -0.793505 -0.546991 1.703863 -0.381427 3.351668 -1.755390 0.282229 0.545837 4.624739 3.021379 0.440414 1.525139 -0.436447 0.896267 0.654331 -2.265192 -0.474143 -1.037770
wb_dma_ch_rf/wire_ch_err_we -1.030635 0.539109 2.651176 -2.243714 -0.723773 -0.081309 3.709862 -1.036323 0.940844 -1.481736 -0.336133 2.123805 -2.328678 -1.499792 -0.268488 2.597258 0.632971 0.247098 0.053075 -2.987611
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 1.714684 2.231741 -0.697869 -0.296711 1.123241 0.138373 1.764899 -1.198648 1.660455 -0.057120 -0.553885 1.550361 2.123421 0.252350 0.161509 -4.577528 -1.281389 -2.449164 -2.165100 0.329314
wb_dma_rf/wire_ch1_adr1 -1.986441 0.204376 -1.308702 0.757423 1.127101 -0.523894 -0.149505 0.488792 1.257619 -0.163037 -1.229583 0.472654 -0.221594 1.927819 -1.167416 -1.796578 -0.259784 -0.090477 -0.309720 1.541340
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 2.931735 3.439648 0.363934 -3.709239 0.169980 -2.932558 -0.533358 2.792319 -0.150881 1.057489 -4.103491 -0.068364 0.885088 -0.637495 -0.510182 3.883121 -1.884065 1.847839 4.033158 0.136368
assert_wb_dma_wb_if/input_pt_sel_i 2.425817 1.045288 -1.872749 1.335080 0.173829 0.684316 -1.449402 0.261735 -3.266393 -1.579301 -0.965761 2.352525 0.657741 0.601980 1.902660 -1.538822 -2.477537 -2.719437 -1.957995 2.824340
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -0.123358 0.602172 2.251413 -1.302961 -0.475819 -1.166074 2.922571 0.234915 -0.057608 -1.068777 1.704562 -1.628333 -0.081993 2.098826 -0.987143 4.497564 -0.553108 -3.386659 1.521667 -3.960996
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.343765 0.954351 0.960182 0.710325 0.303778 1.035539 -1.293807 1.209023 -0.438391 0.227883 0.110950 2.425636 -1.068399 -0.639292 -0.678085 -2.703511 1.303287 -0.183618 -0.531134 -0.336918
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -2.599113 -1.099973 -0.103578 -1.003261 -0.844796 0.939920 1.527820 -1.920876 1.788116 -1.494231 -0.881912 0.943880 -1.193250 -1.374753 0.264247 2.269512 -0.517098 1.890217 0.428405 -0.399422
wb_dma_rf/input_paused 2.167610 -0.207711 -1.659136 -0.275602 0.287119 -0.576517 -1.932966 0.263753 -0.655900 0.279122 1.233513 0.923426 -0.928171 -1.769216 -0.333836 -0.914464 0.031118 -0.886772 -1.241346 1.281399
wb_dma/wire_mast0_adr 0.637443 1.418016 -3.518556 -0.175151 -2.052270 -1.880035 0.414502 2.232122 -1.780863 -1.469376 -1.542603 -2.313482 -1.484647 -0.054475 0.780985 2.767827 0.939385 -1.380942 -0.344913 5.444076
wb_dma_ch_pri_enc/inst_u8 -1.400152 -0.308954 0.828234 -0.270740 -0.560508 1.974832 0.285384 -0.736858 1.358706 -1.247368 -0.809190 3.341521 -2.319020 -2.003798 -0.383712 -0.392653 0.723298 1.699324 -0.138169 -0.753623
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.371678 1.260553 0.268178 -2.017302 -2.114257 -2.244172 3.125825 -1.095630 -0.280201 -0.830955 -1.160063 -2.846213 -0.228121 -1.671134 0.035431 1.988270 0.229577 -0.502443 -1.190236 -0.875295
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 2.291465 0.813173 0.755553 0.167327 -0.535836 -0.850941 -1.408359 0.445522 -0.568016 1.886410 -1.036117 -3.221292 1.098617 -1.939954 -0.276365 -1.734802 0.319801 -1.115559 -1.652639 -2.155551
wb_dma_ch_arb/always_2/block_1 -3.015256 1.515855 -1.022805 0.081227 -0.236029 0.219947 3.310554 -1.384117 -0.067932 -4.006891 1.285021 4.775569 -0.692783 4.981110 -1.700390 1.574256 -0.975801 -2.628607 1.385515 0.777368
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 -0.989067 0.710180 -0.760524 0.703130 -1.075836 0.932098 -1.827715 -1.828670 -0.612313 0.361201 -3.844529 -1.322172 0.776573 -1.672078 0.774398 3.566366 -1.941480 -1.886666 -1.545899 -2.197190
wb_dma_ch_sel/always_40/case_1/cond -2.223304 -1.204671 -2.055681 -1.207235 1.256690 0.462731 0.916216 -1.899564 3.703708 -1.796887 -2.365474 3.413926 -0.151797 0.697678 -0.273808 -0.201892 -3.117843 2.709794 0.565760 1.276637
wb_dma_ch_rf/assign_22_ch_err_we -1.007392 0.557050 2.740839 -2.318144 -0.668771 -0.245678 3.860655 -1.008051 0.873540 -1.381404 -0.317741 1.919499 -2.241220 -1.380779 -0.241656 2.760158 0.649160 0.146335 0.059237 -3.123993
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.485531 2.134456 1.445877 -0.797719 -1.772577 -1.763061 2.768257 0.860177 -0.684773 -2.294720 1.651537 -2.823460 -0.707312 2.875108 -1.990031 3.757425 0.363295 -4.071959 1.073068 -2.441533
wb_dma_ch_rf/wire_pointer -0.482505 -2.560189 -3.603780 -1.108706 2.037545 -0.432549 -2.014116 -1.338220 0.826948 -1.222849 -3.147286 4.521116 0.255473 -1.201596 1.694476 -2.649276 -5.033710 2.413494 -0.400534 3.382406
wb_dma_ch_pri_enc/always_2/if_1/if_1 -1.284145 -0.291004 0.790939 -0.222084 -0.509041 1.934531 0.238642 -0.712159 1.302875 -1.212743 -0.763822 3.272813 -2.219535 -1.975509 -0.339393 -0.426536 0.684289 1.680148 -0.123357 -0.655098
wb_dma_ch_pri_enc/wire_pri19_out -1.319046 -0.265243 0.741065 -0.236757 -0.513354 1.914557 0.248858 -0.741566 1.310067 -1.210636 -0.740855 3.215798 -2.170265 -1.984470 -0.301179 -0.392447 0.673640 1.661444 -0.120817 -0.640788
wb_dma_ch_sel/assign_5_pri1 -1.087986 -1.197000 0.758865 0.885460 0.397660 1.372411 -0.454097 0.440880 1.176963 -0.260801 -1.469146 2.172875 -2.201913 -0.656397 -0.719193 -1.107837 0.549555 0.404562 -1.688550 -1.507498
wb_dma_rf/inst_u26 -0.967334 0.617503 2.711804 -2.322198 -0.829472 -0.139657 3.732348 -1.029975 0.914775 -1.426470 -0.271753 1.815665 -2.292124 -1.552775 -0.312537 2.766750 0.718197 0.162770 0.123204 -3.092296
wb_dma_rf/inst_u27 -1.000171 0.550790 2.739896 -2.317581 -0.756942 -0.108425 3.700577 -0.963526 0.954111 -1.413907 -0.312197 1.949632 -2.320018 -1.569094 -0.306341 2.676400 0.689192 0.221901 0.116296 -3.067282
wb_dma_de/always_23/block_1/case_1/block_10 -2.671585 -0.399080 -2.283401 -0.946554 -2.590877 1.992205 1.305667 -4.363130 0.983075 -1.632902 2.287109 -0.720746 -0.325909 -3.600938 1.154965 3.396585 0.739972 1.109519 1.138665 1.929270
wb_dma_de/always_23/block_1/case_1/block_11 -1.840170 -2.201447 -1.663319 -0.997315 -1.535198 2.083957 0.785576 -2.525931 1.432589 -1.738312 2.078546 -0.308221 -0.230847 -2.449892 1.754459 4.071373 -0.787685 2.012943 1.862817 1.919887
wb_dma_rf/inst_u22 -0.905557 0.631749 2.700470 -2.341973 -0.784559 -0.154661 3.699517 -0.947671 0.885536 -1.408738 -0.197110 1.966720 -2.210786 -1.530964 -0.243812 2.600252 0.723920 0.211272 0.210149 -2.928307
wb_dma_rf/inst_u23 -0.925229 0.602336 2.733589 -2.207271 -0.732655 -0.137476 3.675448 -0.910361 0.925868 -1.381520 -0.355465 1.947034 -2.293070 -1.502162 -0.364568 2.525457 0.699406 0.119161 0.007053 -3.165999
wb_dma_rf/inst_u20 -1.046965 0.537199 2.683656 -2.226156 -0.808955 -0.105259 3.667705 -1.021041 0.970297 -1.398627 -0.398570 1.765692 -2.318694 -1.536175 -0.347879 2.734852 0.648517 0.116128 0.024752 -3.179628
wb_dma_de/assign_86_de_ack -0.407325 -0.704434 -2.889736 -1.831509 -1.608562 2.000253 0.823996 -4.806095 1.650883 -1.770842 1.843734 1.299537 0.896468 -3.407040 1.686861 2.754244 -1.648598 1.879257 1.412990 1.942692
wb_dma_rf/inst_u28 -1.037298 0.629615 2.700388 -2.299019 -0.878642 -0.047339 3.712421 -1.103460 0.953848 -1.470409 -0.398764 1.979958 -2.408637 -1.640444 -0.355331 2.778293 0.712909 0.158284 0.037327 -3.206953
wb_dma_rf/inst_u29 -0.989816 0.528323 2.702079 -2.433013 -0.824096 -0.171269 3.894474 -1.086384 0.956756 -1.453992 -0.158046 1.898821 -2.295630 -1.544796 -0.252346 2.822939 0.685479 0.254221 0.209083 -2.998756
wb_dma_ch_sel/always_1/stmt_1 -0.335338 -0.594113 -2.917342 -1.722835 -1.498514 2.025266 0.619872 -4.632888 1.584033 -1.792324 1.804617 1.446360 0.952424 -3.185091 1.651555 2.596067 -1.653325 1.926362 1.513747 2.054645
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.821181 -0.084494 -2.359645 2.047679 -0.379044 1.477108 -4.558274 -0.108704 -1.508623 1.848923 -0.875975 -1.795702 2.209851 -1.916996 1.284690 -0.875492 -0.969765 -1.176328 -1.074981 1.304757
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.349626 1.365102 0.184002 -2.008653 -2.169443 -2.305842 3.234761 -1.133510 -0.291752 -0.914104 -1.140488 -2.928060 -0.197697 -1.610768 0.042854 2.035435 0.237719 -0.633348 -1.163101 -0.772055
wb_dma_rf/inst_check_wb_dma_rf 0.293591 2.991868 -1.096566 2.204438 -1.188273 0.917630 -1.134075 -2.137459 -3.153864 -0.145988 -1.119312 1.577792 1.065098 1.239735 0.779316 -2.605740 1.184389 0.974566 -2.650789 2.920388
wb_dma_rf/reg_wb_rf_dout 5.547941 7.753940 -0.290918 0.604221 3.098161 -3.000342 -4.550854 -2.571248 -4.615017 0.006054 0.409703 1.829760 1.639225 0.578359 1.259613 -7.582373 -1.423700 -2.686827 -1.559238 3.112172
wb_dma/input_dma_req_i -0.526693 -0.719356 -2.821364 -1.821186 -1.583668 2.072612 0.847487 -4.810709 1.696667 -1.814359 1.834775 1.471532 0.779942 -3.436477 1.616154 2.603071 -1.505829 1.997748 1.364841 1.909891
wb_dma_de/input_am1 -2.084499 -1.175465 -0.485829 0.048928 0.371901 -0.839193 1.398116 -1.209585 -1.191156 2.074842 0.507833 1.274112 -0.018158 0.183392 -0.610580 0.894461 2.071743 -0.263021 -0.387217 -1.420636
wb_dma_de/input_am0 1.679920 -0.669123 1.001935 -0.747645 0.194011 0.688689 -0.640475 2.525622 0.810550 1.685268 -0.571311 -0.312402 1.243732 -0.400702 -0.061122 2.194541 -0.689613 0.394566 1.640269 -1.505671
wb_dma_ch_sel/reg_next_start 0.160724 0.262173 -2.412053 -0.110454 -0.998414 0.042214 -1.108995 -3.001050 -2.380353 2.400925 1.467605 1.888081 -1.015369 -5.001102 -0.407346 0.578470 2.857006 -2.468214 -2.519109 -0.922801
wb_dma_ch_sel/input_ch4_csr 1.969121 2.168420 -1.574849 0.438161 -0.416182 -0.556140 -0.989603 0.481552 -4.571390 0.312344 -1.381164 2.139203 2.549177 1.561516 2.067963 0.482927 -1.480520 -1.450994 0.851588 2.689507
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -2.300699 -2.043897 -0.154347 0.193222 0.186693 0.274105 0.827272 -0.690252 1.572639 -0.509121 -1.625231 -0.188929 -1.049324 0.070532 -0.064689 1.519051 -0.762936 0.503376 -1.177173 -1.190530
wb_dma_ch_sel/assign_107_valid -0.155721 -0.175177 1.021278 -2.385463 -0.713049 -1.532926 3.064553 -1.823838 0.254162 0.437986 -1.463326 -1.456200 0.549479 -2.417410 1.132888 2.692538 -0.894521 -0.004730 -0.918613 -2.517042
wb_dma/wire_next_ch 0.272555 0.493822 -1.463276 -1.031138 -0.671001 0.435639 0.543013 -4.238525 -1.536793 2.257929 -0.259665 3.091471 1.083387 -3.770053 0.425366 1.086879 1.001159 -0.894514 -1.326171 -2.446855
wb_dma_rf/wire_ch2_txsz -2.741809 -1.287309 -1.909250 0.656874 -1.399904 2.801373 -1.397373 -2.226494 1.185276 -1.686242 -0.637403 0.365344 -0.619870 -1.536997 0.860889 3.721598 -1.198640 0.990047 0.831693 0.929146
wb_dma_ch_rf/wire_ch_am0 1.723728 -0.674138 1.016584 -0.749285 0.229483 0.686173 -0.647003 2.621273 0.763256 1.772566 -0.572203 -0.312029 1.313482 -0.374481 -0.046840 2.171336 -0.715915 0.345706 1.651926 -1.545595
wb_dma_ch_rf/wire_ch_am1 -0.953698 -0.079510 -0.670070 1.312011 0.071099 -0.608918 0.845086 -2.470078 -3.482803 1.444415 0.412764 2.669560 0.431823 1.449630 0.285469 -0.742856 2.239574 0.655890 -1.686434 -0.015129
wb_dma/wire_ch6_csr 1.886239 2.061733 -1.615388 0.341754 -0.301813 -0.554835 -0.956486 0.261964 -4.489044 0.235513 -1.232041 2.184713 2.762743 1.640783 2.181857 0.450766 -1.715577 -1.279089 1.143267 2.762301
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.262086 -0.148736 0.788613 -0.313600 -0.547181 1.877924 0.259598 -0.750948 1.308290 -1.206641 -0.732653 3.248623 -2.189765 -2.011582 -0.353074 -0.355749 0.729031 1.631190 -0.082370 -0.715025
wb_dma_de/input_csr 2.461935 2.245102 4.078706 -2.349922 0.128479 1.947832 -2.478381 -0.154677 0.367588 -0.383947 0.578679 2.172359 1.484498 0.447263 -1.071630 7.037362 -3.409437 0.002915 6.532573 -6.669368
wb_dma_de/reg_read 0.108357 1.555554 0.195631 1.221077 -0.933906 1.990163 -2.873925 -0.863671 -0.873858 0.428725 -3.669624 1.012554 -0.407130 -2.487658 0.152554 1.263944 -0.677018 -1.897752 -1.937355 -2.624329
wb_dma/input_wb1_cyc_i 2.554736 1.045549 -1.973954 1.149871 0.190591 0.466707 -1.060786 -0.043341 -3.508148 -1.473589 -1.040964 2.646307 0.707789 0.208261 2.331935 -2.001648 -2.331784 -2.327248 -2.408262 3.280430
wb_dma_ch_rf/wire_ch_adr0_we 2.573224 2.734302 3.096759 -2.382441 2.023556 -2.007396 3.103275 0.207884 -3.193574 1.156554 2.013505 1.795779 3.799011 1.694656 3.148649 -0.860063 -1.397704 0.390785 2.536270 1.094512
wb_dma_ch_sel/assign_140_req_p0 0.501186 1.306924 0.306624 -2.122709 -2.197069 -2.342341 3.234532 -1.125340 -0.250527 -0.874265 -1.037281 -2.963946 -0.262873 -1.763467 0.007108 1.980854 0.300308 -0.421022 -1.132966 -0.870363
wb_dma_rf/wire_ch3_txsz -2.554002 -1.130917 -0.127278 -1.000586 -0.805367 0.943193 1.486354 -1.882593 1.743475 -1.479286 -0.872055 0.974354 -1.215358 -1.371712 0.280832 2.227762 -0.544644 1.871816 0.436566 -0.342924
wb_dma_rf/input_wb_rf_din 4.299740 8.732888 -0.990477 -2.755370 -2.880867 -2.214359 -2.818659 0.855231 -2.470658 -1.421146 1.342627 -4.887698 2.367325 -2.696271 1.079023 -0.207201 -0.146582 -1.581939 5.215166 5.334368
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 2.356640 2.602332 3.163842 -2.424580 2.094673 -2.031418 3.298396 0.292015 -3.105183 1.210128 1.986049 1.766957 3.776090 1.898264 3.062379 -0.623413 -1.381800 0.419283 2.605701 0.967698
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.543670 1.484830 -0.782014 0.414228 -1.366588 -0.810625 0.106640 0.724549 -0.558063 -1.289446 0.279155 -1.525323 -0.776033 0.791605 -1.083549 -0.761220 1.162018 -0.615750 -0.432261 1.666660
wb_dma_pri_enc_sub/reg_pri_out_d1 -1.241643 -0.176457 0.783670 -0.275176 -0.537275 1.897858 0.232521 -0.723365 1.261328 -1.190061 -0.743514 3.238737 -2.200699 -1.950245 -0.351169 -0.393876 0.715848 1.589849 -0.091885 -0.677106
wb_dma_ch_rf/always_19/if_1/block_1 2.119628 0.182664 -0.695141 0.558848 0.266043 -0.434036 -1.844700 0.325566 -1.094727 2.144428 -1.031566 -1.193981 1.775418 -1.605972 0.755847 -2.523357 -0.267040 -0.433881 -1.545354 0.123313
wb_dma_ch_rf/always_2 -2.186739 -1.073690 -2.037992 -1.242604 1.154063 0.399035 0.957566 -1.855837 3.600892 -1.791707 -2.277212 3.263269 -0.157573 0.672070 -0.310895 -0.185979 -2.960031 2.595788 0.585451 1.250270
wb_dma_ch_rf/always_1 2.697239 -0.885651 -0.355331 -1.085205 0.004622 -1.053395 0.404026 0.017195 -0.630942 1.906567 1.639222 -1.928809 1.879542 -2.506432 1.475679 -1.917694 0.246159 0.692429 -0.385042 0.903464
wb_dma_ch_sel/always_9/stmt_1 -2.479794 -1.039269 -0.142292 -0.986324 -0.796233 0.945568 1.461285 -1.841287 1.694444 -1.457370 -0.797339 0.958369 -1.126745 -1.378978 0.280405 2.166099 -0.529681 1.866062 0.451542 -0.289923
wb_dma_ch_rf/always_6 1.780037 1.775467 -3.198883 -1.291186 1.755194 -0.810245 0.169589 1.607781 -1.014828 0.949662 0.960213 4.407719 1.173001 0.972704 -0.848543 1.485927 -1.416757 -4.229864 1.469195 2.483407
wb_dma_ch_rf/always_5 0.388521 1.234768 -0.523814 0.807660 0.274223 0.446329 -0.720639 0.207185 -1.386427 -0.385557 -0.789202 0.661948 1.716634 1.691494 2.073353 -1.112113 -0.869452 0.224744 -0.152097 2.659824
wb_dma_ch_rf/always_4 1.235372 0.615340 -2.317408 0.293484 0.847597 -0.317938 -2.965449 -0.033932 -3.533291 -0.688925 -1.879039 2.441960 1.979779 -0.075764 3.758747 -2.831151 -3.230111 0.121946 -0.415592 4.899321
wb_dma_ch_rf/always_9 -0.932230 0.634092 2.804717 -2.261497 -0.782838 -0.178296 3.658767 -0.945563 0.910506 -1.407724 -0.347614 1.862456 -2.322350 -1.462055 -0.402227 2.619599 0.700341 0.091314 0.038823 -3.189605
wb_dma_ch_rf/always_8 3.162079 3.191113 -1.217970 -0.248565 1.143484 -0.286973 0.953844 -1.502256 0.804102 1.460546 -1.638647 0.874274 3.826661 -0.931635 0.843075 -6.048161 -1.651561 -3.115554 -3.042424 0.315067
assert_wb_dma_rf/input_wb_rf_dout 0.442582 3.094817 -1.154639 2.162306 -1.231218 0.899390 -1.281294 -2.033277 -3.154912 -0.158077 -1.100649 1.493056 1.140581 1.130027 0.806756 -2.721308 1.185717 1.002035 -2.595706 3.128988
wb_dma/wire_wb1_addr_o -0.288288 -0.103472 0.447442 0.806018 -0.221778 0.837995 -0.663388 0.720686 0.233377 -0.857116 1.254736 -0.491834 0.019754 1.834409 -1.202420 1.421306 -0.501191 -2.172513 1.324158 -1.740094
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.210250 -0.157105 0.800810 -0.249945 -0.539534 1.928721 0.206366 -0.661133 1.238966 -1.190929 -0.739907 3.306387 -2.222412 -1.953432 -0.353758 -0.511437 0.719006 1.628452 -0.103974 -0.634398
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.209725 0.750780 1.946333 -2.140047 -0.317833 -2.078383 3.668694 -0.339935 -0.273881 -0.276673 0.471042 -1.355334 -0.137227 0.374101 0.037268 3.257897 -0.016157 -1.396236 0.266122 -2.449941
wb_dma_wb_slv/always_5/stmt_1/expr_1 1.193096 1.838432 1.877174 -2.117211 -3.186622 -2.192584 3.182653 0.640662 0.860798 -1.864772 2.490638 -5.649734 -1.683888 -1.045817 -2.099983 1.981886 2.543965 -0.639081 0.830836 -1.376829
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.959502 6.738663 0.265204 1.573217 0.197599 1.589524 0.435150 -1.342703 -1.200085 -0.737477 -1.375424 1.812232 3.633747 4.810918 2.238462 -0.946427 0.239335 0.056156 0.917489 3.470463
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 2.382932 2.602027 2.728902 -1.294433 -2.937047 -1.178206 1.857915 1.940387 0.476401 -1.645420 2.729941 -3.546217 -2.841053 -1.596097 -2.796852 -0.663387 3.895245 -0.844836 0.310157 -1.653718
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -2.314672 -2.010350 -0.169044 0.178196 0.117671 0.326928 0.804724 -0.701380 1.574662 -0.497265 -1.581873 -0.178967 -1.071437 0.012433 -0.076582 1.506246 -0.723907 0.499970 -1.156769 -1.170366
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.316415 0.919015 0.957626 0.743372 0.301436 1.023628 -1.330351 1.204713 -0.456469 0.219299 0.111197 2.409162 -1.108671 -0.674402 -0.627566 -2.749661 1.269688 -0.187544 -0.508367 -0.296048
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.366819 -0.586239 0.830564 -0.262365 -0.508283 0.847132 2.335830 -1.465775 0.256627 -2.588485 -1.091516 1.523451 -0.835198 0.145225 2.073129 0.374711 -1.174388 2.042626 -0.267793 1.523333
wb_dma_wb_slv/reg_slv_dout 3.621911 8.131390 -0.341778 -2.830459 -2.516987 -1.979637 -2.278904 1.020663 -2.052998 -2.224376 1.830441 -3.782169 1.221745 -1.989032 0.806341 0.344473 -0.031858 -1.323072 5.439875 5.023862
wb_dma_ch_pri_enc/always_2 -1.299585 -0.223632 0.719886 -0.249883 -0.526752 1.930345 0.198547 -0.780677 1.310270 -1.210854 -0.770925 3.306473 -2.194571 -1.998078 -0.316729 -0.396618 0.679967 1.648742 -0.092345 -0.634522
wb_dma_ch_pri_enc/always_4 -1.325651 -0.245678 0.805484 -0.234883 -0.526363 1.943574 0.249281 -0.697763 1.325569 -1.214505 -0.763716 3.328312 -2.309618 -1.963758 -0.399849 -0.430108 0.773511 1.656945 -0.106567 -0.708821
wb_dma/inst_u3 4.340751 4.279598 -2.243576 0.943649 0.637115 -0.191578 -2.560226 0.246601 -3.524494 -1.548607 -0.508403 3.168663 1.913555 2.318052 1.443472 -1.224153 -2.722430 -1.688238 -0.916938 5.069930
wb_dma_wb_slv/always_1/stmt_1 4.301528 7.574067 0.898349 -0.442370 -1.025284 -0.098924 -3.037060 -1.017972 -3.497594 -0.877836 2.640387 0.980008 2.336715 -0.403566 -0.947958 -4.833403 0.135034 -2.360524 3.029785 1.152942
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.602879 2.176605 1.444948 -0.831220 -1.824590 -1.786978 2.805719 0.847601 -0.681332 -2.261238 1.682923 -2.920382 -0.726400 2.669441 -1.984580 3.676994 0.421619 -3.936563 1.025648 -2.354697
wb_dma_rf/wire_ch0_am0 1.696772 -0.708899 1.061607 -0.756652 0.232090 0.637044 -0.633163 2.596357 0.809009 1.768848 -0.547816 -0.366337 1.267977 -0.335295 -0.102297 2.149162 -0.673481 0.352172 1.634029 -1.543740
wb_dma_rf/wire_ch0_am1 -0.899930 -0.150485 -0.662587 1.245292 0.157978 -0.604871 0.795086 -2.369038 -3.320746 1.419690 0.410471 2.610798 0.440419 1.371768 0.302308 -0.718461 2.155180 0.609273 -1.639727 -0.007069
wb_dma_wb_mast/wire_mast_drdy -0.906852 0.135975 -1.745940 -0.852006 -1.671067 0.602063 0.879511 0.614614 -0.857413 -1.729821 -1.471252 0.328303 -2.438509 -2.023207 2.026937 6.489864 0.032012 -1.295297 0.392367 2.537745
wb_dma_ch_sel/assign_95_valid/expr_1 -0.451364 3.052648 -0.938971 -0.713925 -2.005480 -1.635274 0.348076 0.710066 -5.779131 3.115990 0.071583 -1.731276 1.543864 -1.133935 0.930482 5.713150 3.292498 -2.953696 3.609591 0.352210
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.264236 -0.202551 0.764319 -0.215884 -0.531251 1.921603 0.225540 -0.700365 1.289246 -1.214966 -0.746918 3.242082 -2.208297 -1.952363 -0.343616 -0.375051 0.715430 1.614914 -0.122486 -0.682985
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149027 -0.089276 0.837272 -0.246865 -0.508360 1.902671 0.205868 -0.661474 1.212131 -1.203549 -0.722519 3.323653 -2.161700 -1.958521 -0.327680 -0.467127 0.733066 1.597786 -0.078508 -0.640563
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -1.213038 -0.157765 0.808013 -0.293455 -0.562080 1.966548 0.259488 -0.698303 1.257288 -1.204464 -0.714399 3.386132 -2.231476 -2.024007 -0.348811 -0.447723 0.773646 1.664182 -0.077617 -0.648359
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -3.224523 1.792836 1.007470 -0.283490 -1.085214 -1.327143 4.539855 0.079668 0.599895 -4.774981 -0.276795 -0.848364 -1.518366 4.643268 -0.933271 1.876980 -0.929894 -1.898297 0.672949 0.779237
wb_dma/constraint_slv0_din 2.684720 2.930554 -0.397275 -0.789176 -0.376348 -0.710104 -0.898287 -1.666787 -0.068482 -0.691311 0.748413 0.278256 -0.422868 -1.900015 0.331648 -2.948816 0.747073 0.342493 -1.866176 1.541605
wb_dma_de/always_4/if_1/if_1 0.518211 1.940715 1.843710 -0.148320 -0.327657 0.161051 -0.412108 -0.367384 -0.549348 0.731737 -3.972114 1.646486 -0.792671 -2.172922 -0.431312 -0.474539 -0.025211 -1.350184 -2.348397 -3.801266
wb_dma_rf/always_2 5.190230 2.562687 0.843699 -3.044214 0.100593 -0.899752 0.369492 -2.297655 0.865955 -0.523673 -0.437527 2.722981 0.037426 -3.934861 1.224967 -3.129987 -1.135643 1.597278 -2.212007 -0.579364
wb_dma_rf/inst_u24 -0.984301 0.557998 2.679762 -2.269957 -0.710011 -0.117257 3.712952 -0.973825 0.915967 -1.396412 -0.302719 2.042638 -2.242890 -1.421213 -0.277117 2.625950 0.651113 0.204622 0.142184 -2.979856
wb_dma_rf/always_1 5.562300 8.111371 -0.356477 0.496325 3.019632 -3.122549 -4.431208 -2.772334 -4.613321 -0.002197 0.360034 1.781553 1.675695 0.556429 1.240230 -7.689594 -1.311549 -2.746957 -1.689013 3.227849
wb_dma_ch_sel/always_38 0.447148 1.675022 -3.154191 0.262994 -2.263259 -0.762554 -0.924466 -2.509585 -2.976452 1.331329 1.444924 0.583703 -1.646145 -4.225189 -1.470532 0.086320 3.899483 -3.177181 -3.053422 0.342211
wb_dma_ch_sel/always_39 -2.885134 -0.163146 1.598089 -0.376052 0.036510 -1.080559 2.313543 -0.793761 0.874957 -0.687537 -3.946909 -0.722282 -1.500273 1.433110 -0.946571 4.384933 -1.250207 -2.019600 -1.971903 -4.597997
wb_dma_ch_sel/always_37 0.853529 2.989007 0.499887 -1.030058 2.369670 -0.070557 2.471903 -2.388982 -0.435371 2.215137 0.414217 3.622604 4.884019 1.158221 0.888269 -3.802773 -1.558292 -2.737592 0.590999 -1.444408
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.164986 0.775824 1.999008 -2.064340 -0.241861 -2.101351 3.605466 -0.278148 -0.335154 -0.239193 0.398228 -1.372666 -0.113962 0.551638 -0.033409 3.231980 -0.037233 -1.454698 0.219848 -2.512547
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -0.968554 2.498715 1.900082 0.308680 2.181423 0.703522 -2.833448 -0.126259 -0.018701 2.339314 -1.352178 3.031519 1.329907 1.824651 -2.726514 2.608471 -1.113517 -2.304949 2.135844 -5.541431
wb_dma_ch_sel/assign_10_pri3 -2.332282 -2.092497 -0.150515 0.177651 0.148969 0.315318 0.843540 -0.713836 1.623706 -0.523371 -1.639557 -0.181137 -1.126538 0.034519 -0.123435 1.544330 -0.697410 0.576416 -1.178406 -1.208848
wb_dma_rf/inst_u21 -0.937980 0.643969 2.722872 -2.359930 -0.744260 -0.161543 3.775838 -0.989395 0.868047 -1.458390 -0.282741 1.938330 -2.230795 -1.429476 -0.269661 2.723253 0.611321 0.178427 0.194907 -3.028995
wb_dma_rf/wire_ch3_adr0 0.781652 0.778023 0.042781 0.701061 2.010175 -0.016518 1.529093 -0.570898 -0.728683 -1.616435 0.090493 3.507779 0.604771 2.236601 2.117016 -3.172888 -2.021211 -1.034405 -2.898465 2.775392
wb_dma_ch_rf/input_dma_busy 3.031327 3.099784 -1.236013 -0.218573 1.059662 -0.216988 0.950341 -1.459982 0.849816 1.406338 -1.583004 0.824735 3.722824 -1.054944 0.751275 -6.119009 -1.505936 -3.031453 -3.090309 0.361726
wb_dma_ch_sel/assign_134_req_p0 -1.503216 1.811468 0.345706 0.131420 -0.963213 -1.868654 3.000208 0.496700 -0.169895 -2.901794 -1.151006 -2.317674 -0.002613 3.228028 -0.502708 -0.344170 -1.059676 -2.230152 -0.572640 0.865133
wb_dma/wire_wb0m_data_o 3.257677 1.389363 0.034538 1.491318 3.382400 -1.022361 -1.360023 2.711560 0.481751 0.177130 1.623572 -0.805203 1.233104 3.273506 -0.585652 -3.137326 -1.834936 -5.165324 0.897268 0.040975
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.129366 0.829354 2.032978 -2.131768 -0.309293 -2.072972 3.670961 -0.367280 -0.310651 -0.275103 0.324539 -1.377972 -0.163580 0.457237 0.005018 3.334430 -0.062290 -1.490146 0.188057 -2.620104
wb_dma_ch_rf/always_6/if_1 1.794279 1.251604 -3.311059 -1.203803 1.738508 -0.742347 -0.022149 1.900432 -0.832095 0.938056 1.129634 4.084792 1.185112 0.998264 -0.835036 1.397623 -1.494809 -3.989486 1.595116 2.749958
wb_dma 4.630251 3.943962 -2.482211 1.233106 -0.080442 -0.244271 -2.481432 0.002937 -4.228890 -1.706353 -0.982070 2.480880 2.895586 2.328178 1.965656 -1.801832 -3.451004 -2.220977 -1.017654 4.828687
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 -1.577499 1.803493 -1.032328 1.969975 0.123495 1.305736 -3.045934 -0.105032 0.276889 0.337415 -4.595734 0.979837 -0.484005 -0.431674 -1.027865 -0.569516 -0.825964 -2.054079 -2.010022 -0.947407
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 2.103750 0.160101 -0.652243 0.535625 0.284161 -0.400863 -1.852381 0.320566 -1.042696 2.115681 -1.067093 -1.160601 1.747515 -1.583364 0.691926 -2.570989 -0.257217 -0.409576 -1.496437 0.121938
assert_wb_dma_rf/input_wb_rf_adr 0.338214 2.969391 -1.065214 2.186399 -1.219647 0.915079 -1.197874 -2.013480 -3.071059 -0.255340 -1.080029 1.397621 1.032824 1.196555 0.800777 -2.570104 1.158775 1.087186 -2.549227 2.987955
wb_dma_ch_rf/always_6/if_1/if_1 1.698219 1.357543 -3.154048 -1.332846 1.714784 -0.695177 0.130745 1.741975 -0.504238 0.975988 1.164033 4.004672 1.043220 0.739506 -0.993786 1.592910 -1.403179 -4.022281 1.526304 2.362500
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.302699 -0.242743 0.827277 -0.244475 -0.497762 1.985426 0.240584 -0.713564 1.314701 -1.225664 -0.752941 3.386986 -2.325848 -2.020788 -0.380613 -0.491349 0.762784 1.704012 -0.112258 -0.719681
wb_dma_ch_arb/wire_gnt -2.692911 1.679266 -1.041645 0.032185 -0.076799 0.016616 3.401135 -1.259162 -0.328066 -3.915919 1.355937 4.982118 -0.462558 5.223974 -1.667159 1.375042 -1.031061 -2.819278 1.359921 0.861456
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -0.919220 0.575966 2.669069 -2.327451 -0.808056 -0.169218 3.726835 -1.021401 0.960494 -1.427889 -0.201278 1.835141 -2.230022 -1.545820 -0.260513 2.694189 0.678595 0.266810 0.221623 -3.010471
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 2.229102 -0.239409 -1.756793 -0.233723 0.196602 -0.556744 -2.037567 0.285603 -0.731706 0.324249 1.316199 0.817741 -0.925765 -1.897513 -0.325218 -0.819811 0.123701 -0.873243 -1.150026 1.326407
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -2.922506 -0.233498 1.560171 -0.324716 0.120527 -1.089704 2.276267 -0.777354 0.869991 -0.677564 -3.958110 -0.689175 -1.463015 1.497071 -0.903057 4.316162 -1.303211 -2.002390 -2.007421 -4.534193
wb_dma_rf/always_1/case_1/cond 5.185274 7.723464 -0.222285 0.554185 3.114936 -3.036996 -4.426775 -2.832704 -4.532074 0.155660 0.282127 1.926839 1.498670 0.426311 1.183275 -7.497311 -1.185120 -2.537069 -1.701103 2.843157
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.252073 -0.212369 0.754339 -0.245476 -0.558609 1.911238 0.227175 -0.712528 1.270296 -1.205371 -0.744715 3.168305 -2.179028 -1.964907 -0.339919 -0.389726 0.746384 1.653056 -0.105655 -0.659381
wb_dma_wb_slv/assign_4/expr_1 3.072958 1.210232 -0.041625 1.527441 3.352214 -0.962790 -1.398902 2.658042 0.421161 0.232223 1.472472 -0.644394 1.235366 3.183986 -0.533221 -3.111529 -1.799436 -4.938006 0.820655 0.142898
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -2.613155 -1.142478 -1.847348 0.631153 -1.320855 2.784766 -1.352214 -2.203093 1.096750 -1.630086 -0.615377 0.481091 -0.561766 -1.552788 0.867959 3.545680 -1.224765 0.963685 0.809471 0.990106
wb_dma_de/always_3/if_1/stmt_1 0.516941 1.450934 -0.753305 0.413799 -1.368512 -0.812974 0.129161 0.711821 -0.544327 -1.296979 0.243686 -1.487129 -0.783054 0.785395 -1.071778 -0.715014 1.128293 -0.596656 -0.379819 1.646220
wb_dma_ch_sel/assign_104_valid -0.153154 -0.078376 1.064039 -2.516368 -0.728025 -1.572660 3.255439 -1.884727 0.229644 0.371747 -1.386301 -1.381919 0.606984 -2.356668 1.160067 2.762845 -0.932454 0.027188 -0.741695 -2.479505
wb_dma_ch_rf/always_9/stmt_1 -0.919764 0.644200 2.665228 -2.264179 -0.707240 -0.180630 3.688416 -1.013587 0.836947 -1.373404 -0.336472 1.971102 -2.173798 -1.414275 -0.252048 2.581641 0.598612 0.126710 0.089383 -2.956188
wb_dma_wb_if/input_mast_adr 0.280515 1.434128 -0.340248 1.142532 -1.647634 0.091300 -0.472676 1.304209 -0.304562 -2.148930 1.426780 -1.837374 -0.767401 2.436183 -2.180591 0.673491 0.615703 -2.688436 0.900156 -0.094448
assert_wb_dma_ch_arb/input_req -0.620586 1.903354 1.802078 -0.578698 -0.112535 -1.465519 1.492354 -0.092515 -0.679074 -0.130003 -2.400611 -0.617260 -0.434913 1.406742 -0.867257 2.951713 -0.533600 -2.604043 -0.864862 -3.581901
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.255561 -0.401405 0.790303 -0.270662 -0.553958 0.843633 2.207233 -1.458725 0.202977 -2.542953 -1.088338 1.463533 -0.780957 0.036743 2.001950 0.310268 -1.126595 1.920970 -0.250560 1.502680
wb_dma_wb_if/input_wbm_data_i 3.731763 7.985356 -0.473303 -2.647326 -2.365037 -1.875075 -2.379512 0.921995 -2.059063 -2.154085 1.658612 -3.622477 1.286695 -2.015094 1.023338 0.139226 -0.205867 -1.200865 5.060981 5.184717
wb_dma_de/wire_tsz_cnt_is_0_d -1.859442 1.705073 -0.937550 1.837834 0.130709 1.333427 -2.709074 -0.197716 0.315080 0.251810 -4.631718 1.214589 -0.600364 -0.435182 -0.974348 -0.447334 -0.766895 -1.918134 -1.957871 -1.075957
wb_dma/wire_dma_err -1.020935 0.513132 2.649811 -2.317728 -0.721491 -0.207841 3.809943 -1.034100 0.898858 -1.380993 -0.340817 1.895469 -2.186966 -1.449717 -0.247764 2.794419 0.633036 0.126467 0.049104 -3.060718
wb_dma_ch_sel_checker/input_ch_sel_r -0.202964 0.970244 -0.015106 -1.155733 -0.957179 0.608719 0.689308 -1.214935 0.130244 -0.930923 0.734772 1.143417 -0.044572 -1.398443 0.403490 0.691033 0.176445 1.320921 1.568849 0.861574
wb_dma_ch_sel/assign_119_valid -0.125537 -0.039964 1.158880 -2.558223 -0.808052 -1.599255 3.272351 -1.890293 0.233259 0.409865 -1.432450 -1.503272 0.566274 -2.458338 1.059437 2.809540 -0.843846 -0.053972 -0.808246 -2.648988
wb_dma_inc30r/input_in -4.619064 1.093402 -1.646614 0.773005 1.315157 -1.386106 4.062333 -0.978222 -2.549640 -0.405069 0.518272 3.874710 1.844580 5.155616 0.663038 -2.375108 0.592947 -1.026843 0.724219 4.147696
wb_dma_ch_pri_enc/inst_u15 -1.252280 -0.224626 0.771514 -0.177828 -0.475425 1.963670 0.142675 -0.671154 1.272477 -1.198580 -0.815703 3.379345 -2.209701 -1.974325 -0.354373 -0.543453 0.727604 1.640748 -0.173132 -0.666543
wb_dma_ch_pri_enc/inst_u14 -1.255880 -0.213647 0.743860 -0.255084 -0.507005 1.891966 0.198926 -0.714159 1.279079 -1.206982 -0.741454 3.253548 -2.150751 -1.955229 -0.322989 -0.434354 0.696943 1.632816 -0.081875 -0.600703
wb_dma_ch_pri_enc/inst_u17 -1.181732 -0.167296 0.812881 -0.209301 -0.542896 1.957315 0.186937 -0.692266 1.290256 -1.195439 -0.737866 3.392119 -2.262170 -2.030743 -0.388536 -0.539930 0.797841 1.636514 -0.121464 -0.647310
wb_dma_de/wire_dma_err -0.965960 0.593286 2.813394 -2.361607 -0.776530 -0.180798 3.806509 -1.017254 0.971961 -1.446576 -0.235915 1.905980 -2.297991 -1.501984 -0.300233 2.711775 0.728527 0.192439 0.129318 -3.140108
wb_dma_ch_pri_enc/inst_u11 -1.226372 -0.173714 0.748230 -0.241922 -0.527258 1.924235 0.199059 -0.726612 1.250235 -1.185845 -0.703496 3.237432 -2.157112 -1.974053 -0.301332 -0.408867 0.698291 1.642129 -0.047133 -0.601172
wb_dma_ch_pri_enc/inst_u10 -1.353058 -0.292291 0.790949 -0.216267 -0.517787 1.966686 0.240602 -0.727684 1.371161 -1.204403 -0.793890 3.271688 -2.272418 -2.014815 -0.358907 -0.485050 0.746556 1.713125 -0.160614 -0.707927
wb_dma_ch_pri_enc/inst_u13 -1.074530 -0.000442 0.822812 -0.237910 -0.513889 1.975123 0.159249 -0.624876 1.168850 -1.207320 -0.674144 3.485793 -2.189429 -2.017031 -0.343054 -0.633251 0.776653 1.617168 -0.039619 -0.589791
wb_dma_ch_pri_enc/inst_u12 -1.162841 -0.130113 0.772373 -0.229466 -0.466650 1.904549 0.173006 -0.667868 1.230705 -1.168998 -0.717125 3.307912 -2.162346 -1.918494 -0.315371 -0.557216 0.707848 1.581266 -0.104888 -0.620932
wb_dma_ch_pri_enc/inst_u19 -1.224250 -0.167333 0.808569 -0.252428 -0.548288 1.937721 0.200509 -0.706641 1.283088 -1.223474 -0.795888 3.333598 -2.250031 -2.028441 -0.375919 -0.446596 0.740723 1.602888 -0.116925 -0.720316
wb_dma_ch_pri_enc/inst_u18 -1.294289 -0.206538 0.760255 -0.229547 -0.534975 1.920957 0.233892 -0.728952 1.300822 -1.225914 -0.777699 3.253352 -2.199769 -1.997754 -0.353857 -0.352087 0.681995 1.611241 -0.128436 -0.699937
wb_dma_ch_sel/assign_110_valid -0.176160 -0.067796 1.087980 -2.423956 -0.744340 -1.524314 3.049201 -1.860149 0.261641 0.489501 -1.526049 -1.462196 0.514626 -2.438930 1.042821 2.734889 -0.829389 -0.100953 -0.912299 -2.638679
wb_dma_rf/inst_u30 -0.998493 0.615561 2.678829 -2.314139 -0.784961 -0.132272 3.706371 -1.032431 0.884827 -1.417004 -0.281794 1.937071 -2.257079 -1.507524 -0.256540 2.722042 0.659418 0.192678 0.118492 -3.033837
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -2.554177 -0.380805 -0.691701 -2.431426 -1.964381 0.205903 4.031874 -3.924717 1.553059 -1.438600 1.990237 -0.135982 -0.925354 -3.351314 0.615431 1.942501 1.387760 1.953886 0.710724 0.737237
wb_dma/wire_pointer3 -0.280244 -1.490086 -0.807085 -1.895241 0.158846 1.038663 0.976334 -2.460099 2.496975 -1.662100 -1.205267 3.104882 0.031714 -1.224209 0.881894 1.528165 -2.925467 2.869404 0.750351 -0.198360
wb_dma_ch_pri_enc/wire_pri6_out -1.254726 -0.137749 0.823388 -0.274623 -0.504617 1.881727 0.249295 -0.703829 1.260726 -1.185766 -0.750953 3.254121 -2.193554 -1.925749 -0.359647 -0.419734 0.725935 1.602213 -0.082660 -0.701756
wb_dma_rf/assign_6_csr_we 3.465026 2.671514 2.551381 -3.122062 -0.195845 -0.498828 2.387321 -2.919016 1.643295 -0.669553 -1.789724 1.848345 0.825306 -3.078992 1.603740 -2.564727 -1.109802 2.560620 -1.574215 -2.196881
wb_dma_de/assign_82_rd_ack 0.158119 1.569518 0.153227 1.237741 -0.960109 1.929598 -2.884930 -0.772400 -0.892478 0.424540 -3.564455 0.897399 -0.350717 -2.391802 0.120997 1.186654 -0.662891 -1.892872 -1.821939 -2.488390
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -0.266714 -1.571258 -0.804999 -1.960417 0.177732 0.996724 1.063359 -2.506088 2.541380 -1.690302 -1.227308 3.199951 0.074603 -1.203757 0.892494 1.555387 -3.022921 2.888027 0.727421 -0.228252
wb_dma_ch_sel/assign_96_valid 1.406079 2.690495 -0.364688 -2.808692 -1.018785 -3.004732 2.188954 0.374720 -4.278717 2.939007 -0.875179 0.597777 1.846745 -1.000940 0.501262 3.867093 1.742327 -1.367557 3.325935 -0.909518
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.228464 -0.202796 0.738176 -0.232695 -0.490084 1.977804 0.184535 -0.715526 1.296905 -1.206348 -0.696230 3.334749 -2.204319 -1.968149 -0.300655 -0.543354 0.747448 1.674431 -0.100687 -0.565837
wb_dma_de/reg_next_ch 0.209538 0.426198 -1.480291 -0.995185 -0.802183 0.595116 0.427400 -4.314836 -1.291992 2.208246 -0.304340 2.838382 1.020722 -3.985532 0.344303 1.206478 0.922809 -0.802602 -1.318671 -2.558015
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.255252 0.887075 0.963442 0.711948 0.246316 1.055562 -1.226283 1.177935 -0.395646 0.184109 0.137240 2.397754 -1.141822 -0.672534 -0.648916 -2.592291 1.318603 -0.147842 -0.527227 -0.356556
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.383024 0.992566 0.892585 0.752772 0.304807 1.001379 -1.370526 1.219482 -0.508924 0.276773 0.164154 2.412188 -1.011374 -0.589420 -0.611432 -2.746636 1.274219 -0.226387 -0.487668 -0.232469
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -0.276725 -1.446670 -0.830991 -1.984144 0.143713 1.018339 1.033719 -2.485684 2.475965 -1.679634 -1.209708 3.103179 0.088792 -1.316828 0.934337 1.609837 -2.992258 2.877707 0.774530 -0.183518
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.311999 -0.504435 -0.057560 1.266114 -1.863801 0.906212 -2.850679 -0.412152 0.985631 0.819880 -2.540158 -5.714399 0.063899 -2.573355 -0.740810 2.722777 -0.566370 -1.941996 -1.903125 -3.597403
assert_wb_dma_ch_arb -0.576804 1.908152 1.789500 -0.562599 -0.124652 -1.445146 1.437132 -0.040780 -0.674679 -0.205731 -2.315104 -0.700819 -0.415211 1.378773 -0.890423 2.873838 -0.474063 -2.598247 -0.813225 -3.479259
wb_dma/wire_csr 5.118531 0.521544 2.298842 -0.364574 -0.566593 1.228884 -3.181136 0.204920 -2.540693 -0.305336 -0.226188 0.986546 3.042540 -0.144703 1.734395 0.141046 -4.002583 0.089925 2.343234 -3.118101
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.185937 0.759210 0.973378 0.715309 0.255309 1.108868 -1.259812 1.147927 -0.323178 0.188663 0.128808 2.411468 -1.182984 -0.758932 -0.698297 -2.688728 1.341232 -0.073632 -0.532328 -0.366045
wb_dma_wb_if/input_mast_din 0.007806 0.355631 -1.298640 1.707249 -1.376374 3.654035 -5.140321 -0.141602 0.713971 -0.932410 0.296220 -0.755298 0.473154 -0.448335 -0.486866 3.431944 -1.405267 0.425004 2.422282 0.579611
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.699979 -1.079211 0.305074 -1.597949 -0.213865 -0.664632 2.198841 -0.316262 0.411427 -0.097171 2.698273 -0.796029 0.216810 -1.024446 0.798362 0.546973 0.519186 1.073149 1.018704 0.800151
wb_dma_ch_rf/reg_sw_pointer_r 1.138907 1.713957 -2.200396 0.648480 -1.931490 -0.147333 0.260594 -4.325585 -3.658343 0.792883 0.122058 2.405285 0.601085 -1.532387 0.088623 -0.943296 2.342453 -0.034198 -2.708428 0.164562
wb_dma_ch_sel/assign_142_req_p0 0.350404 1.269577 0.308295 -2.010494 -2.152472 -2.263582 3.167040 -1.022284 -0.228942 -0.859969 -1.223187 -2.985198 -0.306921 -1.665047 -0.082060 1.924897 0.308854 -0.538346 -1.209484 -0.944036
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.564497 2.105442 1.228761 -0.682527 -1.699394 -1.723876 2.598155 0.840552 -0.750411 -2.233697 1.637265 -2.664910 -0.661192 2.791824 -1.913511 3.423906 0.396194 -3.894056 0.968087 -2.029157
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -2.305855 -1.988230 -0.175517 0.174567 0.144739 0.328442 0.838836 -0.736702 1.502542 -0.516828 -1.617259 -0.152104 -1.051427 0.025107 -0.074147 1.497688 -0.745544 0.529183 -1.115417 -1.106032
wb_dma_rf 3.063523 3.908588 -2.133417 0.610930 0.255049 -0.475829 -1.664693 -0.423214 -3.496574 -0.772947 -1.278881 2.078261 3.165639 1.671655 2.525229 -3.149806 -2.480345 -2.817608 -0.263630 3.884913
wb_dma_de/assign_6_adr0_cnt_next/expr_1 0.796301 0.142179 0.941682 0.649224 1.603485 -0.913745 -1.108973 0.036292 -1.750391 2.344105 -0.762098 0.466096 0.591119 0.555798 -0.069283 -0.795899 0.363430 -0.653648 -0.818188 -2.066365
wb_dma_de/reg_chunk_cnt 0.297195 1.713424 1.787276 -0.251405 -0.397825 0.147661 -0.231730 -0.432780 -0.343570 0.671691 -3.897797 1.408023 -0.906415 -2.210890 -0.450375 -0.200974 0.011270 -1.190920 -2.311966 -3.806046
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.907631 2.630208 1.832045 0.334784 2.124672 0.868836 -2.948399 -0.095252 -0.158485 2.497355 -1.527324 3.264760 1.557564 1.848643 -2.769362 2.957620 -1.191594 -2.474604 2.234365 -5.711494
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.636625 3.610236 1.338613 0.535427 1.065074 0.019544 -2.588060 0.585836 -0.359577 1.526838 -1.243010 1.821723 0.864478 2.630077 -3.752670 2.688167 -0.207135 -2.602332 2.078017 -4.560101
wb_dma/input_wb0m_data_i 3.667087 8.102150 -0.433625 -2.536608 -2.513946 -1.727694 -2.480634 1.116635 -2.049604 -2.247511 1.695758 -3.713777 1.327512 -1.782103 0.770256 0.214909 -0.183143 -1.528093 5.288798 5.043905
wb_dma_de/always_15/stmt_1 -1.045980 0.748915 -0.734854 0.673071 -1.172916 0.939575 -1.776933 -1.885287 -0.577014 0.301735 -3.960064 -1.312615 0.761530 -1.728307 0.756543 3.725075 -1.998241 -1.936611 -1.521346 -2.294710
wb_dma/wire_ch7_csr 1.847582 2.148322 -1.691116 0.532767 -0.304578 -0.599971 -0.967991 0.448667 -4.755785 0.306812 -1.520663 2.207898 2.689322 1.814399 2.173049 0.302133 -1.621195 -1.572283 0.774918 2.825004
wb_dma/input_wb0_ack_i 4.763767 4.051969 -3.750891 0.711634 0.003021 0.363124 -3.021425 -0.452801 -3.246808 -1.067427 -2.078317 4.473436 1.413511 0.460977 2.060580 1.289338 -2.591044 -0.789980 -1.512487 5.802424
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.585591 2.217674 1.374699 -0.706310 -1.814193 -1.760578 2.657636 0.960140 -0.691893 -2.324177 1.740245 -2.868280 -0.702153 2.913502 -2.039835 3.541594 0.446589 -4.054566 1.026438 -2.259287
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 0.518398 2.199377 1.399071 -0.737692 -1.763804 -1.830637 2.746521 0.906383 -0.749132 -2.268670 1.685300 -2.938966 -0.693441 2.898173 -1.981787 3.603478 0.456898 -4.133656 0.987665 -2.315059
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.510104 2.039923 1.529761 -0.793719 -1.727105 -1.796544 2.759545 0.941468 -0.659612 -2.240340 1.789940 -2.855138 -0.736333 2.888610 -2.016378 3.676317 0.422345 -4.024150 1.082633 -2.436713
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -0.036178 1.461887 2.522038 -0.955655 -1.714243 -0.818933 0.969105 0.345481 1.118226 -0.504417 -0.337932 -3.759298 -1.263271 -0.813855 -2.039901 2.351898 1.107176 -1.218724 0.255873 -4.001241
wb_dma_ch_sel/assign_125_de_start 0.506467 1.848681 -3.139645 0.153268 -2.384694 -0.791867 -0.761027 -2.542836 -3.014984 1.298900 1.414928 0.519874 -1.594049 -4.281179 -1.431741 0.069022 3.978018 -3.079631 -2.981893 0.402840
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -0.295471 -1.448880 -0.807196 -1.935877 0.136255 1.000952 1.057800 -2.454727 2.481011 -1.685238 -1.163135 3.088804 0.051305 -1.243038 0.841600 1.574386 -2.919216 2.850626 0.770328 -0.211487
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.394045 0.935456 0.950483 0.783759 0.311323 1.055379 -1.369830 1.231312 -0.470639 0.235879 0.153023 2.469447 -1.069749 -0.669927 -0.644841 -2.846278 1.288587 -0.168611 -0.549041 -0.267419
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -2.610261 -0.363320 -2.311336 -0.956124 -2.569286 1.982702 1.319571 -4.325776 0.907626 -1.668742 2.337841 -0.735510 -0.289044 -3.580446 1.200202 3.414073 0.750347 1.038822 1.179025 1.988705
wb_dma_ch_sel/input_dma_busy -2.340050 -2.054216 -0.168834 0.151481 0.128583 0.338335 0.837548 -0.713776 1.567802 -0.504710 -1.575492 -0.167935 -1.078347 0.011150 -0.084416 1.539482 -0.734412 0.546505 -1.119641 -1.139759
wb_dma_inc30r -1.925000 0.909674 0.180284 1.395334 2.260445 -0.646532 1.583830 1.775471 -3.313602 2.070090 0.537564 3.452254 3.409750 6.335055 -0.205520 -0.319275 -0.146513 -3.214417 2.261201 0.076982
wb_dma_ch_sel/always_45/case_1 -1.471659 1.620252 -2.012626 1.093269 -0.269409 -1.324532 0.032945 1.232332 0.748686 -1.398019 -1.059087 -1.050599 -1.024413 2.668010 -2.232287 -2.378253 0.903407 -0.614837 -0.652852 3.045225
wb_dma_ch_sel/assign_117_valid -0.125482 -0.098369 1.245373 -2.543783 -0.825329 -1.592335 3.244752 -1.819861 0.303091 0.419969 -1.273145 -1.641908 0.461812 -2.460677 1.029566 2.762299 -0.738345 0.042118 -0.736389 -2.654155
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -2.645257 -0.370044 -2.309776 -0.839416 -2.510573 1.954681 1.246668 -4.267519 0.905990 -1.571399 2.287292 -0.735901 -0.270180 -3.496427 1.146364 3.217519 0.731261 1.008514 1.055579 1.961401
wb_dma/wire_ch3_adr0 0.725710 0.751581 0.043925 0.696815 1.990769 -0.035097 1.629654 -0.576216 -0.706426 -1.667103 0.060737 3.444626 0.514297 2.210822 2.118483 -3.188644 -1.964012 -1.000322 -2.985149 2.781130
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.497105 1.414516 -0.654446 0.346962 -1.353878 -0.810857 0.202797 0.731732 -0.482862 -1.238398 0.207998 -1.447148 -0.768108 0.730172 -1.076963 -0.688836 1.134081 -0.567875 -0.396668 1.454405
wb_dma_de/always_6/if_1/if_1/cond 1.188341 1.663549 -0.619619 1.494058 -0.492313 0.186307 -3.152663 -0.168400 -2.002324 1.533224 -3.003105 -2.239028 1.657399 -0.548281 0.389502 1.886775 -1.389047 -3.554225 -1.793429 -1.992159
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.225745 0.801656 2.025262 -2.184779 -0.364637 -2.089888 3.726291 -0.376169 -0.271489 -0.296383 0.523331 -1.452405 -0.156680 0.381432 0.035814 3.338603 -0.007927 -1.394563 0.284699 -2.524543
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.755885 -1.127877 0.270564 -1.702635 -0.219335 -0.696301 2.307592 -0.343356 0.433117 -0.090250 2.833111 -0.829880 0.215288 -1.059218 0.842132 0.556726 0.551602 1.127131 1.103693 0.861716
wb_dma_ch_sel/always_48 -2.638155 1.795930 -1.095124 0.040846 -0.227088 0.127710 3.169245 -1.293167 -0.191312 -4.031338 1.268147 4.702503 -0.553101 4.995057 -1.650695 1.350756 -1.095554 -2.758858 1.386420 0.961242
wb_dma_ch_sel/always_43 -2.552516 3.352420 -1.740878 1.938825 -0.743851 1.367660 -2.383342 -1.997246 -0.065350 0.264279 -4.363747 1.082274 -0.688379 -1.550954 -1.426114 -1.202093 0.537394 -2.728197 -2.711273 -0.761687
wb_dma_ch_sel/always_42 5.162614 0.556210 2.126150 -0.532231 -0.376028 1.305693 -3.364663 0.056000 -2.561753 -0.263301 -0.161062 1.255551 3.347854 -0.011578 1.866622 0.546725 -4.359640 0.204398 2.826124 -2.969975
wb_dma_ch_sel/always_40 -2.122992 -1.077301 -2.007432 -1.196531 1.175737 0.387481 0.922019 -1.808999 3.521327 -1.766696 -2.233091 3.230216 -0.141932 0.688199 -0.308449 -0.203762 -2.961839 2.571801 0.577078 1.251327
wb_dma_ch_sel/always_47 -2.012440 -1.171609 -0.521200 0.070565 0.337153 -0.815789 1.335824 -1.177558 -1.230712 2.075762 0.490316 1.242772 -0.036165 0.136406 -0.599829 0.853830 2.066661 -0.235784 -0.352891 -1.393436
wb_dma_ch_sel/always_46 1.682784 -0.592803 0.942361 -0.680111 0.167270 0.685674 -0.709070 2.538070 0.748022 1.706824 -0.599549 -0.307135 1.252925 -0.387804 -0.061923 2.103060 -0.656490 0.301115 1.562121 -1.482663
wb_dma_ch_sel/always_45 -1.404634 1.743811 -2.118076 1.140820 -0.190485 -1.306901 -0.062467 1.196114 0.682203 -1.425623 -1.068511 -0.901344 -0.938872 2.660407 -2.208347 -2.586611 0.798493 -0.636098 -0.671160 3.187585
wb_dma_ch_sel/always_44 0.363091 3.151465 2.024894 -2.842750 0.838048 -2.201576 5.118689 -1.840454 -2.261972 -1.971514 3.457446 1.569354 2.500693 1.753607 3.229048 -1.466910 -1.107659 0.960402 2.537936 3.697965
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.394299 1.222387 0.254184 -2.003170 -2.057004 -2.337805 3.177125 -1.145020 -0.311504 -0.762552 -1.281199 -2.932176 -0.183113 -1.713038 0.035454 1.898067 0.192838 -0.597712 -1.382779 -0.995970
wb_dma_ch_rf/input_ndnr -5.014893 0.774315 -1.427004 0.859895 -0.209856 0.757652 -0.070729 -1.575774 1.711402 -1.929551 -3.891991 0.104810 -1.139315 1.961080 -1.095308 4.324725 -1.902928 -1.566937 -0.164516 -0.641508
wb_dma_de/always_4/if_1/stmt_1 -0.861975 1.097726 0.963134 -0.980206 -0.671280 -0.896973 1.093138 -1.598401 -0.071112 0.460141 -4.062439 -0.717042 0.227324 -1.524000 0.156764 2.387955 -1.260738 -1.120212 -1.779363 -3.537386
wb_dma_wb_if/wire_wb_addr_o 0.291153 1.342134 -0.372438 1.207042 -1.551869 0.181963 -0.652321 1.294494 -0.291678 -2.073467 1.404600 -1.683321 -0.703327 2.453015 -2.186210 0.698786 0.484001 -2.730150 0.931211 -0.190359
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.504122 1.433677 -0.732320 0.389288 -1.382590 -0.824951 0.178818 0.687387 -0.522585 -1.258072 0.208036 -1.461963 -0.825373 0.695292 -1.111435 -0.659203 1.176763 -0.578272 -0.419762 1.509800
wb_dma_ch_sel/assign_111_valid -0.194372 -0.008214 1.171226 -2.562670 -0.857948 -1.540574 3.236941 -1.858469 0.277884 0.314284 -1.384041 -1.514127 0.481896 -2.430214 1.021700 2.875618 -0.807969 -0.016461 -0.667539 -2.601077
wb_dma_wb_slv/assign_2_pt_sel 4.801099 3.323256 -1.487831 3.182790 1.925930 2.360110 -4.363937 2.145319 -2.407905 -2.544045 0.843371 2.934128 1.480035 2.878301 1.028884 -2.363962 -4.156115 -7.120243 0.115246 2.425670
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -2.253193 1.640559 -2.592525 -0.268466 -3.003330 -1.151036 1.916628 -4.221868 -2.424366 1.073274 -0.058723 -2.230857 0.466500 -2.641320 -0.406670 3.095585 2.804768 -2.227702 -1.702537 -0.530268
wb_dma_ch_sel/assign_144_req_p0 0.469264 1.288190 0.315992 -2.077289 -2.110699 -2.338268 3.202711 -1.128671 -0.291744 -0.695797 -1.191586 -2.969659 -0.169054 -1.785708 0.023824 1.984716 0.263528 -0.581332 -1.242433 -0.979330
wb_dma_de/input_pointer -1.984313 -1.149241 -2.053051 -1.259488 1.214843 0.405955 0.838511 -1.913681 3.573529 -1.719306 -2.324994 3.365605 -0.100781 0.599371 -0.297537 -0.204117 -3.148719 2.648370 0.532270 1.175914
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -1.803982 -2.165460 -1.611469 -0.985912 -1.491328 2.019924 0.838767 -2.443083 1.413909 -1.700867 2.045167 -0.344104 -0.222391 -2.384328 1.704578 4.002913 -0.765500 1.968150 1.840880 1.873201
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -0.307107 -0.559115 -1.290586 -3.286618 -1.004213 0.202372 3.487569 -4.353773 2.157358 -1.554213 1.651585 1.808945 0.379005 -3.046660 1.136527 1.172813 -0.911265 2.719718 1.036147 0.893480
wb_dma_ch_rf/input_wb_rf_adr 0.670879 6.446482 0.556338 -0.632614 -6.686413 3.452803 0.415777 0.576328 -0.495084 -0.393969 2.076544 -2.740216 3.539813 -1.688735 -2.736292 0.432616 3.299519 -0.677122 4.974739 0.400147
wb_dma_ch_sel/input_pointer0 -4.457765 -0.879636 -1.469430 -0.179502 0.408403 0.405323 1.315064 -1.315295 2.955573 -1.608765 -1.981773 1.384442 -1.370443 0.688584 -0.853299 0.243605 -0.732612 1.720138 0.151144 1.257340
wb_dma_ch_sel/input_pointer1 -2.580327 -1.127174 -0.090697 -0.993807 -0.819102 0.880510 1.510458 -1.862248 1.753212 -1.471915 -0.844324 0.920050 -1.206702 -1.322875 0.249730 2.227484 -0.538487 1.812382 0.373480 -0.408430
wb_dma_ch_sel/input_pointer2 -0.264465 0.893265 0.034073 -1.129171 -0.963335 0.611347 0.662885 -1.192503 0.197538 -0.955820 0.733284 1.136089 -0.135217 -1.411861 0.367721 0.687623 0.187279 1.364339 1.576846 0.830149
wb_dma_ch_sel/input_pointer3 -0.184543 -1.417509 -0.817035 -1.943460 0.111532 1.003526 1.018703 -2.454439 2.437300 -1.664302 -1.088682 3.123195 0.128367 -1.288004 0.937209 1.454887 -2.932871 2.886760 0.827504 -0.080372
wb_dma_de/reg_chunk_0 0.350624 1.692414 1.801941 -0.155379 -0.326511 0.154419 -0.343595 -0.358416 -0.454434 0.780180 -4.001574 1.414539 -0.833647 -2.158077 -0.405012 -0.373969 -0.048813 -1.195603 -2.389947 -3.823858
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -2.372462 -2.081461 -0.171312 0.192344 0.173479 0.335492 0.818150 -0.739212 1.594594 -0.511927 -1.669301 -0.158416 -1.080038 0.056238 -0.078450 1.552570 -0.773069 0.522542 -1.192731 -1.178911
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.391776 1.305069 0.268897 -1.971335 -2.098839 -2.329672 3.127789 -1.096208 -0.350958 -0.764240 -1.255015 -2.861349 -0.199393 -1.606304 0.007976 1.986734 0.192954 -0.617498 -1.243398 -0.874942
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.394738 1.180207 0.359322 -1.952646 -1.958170 -2.294603 3.088606 -1.011504 -0.282944 -0.668733 -1.284913 -2.854810 -0.214862 -1.611864 0.018228 1.855280 0.205940 -0.563101 -1.287634 -1.042187
wb_dma_ch_sel/reg_am0 1.764720 -0.606874 1.037908 -0.759748 0.254064 0.666502 -0.696695 2.559019 0.747761 1.782345 -0.546884 -0.287090 1.326217 -0.335656 -0.065190 2.179954 -0.744908 0.346622 1.693988 -1.555886
wb_dma/assign_2_dma_req -0.402979 -0.733585 -2.814635 -1.863781 -1.550762 1.935514 0.909696 -4.773011 1.700249 -1.762900 1.894345 1.271142 0.915736 -3.333916 1.662736 2.752649 -1.580536 1.891382 1.426766 1.857448
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -2.765828 0.726332 0.516469 1.059868 0.783494 1.164183 0.907221 0.245164 0.822290 -2.352821 -2.165940 3.903952 -1.949450 1.279287 0.248329 -3.698570 -0.072295 1.495363 -0.978990 2.438773
wb_dma_ch_rf/wire_ch_csr 4.316497 3.684067 -1.888176 0.162233 1.452046 -0.911531 -0.263331 0.453344 -1.557125 -0.404945 -0.169786 1.645792 3.092288 2.098350 1.614524 -1.877998 -2.799742 -5.012666 0.519327 2.239591
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.960443 0.818637 -0.226792 -0.374800 -1.690845 -0.259684 1.694277 0.284914 -2.039477 -0.695989 1.636800 -0.822500 1.536679 1.788635 0.427982 0.888641 0.918196 0.336580 4.064712 2.128661
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 1.199630 0.767652 0.894992 0.683476 0.227576 1.009793 -1.214542 1.086945 -0.360797 0.217415 0.125846 2.269507 -1.058904 -0.675305 -0.632100 -2.547469 1.230425 -0.114066 -0.494796 -0.330698
wb_dma_ch_sel/assign_118_valid -0.247912 -0.100037 1.131046 -2.543841 -0.811282 -1.541825 3.244591 -1.888197 0.293630 0.308067 -1.378832 -1.469591 0.497300 -2.364783 1.091698 2.885915 -0.867440 0.011213 -0.724239 -2.577273
wb_dma_ch_rf/input_de_adr1_we 0.565131 1.498346 -0.786486 0.448051 -1.330894 -0.774401 0.055896 0.697434 -0.584671 -1.253105 0.230238 -1.342682 -0.699080 0.790549 -1.027368 -0.797057 1.082334 -0.605523 -0.414771 1.667969
wb_dma_wb_mast/input_mast_din -0.009663 0.315668 -1.331406 1.689871 -1.389678 3.580881 -5.075945 -0.138102 0.673419 -0.901328 0.261410 -0.705222 0.494050 -0.464342 -0.447597 3.313092 -1.331077 0.433866 2.330864 0.630732
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.360388 6.250173 -0.440294 1.404336 0.151338 0.928533 0.587923 -2.207524 -1.224562 -0.470288 -1.409448 0.216056 4.394499 5.150856 2.414579 0.093100 -0.328749 0.325412 0.955519 3.611038
wb_dma_de/always_2/if_1/stmt_1 0.137429 2.888234 2.207849 -2.829732 0.982491 -2.232859 5.265466 -1.697505 -2.151820 -1.959262 3.648882 1.561460 2.410128 1.916414 3.199031 -1.615057 -1.032908 1.203577 2.692287 3.711520
wb_dma_de/assign_65_done/expr_1 0.327640 1.696694 0.230134 1.269235 -0.908718 1.907414 -2.899199 -0.709678 -0.980112 0.475874 -3.572866 0.877811 -0.315931 -2.348730 0.130839 1.144472 -0.661109 -2.044206 -1.880534 -2.560913
wb_dma_ch_sel/reg_de_start_r -1.295292 2.336674 -1.736773 0.314986 -2.902962 -0.221244 0.912984 -3.208392 -2.768020 1.224899 0.239167 -0.123506 -0.679223 -3.300529 -1.018825 0.962462 4.184104 -2.388346 -2.029924 -0.810067
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.199529 0.754475 0.894698 0.686380 0.245116 1.035259 -1.193562 1.057798 -0.363805 0.207077 0.120536 2.292768 -1.056217 -0.647903 -0.601987 -2.578065 1.243427 -0.078283 -0.531716 -0.303073
wb_dma_ch_rf/input_dma_rest 2.137962 -0.465499 -0.678981 -1.019065 0.868496 0.134731 -0.408712 -0.631034 0.798027 -0.238498 -0.288068 2.074468 1.183669 -0.005241 0.610361 -0.515107 -2.364408 1.124880 0.382630 0.159427
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -2.175694 -0.937473 -2.046056 -1.180911 1.142374 0.347500 0.923072 -1.861755 3.474720 -1.765714 -2.251251 3.250710 -0.138051 0.680153 -0.341918 -0.249508 -2.887830 2.529129 0.573396 1.319703
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -2.380648 -0.524351 0.856688 -0.316002 -0.602838 0.840050 2.368147 -1.501633 0.263610 -2.612412 -1.121773 1.466451 -0.862279 0.007238 2.002534 0.463237 -1.092999 1.995579 -0.237946 1.382306
wb_dma_de/wire_de_csr -0.419624 -1.594713 -2.538770 -0.391473 -0.418976 2.844602 -1.784495 -2.832914 1.858591 -1.868094 -0.872557 2.562389 0.683690 -1.450947 1.533970 3.040931 -3.608277 2.003853 1.239236 1.211924
wb_dma_ch_sel/reg_ndnr -5.009239 0.708352 -1.288151 0.778707 -0.223041 0.793621 -0.013990 -1.644055 1.734592 -1.942802 -3.870960 0.257900 -1.265626 1.752527 -1.051160 4.284325 -1.822943 -1.401248 -0.206915 -0.787616
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.471680 1.364722 -0.678658 0.352746 -1.370144 -0.776287 0.221301 0.682286 -0.489552 -1.228957 0.198094 -1.422505 -0.814767 0.680474 -1.055691 -0.594068 1.100574 -0.526074 -0.398873 1.433999
wb_dma_ch_sel/reg_txsz -2.621133 3.218266 -1.863082 1.912780 -0.797767 1.480878 -2.435984 -1.981627 0.059525 0.214593 -4.168438 0.980756 -0.673829 -1.557579 -1.404095 -1.205077 0.568604 -2.524538 -2.476401 -0.523387
wb_dma_rf/always_1/case_1/stmt_10 -0.608534 1.796892 -1.074757 1.288991 -1.184749 0.969562 -1.136042 -0.698210 -0.848636 0.114713 -1.018214 -0.102267 0.335810 -0.186644 0.100503 -1.524469 1.183561 0.870494 -1.590807 2.456006
wb_dma_ch_pri_enc/inst_u28 -1.205113 -0.129644 0.787378 -0.251812 -0.537643 1.913324 0.188161 -0.719023 1.248349 -1.211677 -0.633507 3.245649 -2.171843 -1.987344 -0.334496 -0.425267 0.720288 1.638847 -0.018285 -0.588615
wb_dma_ch_pri_enc/inst_u29 -1.209496 -0.155562 0.787477 -0.199278 -0.519165 1.951349 0.151702 -0.666795 1.274138 -1.214756 -0.761511 3.386221 -2.221567 -1.987675 -0.327246 -0.551460 0.723978 1.618869 -0.130213 -0.625312
wb_dma/wire_de_adr1 -2.015582 0.222527 -1.332649 0.771685 1.138770 -0.514755 -0.166619 0.519414 1.281283 -0.167136 -1.198837 0.452931 -0.242056 2.001777 -1.174921 -1.782675 -0.213060 -0.067151 -0.232726 1.541051
wb_dma_ch_arb/always_2/block_1/case_1 -2.751224 1.599387 -1.043321 -0.018560 -0.040627 0.104921 3.485422 -1.418323 -0.280630 -3.987166 1.350867 5.037992 -0.413314 5.182242 -1.433070 1.507681 -1.194028 -2.822485 1.395900 0.901649
wb_dma_de/always_18/stmt_1/expr_1 0.656533 1.419654 -3.490515 -0.149665 -1.981928 -1.856842 0.427499 2.286968 -1.801708 -1.462602 -1.544795 -2.248002 -1.428609 0.002541 0.820193 2.695904 0.904714 -1.419147 -0.350797 5.539334
wb_dma_ch_arb/always_1/if_1 -2.714906 1.630055 -0.983214 -0.138348 -0.067258 0.001444 3.420513 -1.361819 -0.206605 -3.989767 1.323842 4.807200 -0.329787 5.198597 -1.531806 1.699564 -1.332387 -2.725226 1.610163 0.748766
wb_dma_ch_pri_enc/inst_u20 -1.258155 -0.220452 0.797730 -0.206967 -0.463362 1.957099 0.171389 -0.692660 1.269258 -1.209101 -0.792509 3.326271 -2.244807 -1.943693 -0.335979 -0.522397 0.692706 1.601740 -0.157353 -0.664793
wb_dma_ch_pri_enc/inst_u21 -1.253256 -0.161665 0.810269 -0.304040 -0.570366 1.921737 0.240179 -0.704031 1.240291 -1.223183 -0.690110 3.279389 -2.199459 -1.983590 -0.383777 -0.390550 0.754271 1.603946 -0.079235 -0.703075
wb_dma_ch_pri_enc/inst_u22 -1.185954 -0.174988 0.750904 -0.210886 -0.503685 1.902634 0.181979 -0.701718 1.240993 -1.171109 -0.693733 3.276560 -2.115087 -1.934148 -0.300518 -0.540053 0.710596 1.620475 -0.116988 -0.621028
wb_dma_ch_pri_enc/inst_u23 -1.200591 -0.156033 0.792590 -0.260676 -0.480812 1.935409 0.213107 -0.700163 1.210690 -1.199888 -0.702536 3.321605 -2.159254 -1.955904 -0.354239 -0.492514 0.739100 1.630626 -0.115471 -0.623199
wb_dma_ch_pri_enc/inst_u24 -1.354755 -0.240256 0.769693 -0.297411 -0.560900 1.961796 0.248379 -0.793511 1.348859 -1.262345 -0.762794 3.324211 -2.242614 -2.009041 -0.329389 -0.400379 0.713238 1.738975 -0.061870 -0.635846
wb_dma_ch_pri_enc/inst_u25 -1.165095 -0.147974 0.727155 -0.259489 -0.551669 1.918025 0.170178 -0.687333 1.219571 -1.207976 -0.653097 3.287787 -2.156761 -1.963387 -0.301805 -0.502096 0.709237 1.681235 -0.036595 -0.548062
wb_dma_ch_pri_enc/inst_u26 -1.352133 -0.266890 0.828122 -0.276225 -0.544142 2.012709 0.245577 -0.778783 1.401755 -1.242576 -0.749153 3.402582 -2.339157 -2.105682 -0.390711 -0.465449 0.752661 1.732031 -0.152610 -0.716867
wb_dma_ch_pri_enc/inst_u27 -1.252720 -0.227572 0.750020 -0.180958 -0.456623 1.936193 0.196268 -0.701265 1.284272 -1.175851 -0.756841 3.311986 -2.201268 -1.910459 -0.333534 -0.507888 0.703943 1.619978 -0.152818 -0.647910
wb_dma/wire_dma_busy 1.024693 0.867168 -1.325149 0.070055 1.349834 -0.007972 1.522443 -1.800012 2.335160 1.048566 -2.855417 0.282073 2.592417 -0.933276 0.632336 -5.012942 -2.059909 -2.430125 -4.194140 -0.679852
wb_dma_ch_sel/reg_ack_o -0.329853 -0.662239 -2.704873 -1.840306 -1.481789 1.968009 0.882013 -4.675615 1.662414 -1.803822 1.958824 1.424045 0.895135 -3.258449 1.662449 2.570978 -1.589809 1.979675 1.511563 1.934633
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -2.441633 -2.138081 -0.167407 0.129972 0.098883 0.353099 0.876021 -0.779336 1.671764 -0.555504 -1.681364 -0.158189 -1.156770 -0.015489 -0.100534 1.636446 -0.726833 0.604444 -1.171723 -1.261998
wb_dma_rf/reg_csr_r 5.067975 2.638159 0.869019 -3.122365 -0.043806 -0.906675 0.405834 -2.392829 0.846613 -0.580519 -0.415177 2.668533 -0.150648 -4.123206 1.090303 -2.818588 -0.983985 1.485778 -2.106275 -0.790450
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.126113 0.739028 1.938458 -2.072566 -0.260961 -2.059235 3.575594 -0.347973 -0.315128 -0.241802 0.313375 -1.255609 -0.116586 0.449753 0.028200 3.282046 -0.088507 -1.437202 0.188716 -2.481284
assert_wb_dma_ch_sel -2.299191 -2.028212 -0.181224 0.177361 0.120532 0.343388 0.833444 -0.762800 1.573799 -0.528397 -1.627087 -0.136284 -1.071782 -0.023056 -0.081325 1.513416 -0.753429 0.551770 -1.143993 -1.144511
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.550452 1.520282 -2.122232 -0.633117 -1.958364 -0.313283 0.793131 -3.561634 -1.742796 1.091235 0.011562 1.657318 0.166871 -3.097570 -0.728818 0.311115 2.254634 -1.194581 -1.728473 -1.050490
wb_dma_ch_sel/inst_ch2 -0.309269 0.884032 0.043110 -1.149048 -0.971242 0.648123 0.706331 -1.163611 0.244922 -0.967698 0.673513 1.110499 -0.124907 -1.365569 0.382944 0.711267 0.188550 1.338962 1.539905 0.756912
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -2.338451 -2.078734 -0.153275 0.163777 0.150309 0.306939 0.859454 -0.727590 1.562400 -0.494853 -1.627531 -0.155233 -1.082247 0.050770 -0.097946 1.522511 -0.756414 0.523557 -1.127414 -1.178674
wb_dma_ch_sel/assign_122_valid -0.138813 -0.035751 1.225847 -2.509023 -0.771482 -1.608524 3.178848 -1.782399 0.209312 0.427387 -1.415396 -1.539056 0.540542 -2.345951 1.073427 2.733011 -0.815521 -0.022372 -0.739820 -2.624081
wb_dma_rf/wire_dma_abort -1.002621 0.451147 2.742467 -2.336749 -0.730072 -0.178139 3.803002 -0.973916 0.983629 -1.444243 -0.164035 1.856542 -2.312068 -1.475106 -0.266926 2.668886 0.722061 0.288508 0.170874 -2.989012
wb_dma_de/assign_67_dma_done_all/expr_1 -1.160726 0.678901 -0.819053 0.603340 -1.187910 1.026580 -1.724925 -1.964911 -0.479246 0.203537 -3.856835 -1.312120 0.726299 -1.771095 0.794202 3.796416 -1.975281 -1.779781 -1.430649 -2.166256
wb_dma_de/always_4/if_1/cond 0.187383 1.813908 1.882107 -0.372068 -0.488323 0.049713 0.011049 -0.498763 -0.407222 0.614322 -3.917317 1.340304 -0.902657 -2.158912 -0.432700 0.037195 -0.017200 -1.243428 -2.257167 -3.901960
wb_dma_de/always_3/if_1/if_1/stmt_1 -4.120473 -0.914250 -1.374362 1.516666 1.225016 -0.417492 0.514032 -0.095370 0.167814 1.155030 0.483577 1.361072 -0.149928 3.627472 -2.786970 0.498137 1.345083 -2.346306 0.733820 -1.554308
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.962891 7.109135 0.242267 1.706145 0.263082 1.522863 0.287121 -1.628011 -1.632671 -0.690207 -1.426259 1.899943 3.732856 4.884723 2.368017 -0.981381 0.350001 -0.077713 0.813717 3.545225
wb_dma_ch_sel/assign_156_req_p0 0.333115 1.202671 0.425377 -2.168997 -2.090079 -2.362171 3.389793 -1.103969 -0.173008 -0.790523 -1.049735 -2.900190 -0.256448 -1.677283 0.037338 2.037637 0.302459 -0.424808 -1.084705 -1.007398
assert_wb_dma_ch_arb/input_advance -0.564619 1.834520 1.681034 -0.462815 -0.015229 -1.436955 1.414643 -0.051670 -0.756050 -0.119964 -2.413291 -0.415581 -0.374333 1.481642 -0.765871 2.792960 -0.563031 -2.591746 -0.888674 -3.347251
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.662861 -1.047130 0.256119 -1.614720 -0.222050 -0.637727 2.172900 -0.350942 0.368505 -0.105291 2.653245 -0.755882 0.217036 -0.996696 0.829182 0.566389 0.511795 1.080955 1.040706 0.829744
wb_dma_ch_rf/reg_ch_tot_sz_r -3.454859 1.668294 -2.800862 2.437222 -0.053375 -0.152530 -2.085948 -1.971400 0.076992 0.994066 -5.193603 -2.278829 0.626392 0.543991 -1.145905 0.676551 -1.000242 -3.879732 -3.562345 -1.031294
wb_dma_ch_rf/wire_ch_adr0 2.408230 2.787264 3.090445 -2.545680 1.876171 -1.976300 3.394466 0.147801 -3.086854 1.064993 2.060006 1.845002 3.804750 1.653487 3.073711 -0.394042 -1.412444 0.360354 2.771336 1.006929
wb_dma_ch_rf/wire_ch_adr1 -1.852408 3.590398 -2.950706 2.144327 -1.485514 -0.298220 -0.793723 0.115496 -0.421559 -1.171932 -2.325146 -0.685452 -0.436895 2.294448 -1.890691 -3.297776 1.788388 -0.005060 -2.257994 4.942658
wb_dma/wire_ch0_adr0 0.925113 1.844643 2.555761 -4.091927 -1.190289 -1.404991 3.397154 0.777057 -0.919437 0.660944 2.863275 -1.862983 2.869531 -0.771030 1.374491 3.375750 0.172957 2.136135 6.559465 0.185338
wb_dma/wire_ch0_adr1 0.477387 1.435868 -0.726402 0.407321 -1.396700 -0.817231 0.214202 0.735472 -0.511962 -1.302761 0.228536 -1.488727 -0.803084 0.763525 -1.139070 -0.656769 1.142219 -0.589872 -0.435147 1.523649
wb_dma_ch_pri_enc/wire_pri24_out -1.295489 -0.247715 0.820532 -0.232465 -0.536198 1.957956 0.220502 -0.690597 1.283951 -1.232947 -0.766910 3.339499 -2.240470 -2.023190 -0.375062 -0.448717 0.753884 1.684298 -0.104697 -0.691741
wb_dma/input_dma_rest_i 2.007691 -0.515288 -0.719643 -1.010189 0.870135 0.176355 -0.356116 -0.670553 0.845051 -0.302910 -0.347263 2.187665 1.094262 -0.040743 0.630288 -0.456694 -2.350856 1.150623 0.380669 0.179821
wb_dma_inc30r/assign_1_out 1.721993 -0.653777 1.052570 -0.812338 0.160541 0.620214 -0.525193 2.592677 0.774811 1.700707 -0.486045 -0.391196 1.265448 -0.395032 -0.069030 2.149145 -0.669575 0.407950 1.648887 -1.521777
wb_dma_ch_sel/assign_133_req_p0 -1.637891 1.750529 0.445858 0.127963 -0.864916 -1.835671 3.116557 0.377135 -0.125785 -2.912126 -1.347504 -2.113849 -0.078377 3.279035 -0.450068 -0.226525 -1.102390 -2.230562 -0.668096 0.658449
wb_dma_ch_rf/always_23 -1.403834 1.586287 -1.933174 1.026725 -0.281744 -1.279956 0.096457 1.123440 0.710428 -1.457258 -1.002091 -1.002951 -1.015747 2.541137 -2.114918 -2.280951 0.859236 -0.492574 -0.608310 2.969691
wb_dma_inc30r/reg_out_r -4.494068 0.519544 -0.850732 1.761992 0.749443 -1.339327 0.582094 0.044359 -3.569206 2.468123 1.083043 0.794531 1.834956 5.183695 -2.263315 0.406635 2.441539 -2.717980 3.512343 -1.293540
wb_dma/wire_pointer2 -0.249726 0.904134 0.047260 -1.148451 -0.949631 0.597927 0.665183 -1.125930 0.216387 -0.951744 0.776710 1.085891 -0.104026 -1.389074 0.366143 0.673999 0.214806 1.340460 1.574196 0.781041
wb_dma_ch_rf/always_20 2.568758 2.756045 3.213835 -2.456832 2.098438 -1.945664 3.045461 0.280784 -3.153495 1.307340 1.903367 1.850501 3.871231 1.648713 3.129896 -0.655327 -1.405956 0.525597 2.630269 0.977851
wb_dma/wire_pointer0 -4.206262 -0.625233 -1.429311 -0.230745 0.356269 0.261469 1.290980 -1.284789 2.742953 -1.510787 -1.962551 1.246468 -1.217289 0.599229 -0.839427 0.298394 -0.728590 1.566726 0.251498 1.271326
wb_dma/wire_pointer1 -2.508496 -1.060279 -0.131258 -0.977172 -0.807356 0.910698 1.490582 -1.888346 1.705755 -1.433183 -0.816558 0.960399 -1.168707 -1.362564 0.293213 2.202027 -0.525280 1.832118 0.423172 -0.296266
wb_dma/wire_mast0_err -0.896065 0.642443 2.711679 -2.236109 -0.711299 -0.131881 3.654442 -0.969363 0.839204 -1.362947 -0.366239 2.121916 -2.282298 -1.515916 -0.286782 2.549725 0.667349 0.091846 0.032062 -3.054935
wb_dma_ch_rf/always_26 1.084516 1.678228 -2.119268 0.526950 -2.004358 -0.042583 0.384887 -4.308251 -3.386955 0.495276 0.085850 2.657103 0.353993 -1.604095 0.029059 -0.801826 2.303316 0.148698 -2.572105 0.156217
wb_dma_de/always_23/block_1/case_1/block_5 2.379575 1.440665 0.906070 -0.765612 4.141311 0.431071 -3.742919 -0.998743 1.060831 4.041635 -3.404551 5.497731 2.052288 -0.686456 -0.974641 0.530177 -2.849202 0.380911 -0.760631 -4.664348
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.243461 1.092107 0.333472 -1.988444 -2.028438 -2.297710 3.240320 -1.100017 -0.239988 -0.731192 -1.237784 -2.886820 -0.240674 -1.629242 0.041489 2.060965 0.243857 -0.477603 -1.285141 -0.999028
wb_dma_ch_rf/wire_ch_am0_we 1.698098 -0.687775 1.068341 -0.736856 0.208849 0.616141 -0.622600 2.641141 0.781657 1.773321 -0.573790 -0.401792 1.278429 -0.353110 -0.128500 2.145687 -0.653675 0.367718 1.622537 -1.591320
wb_dma_ch_rf/always_25 -1.130628 -0.180371 -0.609416 1.232908 0.195503 -0.562804 0.937267 -2.340518 -3.236321 1.367840 0.310798 2.668824 0.391807 1.481248 0.287697 -0.626668 2.078092 0.614903 -1.589215 -0.058321
wb_dma/wire_dma_rest 2.100484 -0.446501 -0.689893 -0.977643 0.937887 0.115092 -0.440627 -0.660094 0.778494 -0.258207 -0.341217 2.202007 1.203033 0.048792 0.647035 -0.549489 -2.396648 1.100406 0.400056 0.171006
wb_dma_wb_mast/input_mast_adr 0.325624 1.301975 -0.302580 1.137796 -1.576003 0.175234 -0.558939 1.257475 -0.308209 -1.977850 1.409443 -1.698180 -0.643263 2.352831 -2.132571 0.722225 0.548185 -2.657177 0.934364 -0.258511
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.449605 -0.600820 0.854443 -0.317752 -0.579973 0.875527 2.371073 -1.531944 0.300248 -2.654938 -1.123882 1.522814 -0.919825 0.030334 2.008495 0.485024 -1.112271 2.049822 -0.240691 1.375029
wb_dma_ch_sel/always_44/case_1 0.328448 3.143639 2.135549 -2.821413 0.850302 -2.138777 5.028782 -1.767071 -2.283801 -1.963356 3.482416 1.558152 2.440418 1.751613 3.260690 -1.586198 -1.049201 1.118881 2.657564 3.710722
wb_dma/wire_ch0_am0 1.641736 -0.584423 0.979421 -0.751566 0.215176 0.647184 -0.585114 2.463156 0.759741 1.683338 -0.610759 -0.280651 1.279156 -0.335608 -0.033653 2.133848 -0.705453 0.337526 1.569417 -1.495985
wb_dma/wire_ch0_am1 -2.142932 -1.214694 -0.554012 0.103837 0.406791 -0.836735 1.397000 -1.230183 -1.279530 2.181948 0.512321 1.340206 -0.056112 0.138600 -0.655539 0.909523 2.238220 -0.253640 -0.378260 -1.510488
wb_dma_ch_rf/always_19/if_1 2.176504 0.169437 -0.655378 0.572342 0.251321 -0.419322 -1.942156 0.329517 -1.078997 2.226864 -1.134589 -1.221151 1.799305 -1.663475 0.715532 -2.646727 -0.287732 -0.459004 -1.579297 0.042688
wb_dma_ch_rf/always_20/if_1/block_1/if_1 2.517841 2.738366 3.185380 -2.438088 2.028270 -1.993811 3.217304 0.260088 -3.170452 1.162178 1.995414 1.829009 3.881895 1.810800 3.156962 -0.645146 -1.404529 0.377109 2.676352 1.070255
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 3.031438 3.407814 0.515239 -3.822238 0.280853 -3.008754 -0.439623 3.017523 -0.124645 1.235672 -4.056828 0.029239 0.864822 -0.612253 -0.610920 3.714479 -1.780632 1.890411 4.056421 -0.030491
wb_dma_de/always_18/stmt_1/expr_1/expr_1 0.148844 -0.101390 -2.948574 -0.481129 -0.689303 -1.054586 0.167085 1.667091 -1.232909 -0.252588 -1.637050 -0.973346 -0.718472 -0.743112 1.886488 3.303582 -0.100915 -0.750487 0.055735 4.304232
wb_dma_de/always_3/if_1 -3.317621 0.716577 -2.067855 1.872200 -0.058336 -1.222149 0.512917 0.642675 -0.348606 -0.169773 0.588707 -0.006096 -0.803250 4.297186 -3.740304 -0.298095 2.220298 -2.957713 0.335850 0.031913
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 1.305104 0.840804 0.942270 0.729801 0.253214 1.052559 -1.273632 1.188341 -0.407290 0.226885 0.142125 2.396540 -1.117225 -0.687394 -0.644442 -2.651578 1.282067 -0.167100 -0.512729 -0.347646
wb_dma_ch_rf/assign_16_ch_adr1_we -1.307617 1.734624 -2.069986 1.156763 -0.284509 -1.302092 -0.078768 1.231285 0.653936 -1.392248 -0.970669 -1.009391 -0.942288 2.629757 -2.188313 -2.434340 0.844638 -0.710178 -0.621111 3.096105
wb_dma_wb_if/wire_wbm_data_o 3.133942 1.237115 -0.037221 1.584366 3.420222 -0.920552 -1.428673 2.754961 0.543012 0.114676 1.534424 -0.601979 1.202386 3.276463 -0.598097 -3.150882 -1.880497 -5.195925 0.840552 0.105427
wb_dma_ch_pri_enc/wire_pri_out_tmp -1.221030 -0.207108 0.742123 -0.209608 -0.508467 1.886138 0.175238 -0.679519 1.259734 -1.171902 -0.781721 3.206792 -2.107907 -1.940478 -0.312200 -0.437988 0.665845 1.583906 -0.119292 -0.596452
wb_dma_ch_sel/always_2/stmt_1/expr_1 -2.787265 -0.036299 1.683172 -0.415571 -0.031990 -1.121349 2.300450 -0.776029 0.871967 -0.674583 -3.860596 -0.819022 -1.467903 1.419760 -0.962114 4.336357 -1.184524 -2.085316 -1.914948 -4.648348
wb_dma_ch_sel/always_48/case_1/stmt_1 -3.828029 1.103206 -2.015235 -0.444733 -0.252612 -0.797349 4.219492 -2.397771 0.061987 -4.077081 1.181973 2.926470 0.659671 5.872051 -1.069667 3.495967 -2.267523 -2.739366 1.847737 1.295156
wb_dma_ch_sel/always_48/case_1/stmt_2 1.324063 0.903431 0.974614 0.756851 0.291094 1.070584 -1.329937 1.171497 -0.434846 0.246451 0.150408 2.451249 -1.114102 -0.673877 -0.640761 -2.756511 1.313639 -0.149316 -0.543638 -0.313189
assert_wb_dma_ch_arb/input_grant0 -0.591014 1.855068 1.678645 -0.481186 -0.072227 -1.394820 1.435024 -0.077032 -0.735761 -0.128114 -2.386401 -0.476650 -0.349031 1.453307 -0.785421 2.832813 -0.583243 -2.576053 -0.872637 -3.373414
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 1.203041 0.834370 0.942781 0.700057 0.263828 0.982724 -1.190684 1.143391 -0.380453 0.246722 0.117788 2.281259 -1.075192 -0.646220 -0.623312 -2.534542 1.244843 -0.176270 -0.485523 -0.341485
wb_dma_ch_pri_enc/wire_pri18_out -1.229569 -0.166929 0.901086 -0.255597 -0.540272 1.988289 0.243963 -0.695287 1.352373 -1.220884 -0.696829 3.372852 -2.343476 -2.088809 -0.387439 -0.518678 0.833548 1.705673 -0.083744 -0.748274
wb_dma_de/assign_6_adr0_cnt_next 0.806601 0.171508 0.929467 0.643301 1.532872 -0.872626 -1.136397 0.006978 -1.779614 2.308222 -0.752519 0.474848 0.607389 0.549461 -0.081991 -0.753312 0.363819 -0.667661 -0.828933 -2.062336
wb_dma_ch_rf/reg_ch_err -0.921717 0.620689 2.751097 -2.202030 -0.688863 -0.160395 3.713801 -0.879382 0.833316 -1.347289 -0.319448 2.009280 -2.258915 -1.369040 -0.308714 2.524589 0.675450 0.089692 0.065800 -3.053206
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -2.401151 -2.123426 -0.134005 0.156236 0.127982 0.330508 0.852716 -0.736554 1.610937 -0.534520 -1.641930 -0.156804 -1.147932 0.004460 -0.077981 1.589070 -0.743450 0.567339 -1.197652 -1.221274
wb_dma_wb_slv/input_wb_addr_i 4.330172 7.806915 1.130695 -0.354417 -1.116239 -0.108161 -3.003439 -1.059025 -3.563148 -1.050754 2.612512 0.844723 2.393092 -0.139777 -0.945491 -4.924971 0.131444 -2.296969 3.056690 1.149316
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.321737 0.895625 0.940171 0.713383 0.287257 1.057552 -1.328469 1.174161 -0.455146 0.224624 0.146593 2.413427 -1.053116 -0.656399 -0.635633 -2.733729 1.306551 -0.189775 -0.529172 -0.284898
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.330958 0.914673 0.947558 0.784079 0.283575 1.062661 -1.365618 1.212882 -0.461979 0.256900 0.151966 2.501283 -1.095628 -0.689025 -0.637719 -2.838241 1.315751 -0.161988 -0.559267 -0.279146
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.197115 0.828238 0.895357 0.730437 0.276951 1.054975 -1.256544 1.119219 -0.362764 0.199140 0.132875 2.331455 -1.086131 -0.684680 -0.622398 -2.594777 1.253109 -0.149746 -0.531778 -0.319286
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 -1.093240 0.707462 -0.838892 0.652355 -1.188787 0.993662 -1.771319 -1.960917 -0.544816 0.252492 -3.781074 -1.324581 0.793879 -1.738461 0.783438 3.778440 -1.997315 -1.858811 -1.406961 -2.146503
