rc file Version 1.0

[Design]
COMPILE_PATH=/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/sim/vcs
VCS_HOME=/tools/synopsys_2021/vcs/S-2021.09-SP2-9
VERDI_HOME=/tools/synopsys_2021/verdi/S-2021.09-SP2-9
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=flopenr testbench 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
