Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 25 18:27:48 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Testing_IP_control_sets_placed.rpt
| Design       : Testing_IP
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      6 |            1 |
|      7 |            3 |
|     10 |            1 |
|     13 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            5 |
| Yes          | No                    | No                     |              12 |            6 |
| Yes          | No                    | Yes                    |              22 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|      Clock Signal      |                                    Enable Signal                                    |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG         |                                                                                     |                                                 |                1 |              1 |
|  clk_IBUF_BUFG         |                                                                                     | data_ready_W                                    |                2 |              2 |
|  clk_IBUF_BUFG         | Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]_CE_cooolgate_en_sig_2 | Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/end_cnt_rst |                1 |              2 |
|  clk_IBUF_BUFG         | Simon_DUT/INST_lfsr/t_sequence_reg[1]_0[0]                                          | Simon_DUT/lfsr_rst                              |                1 |              6 |
|  clk_IBUF_BUFG         |                                                                                     | rst_IBUF                                        |                3 |              7 |
|  clk_IBUF_BUFG         | INST_CNT/cnt_ce_W                                                                   | INST_CNT/cnt_rst_W                              |                2 |              7 |
|  Simon_DUT/lfsr_change | Simon_DUT/INST_lfsr/t_sequence_reg[1]_0[0]                                          | Simon_DUT/lfsr_rst                              |                1 |              7 |
|  clk_IBUF_BUFG         | Simon_DUT/INST_lfsr/temp_reg_reg[3]                                                 |                                                 |                5 |             10 |
|  clk_IBUF_BUFG         | Simon_DUT/INST_lfsr/IS_ce                                                           |                                                 |                5 |             13 |
+------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+


