Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 25 16:45:03 2023
| Host         : MacBook_Pro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           10 |
| Yes          | No                    | No                     |              16 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+
|  reciever/ready_reg_i_1_n_0   |                                    |                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                |                                    |                                    |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                | reciever/data_cnt[3]_i_2_n_0       | reciever/data_cnt[3]_i_1_n_0       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                | transmitter/data_cnt[3]_i_2__0_n_0 | transmitter/data_cnt[3]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                |                                    | reciever/SR[0]                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                | reciever/data_reg0                 |                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                | transmitter/internal_data          |                                    |                1 |              8 |         8.00 |
|  reciever/data_reg[7]_i_1_n_0 |                                    |                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                |                                    | reciever/cnt[9]_i_1_n_0            |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                |                                    | transmitter/cnt0                   |                4 |             10 |         2.50 |
+-------------------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+


