#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000001ce2e0 .scope module, "ram_tb" "ram_tb" 2 3;
 .timescale 0 0;
v00000000028113a0_0 .var "clock", 0 0;
v0000000002811440_0 .var "dataIn", 15 0;
v00000000028114e0_0 .net "dataOut", 15 0, v00000000027bed60_0;  1 drivers
v0000000002811d90_0 .var "enable", 2 0;
v0000000002811e30_0 .var "sel", 2 0;
v0000000002811ed0_0 .var "state", 1 0;
E_00000000027b84d0 .event posedge, v00000000028113a0_0;
S_00000000001ce460 .scope module, "r" "RAM" 2 13, 3 1 0, S_00000000001ce2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "enable"
    .port_info 1 /INPUT 3 "select"
    .port_info 2 /INPUT 16 "dataIn"
    .port_info 3 /OUTPUT 16 "dataOut"
    .port_info 4 /INPUT 2 "state"
o00000000027c08c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000000027bc1c0_0 .net "address", 2 0, o00000000027c08c8;  0 drivers
v00000000001ce5e0_0 .net "dataIn", 15 0, v0000000002811440_0;  1 drivers
v00000000027bed60_0 .var "dataOut", 15 0;
v00000000027bee00_0 .net "enable", 2 0, v0000000002811d90_0;  1 drivers
v00000000028111c0 .array "mem", 7 0, 15 0;
v0000000002811260_0 .net "select", 2 0, v0000000002811e30_0;  1 drivers
v0000000002811300_0 .net "state", 1 0, v0000000002811ed0_0;  1 drivers
E_00000000027b8510 .event edge, v0000000002811300_0;
    .scope S_00000000001ce460;
T_0 ;
    %wait E_00000000027b8510;
    %load/vec4 v0000000002811300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000002811260_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000028111c0, 4;
    %store/vec4 v00000000027bed60_0, 0, 16;
T_0.0 ;
    %load/vec4 v0000000002811300_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000000001ce5e0_0;
    %load/vec4 v00000000027bee00_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000000028111c0, 4, 0;
T_0.2 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000001ce2e0;
T_1 ;
    %vpi_call 2 18 "$dumpfile", "ram_test.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000001ce2e0 {0 0 0};
    %vpi_call 2 21 "$readmemh", "initial_ram_data.txt", v00000000028111c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028113a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002811ed0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002811d90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002811e30_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002811440_0, 0, 16;
    %delay 30, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002811d90_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002811e30_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0000000002811440_0, 0, 16;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000002811d90_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000002811e30_0, 0, 3;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000000001ce2e0;
T_2 ;
    %wait E_00000000027b84d0;
    %load/vec4 v0000000002811ed0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002811ed0_0, 0, 2;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000002811ed0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000000002811ed0_0, 0, 2;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000001ce2e0;
T_3 ;
    %load/vec4 v00000000028113a0_0;
    %inv;
    %store/vec4 v00000000028113a0_0, 0, 1;
    %delay 5, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000001ce2e0;
T_4 ;
    %vpi_call 2 71 "$monitor", "clock =%d, time =%d, state =%d, enable = %b, dataIn =%h, sel = %b, dataOut=%h", v00000000028113a0_0, $time, v0000000002811ed0_0, v0000000002811d90_0, v0000000002811440_0, v0000000002811e30_0, v00000000028114e0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_tb.v";
    "./RAM.v";
