/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [20:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [14:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  reg [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~celloutsig_1_4z[5];
  assign celloutsig_1_7z = ~((celloutsig_1_6z | celloutsig_1_0z[1]) & (celloutsig_1_1z | celloutsig_1_5z));
  assign celloutsig_0_5z = ~(celloutsig_0_3z[16] ^ celloutsig_0_3z[7]);
  assign celloutsig_0_22z = ~(celloutsig_0_6z ^ celloutsig_0_11z[1]);
  reg [20:0] _04_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 21'h000000;
    else _04_ <= { celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_22z };
  assign out_data[20:0] = _04_;
  assign celloutsig_0_4z = celloutsig_0_1z[11:0] === celloutsig_0_1z[16:5];
  assign celloutsig_0_2z = celloutsig_0_1z[16:8] === { celloutsig_0_1z[14:11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[41:15] && in_data[32:6];
  assign celloutsig_0_6z = { celloutsig_0_3z[4], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } && { celloutsig_0_1z[12:8], celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_1z[10:7], celloutsig_0_6z } || { celloutsig_0_1z[4:1], celloutsig_0_5z };
  assign celloutsig_0_32z = celloutsig_0_27z & ~(celloutsig_0_22z);
  assign celloutsig_0_3z = in_data[38:18] * { in_data[24:23], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_8z = in_data[88:74] * celloutsig_0_3z[16:2];
  assign celloutsig_1_1z = in_data[187:180] !== { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[178:160] !== { in_data[133:124], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } !== celloutsig_1_0z;
  assign celloutsig_1_5z = celloutsig_1_0z[3] !== celloutsig_1_3z;
  assign celloutsig_1_6z = celloutsig_1_4z[7:3] !== { in_data[103:100], celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_13z[5:1] !== { celloutsig_1_17z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_1z[11:4], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_5z } !== celloutsig_0_3z[12:0];
  assign celloutsig_0_18z = celloutsig_0_8z[12:3] !== { celloutsig_0_1z[11:3], celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_1z[12:5], celloutsig_0_5z } !== { celloutsig_0_8z[13:10], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_1_9z = in_data[155:149] | { celloutsig_1_4z[14:13], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_15z = celloutsig_0_10z[13:10] | { celloutsig_0_10z[14], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_1_11z = & { celloutsig_1_10z[11:4], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[151:148] >> in_data[106:103];
  assign celloutsig_1_4z = { in_data[148:132], celloutsig_1_3z } >> { in_data[143:130], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_4z[7:1], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z } >> { in_data[174:173], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[90:74] >> { in_data[50:37], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_8z[9:4], celloutsig_0_0z, celloutsig_0_6z } - { in_data[38:34], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_13z = { celloutsig_1_4z[15:3], celloutsig_1_7z, celloutsig_1_3z } ~^ { celloutsig_1_10z[12:1], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_10z = in_data[31:13] ~^ { celloutsig_0_8z[13], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_8z[7:6], celloutsig_0_5z } ~^ { in_data[90:89], celloutsig_0_7z };
  always_latch
    if (clkin_data[128]) celloutsig_1_18z = 10'h000;
    else if (!clkin_data[32]) celloutsig_1_18z = celloutsig_1_13z[14:5];
  assign celloutsig_0_27z = ~((celloutsig_0_11z[1] & celloutsig_0_15z[2]) | (celloutsig_0_14z & celloutsig_0_13z[4]));
  assign { out_data[137:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z };
endmodule
