// Seed: 4265004745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_9 = -1'b0;
  assign id_2 = id_7;
  wire id_10;
  wire id_11;
  ;
endmodule
module module_1 #(
    parameter id_18 = 32'd37,
    parameter id_20 = 32'd19,
    parameter id_3  = 32'd64,
    parameter id_6  = 32'd94,
    parameter id_9  = 32'd48
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  output wire id_33;
  inout wire id_32;
  inout wire id_31;
  input wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  inout logic [7:0] id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire _id_20;
  output wire id_19;
  input wire _id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire _id_9;
  input wire id_8;
  input wire id_7;
  inout wire _id_6;
  inout wire id_5;
  input wire id_4;
  output wire _id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_7,
      id_28,
      id_28,
      id_10,
      id_12,
      id_14,
      id_31,
      id_23
  );
  logic id_34;
  struct packed {
    logic [1 : id_18  (  -1 'b0 )] id_35;
    logic [id_3 : id_20] id_36;
  } [-1 : id_6] id_37;
  ;
  wire id_38;
  assign id_14 = id_24[id_9];
endmodule
