# TCL File Generated by Component Editor 24.1
# Mon Mar 03 23:05:04 IST 2025
# DO NOT MODIFY


# 
# lphy_ss "lphy_ss" v1.0
#  2025.03.03.23:05:04
# 
# 

# 
# request TCL package from ACDS 24.1
# 
package require -exact qsys 24.1


# 
# module lphy_ss
# 
set_module_property DESCRIPTION ""
set_module_property NAME lphy_ss
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME lphy_ss
set_module_property DATASHEET_URL false
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL lphy_ss
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file struct_typedef.sv SYSTEM_VERILOG PATH ../common/struct_typedef.sv
add_fileset_file lphy_ss.sv SYSTEM_VERILOG PATH lphy_ss.sv TOP_LEVEL_FILE
add_fileset_file clock_crossing.v VERILOG PATH clock_crossing.v
add_fileset_file ValidLowCounter.v VERILOG PATH ValidLowCounter.v
add_fileset_file dl_fdv_buffer.sv SYSTEM_VERILOG PATH dl_fdv_buffer.sv
add_fileset_file dl_ant_scheduler.v VERILOG PATH dl_ant_scheduler.v
add_fileset_file ifft_if.v VERILOG PATH ifft_if.v
add_fileset_file fft_if.v VERILOG PATH fft_if.v
add_fileset_file ul_ant_scheduler.v VERILOG PATH ul_ant_scheduler.v
add_fileset_file prach_data_in_short.mif MIF PATH prach_data_in_short.mif
add_fileset_file prach_data_in_long.mif MIF PATH prach_data_in_long.mif
add_fileset_file cplane_pusch_fdv.mif MIF PATH cplane_pusch_fdv.mif
add_fileset_file cplane_prach_fdv.mif MIF PATH cplane_prach_fdv.mif
add_fileset_file dl_blanking.mif MIF PATH dl_blanking.mif
add_fileset_file prach_ant_mux.v VERILOG PATH prach_ant_mux.v
add_fileset_file prach_if.v VERILOG PATH prach_if.v
add_fileset_file pb_st.v VERILOG PATH pb_st.v
add_fileset_file short_prach_c_m_config.v VERILOG PATH short_prach_c_m_config.v
add_fileset_file prach_top.v VERILOG PATH prach_top.v
add_fileset_file pipeline.v VERILOG PATH pipeline.v
add_fileset_file prach_cplane_decode.v VERILOG PATH prach_cplane_decode.v
add_fileset_file long_prach_nco_config.v VERILOG PATH long_prach_nco_config.v
add_fileset_file short_long_prach_config_wrapper.v VERILOG PATH short_long_prach_config_wrapper.v
add_fileset_file prach_config_ip_top.v VERILOG PATH prach_config_ip_top.v
add_fileset_file channel_calc.v VERILOG PATH channel_calc.v
add_fileset_file dl_lphy_ss.v VERILOG PATH dl_lphy_ss.v
add_fileset_file ul_lphy_ss.v VERILOG PATH ul_lphy_ss.v
add_fileset_file def_param.vh VERILOG_INCLUDE PATH ../common/def_param.vh
add_fileset_file lphy_ss_config.v VERILOG PATH lphy_ss_config.v
add_fileset_file LPHY_SS_Registers.v VERILOG PATH LPHY_SS_Registers.v
add_fileset_file Short_PRACH_Registers_L1.v VERILOG PATH Short_PRACH_Registers_L1.v
add_fileset_file Short_PRACH_Registers_L2.v VERILOG PATH Short_PRACH_Registers_L2.v
add_fileset_file Long_PRACH_Registers_L1.v VERILOG PATH Long_PRACH_Registers_L1.v
add_fileset_file Long_PRACH_Registers_L2.v VERILOG PATH Long_PRACH_Registers_L2.v
add_fileset_file power_meter_top_ss.v VERILOG PATH pwr_mtr/power_meter_top_ss.v
add_fileset_file power_meter_ss.v VERILOG PATH pwr_mtr/power_meter_ss.v
add_fileset_file mean_ss.v VERILOG PATH pwr_mtr/mean_ss.v
add_fileset_file square_ss.v VERILOG PATH pwr_mtr/square_ss.v
add_fileset_file accumulator_ss.v VERILOG PATH pwr_mtr/accumulator_ss.v
add_fileset_file enable_ss.v VERILOG PATH pwr_mtr/enable_ss.v
add_fileset_file histogram_state_machine.v VERILOG PATH pwr_mtr/histogram_state_machine.v
add_fileset_file pulsegen_ss.v VERILOG PATH pwr_mtr/pulsegen_ss.v
add_fileset_file PWR_MTR_SS_Registers.v VERILOG PATH pwr_mtr/PWR_MTR_SS_Registers.v
add_fileset_file dl_blanking.sv SYSTEM_VERILOG PATH dl_blanking.sv
add_fileset_file incremental_counter.sv SYSTEM_VERILOG PATH incremental_counter.sv

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL lphy_ss
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file struct_typedef.sv SYSTEM_VERILOG PATH ../common/struct_typedef.sv
add_fileset_file lphy_ss.sv SYSTEM_VERILOG PATH lphy_ss.sv
add_fileset_file clock_crossing.v VERILOG PATH clock_crossing.v
add_fileset_file ValidLowCounter.v VERILOG PATH ValidLowCounter.v
add_fileset_file dl_fdv_buffer.sv SYSTEM_VERILOG PATH dl_fdv_buffer.sv
add_fileset_file dl_ant_scheduler.v VERILOG PATH dl_ant_scheduler.v
add_fileset_file ifft_if.v VERILOG PATH ifft_if.v
add_fileset_file fft_if.v VERILOG PATH fft_if.v
add_fileset_file ul_ant_scheduler.v VERILOG PATH ul_ant_scheduler.v
add_fileset_file prach_data_in_short.mif MIF PATH prach_data_in_short.mif
add_fileset_file prach_data_in_long.mif MIF PATH prach_data_in_long.mif
add_fileset_file cplane_pusch_fdv.mif MIF PATH cplane_pusch_fdv.mif
add_fileset_file cplane_prach_fdv.mif MIF PATH cplane_prach_fdv.mif
add_fileset_file dl_blanking.mif MIF PATH dl_blanking.mif
add_fileset_file prach_ant_mux.v VERILOG PATH prach_ant_mux.v
add_fileset_file prach_if.v VERILOG PATH prach_if.v
add_fileset_file pb_st.v VERILOG PATH pb_st.v
add_fileset_file short_prach_c_m_config.v VERILOG PATH short_prach_c_m_config.v
add_fileset_file prach_top.v VERILOG PATH prach_top.v
add_fileset_file pipeline.v VERILOG PATH pipeline.v
add_fileset_file prach_cplane_decode.v VERILOG PATH prach_cplane_decode.v
add_fileset_file long_prach_nco_config.v VERILOG PATH long_prach_nco_config.v
add_fileset_file short_long_prach_config_wrapper.v VERILOG PATH short_long_prach_config_wrapper.v
add_fileset_file prach_config_ip_top.v VERILOG PATH prach_config_ip_top.v
add_fileset_file channel_calc.v VERILOG PATH channel_calc.v
add_fileset_file dl_lphy_ss.v VERILOG PATH dl_lphy_ss.v
add_fileset_file ul_lphy_ss.v VERILOG PATH ul_lphy_ss.v
add_fileset_file def_param.vh OTHER PATH ../common/def_param.vh
add_fileset_file lphy_ss_config.v VERILOG PATH lphy_ss_config.v
add_fileset_file LPHY_SS_Registers.v VERILOG PATH LPHY_SS_Registers.v
add_fileset_file Short_PRACH_Registers_L1.v VERILOG PATH Short_PRACH_Registers_L1.v
add_fileset_file Short_PRACH_Registers_L2.v VERILOG PATH Short_PRACH_Registers_L2.v
add_fileset_file Long_PRACH_Registers_L1.v VERILOG PATH Long_PRACH_Registers_L1.v
add_fileset_file Long_PRACH_Registers_L2.v VERILOG PATH Long_PRACH_Registers_L2.v
add_fileset_file power_meter_top_ss.v VERILOG PATH pwr_mtr/power_meter_top_ss.v
add_fileset_file power_meter_ss.v VERILOG PATH pwr_mtr/power_meter_ss.v
add_fileset_file mean_ss.v VERILOG PATH pwr_mtr/mean_ss.v
add_fileset_file square_ss.v VERILOG PATH pwr_mtr/square_ss.v
add_fileset_file accumulator_ss.v VERILOG PATH pwr_mtr/accumulator_ss.v
add_fileset_file enable_ss.v VERILOG PATH pwr_mtr/enable_ss.v
add_fileset_file histogram_state_machine.v VERILOG PATH pwr_mtr/histogram_state_machine.v
add_fileset_file pulsegen_ss.v VERILOG PATH pwr_mtr/pulsegen_ss.v
add_fileset_file PWR_MTR_SS_Registers.v VERILOG PATH pwr_mtr/PWR_MTR_SS_Registers.v
add_fileset_file dl_blanking.sv SYSTEM_VERILOG PATH dl_blanking.sv
add_fileset_file incremental_counter.sv SYSTEM_VERILOG PATH incremental_counter.sv


# 
# documentation links
# 
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_v1/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/hssi_dp_ptp/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_d2/IN-PhippsPeak_FPGA/fpga/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_d2/IN-PhippsPeak_FPGA/fpga/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_d2/IN-PhippsPeak_FPGA/fpga/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_d2/IN-PhippsPeak_FPGA/fpga/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_d2/IN-PhippsPeak_FPGA/fpga/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/PP_D2_V1/IN-PhippsPeak_FPGA/fpga/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/PP_D2_V1/IN-PhippsPeak_FPGA/fpga/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/PP_D2/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/PP_D2/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/PP_D2_V1/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/lphy_ss_top/false
add_documentation_link "Data Sheet" file:///Projects/Preethi/IN-PP-RF-ADI-FPGA/src/ip/custom/lphy_ss_top/false


# 
# parameters
# 
add_parameter NUM_OF_ANT INTEGER 8
set_parameter_property NUM_OF_ANT DEFAULT_VALUE 8
set_parameter_property NUM_OF_ANT DISPLAY_NAME NUM_OF_ANT
set_parameter_property NUM_OF_ANT UNITS None
set_parameter_property NUM_OF_ANT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_ANT AFFECTS_GENERATION false
set_parameter_property NUM_OF_ANT HDL_PARAMETER true
set_parameter_property NUM_OF_ANT EXPORT true
add_parameter NUM_OF_FFT INTEGER 2
set_parameter_property NUM_OF_FFT DEFAULT_VALUE 2
set_parameter_property NUM_OF_FFT DISPLAY_NAME NUM_OF_FFT
set_parameter_property NUM_OF_FFT UNITS None
set_parameter_property NUM_OF_FFT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_FFT AFFECTS_GENERATION false
set_parameter_property NUM_OF_FFT HDL_PARAMETER true
set_parameter_property NUM_OF_FFT EXPORT true
add_parameter CPRI_ETH_DATAWIDTH INTEGER 128
set_parameter_property CPRI_ETH_DATAWIDTH DEFAULT_VALUE 128
set_parameter_property CPRI_ETH_DATAWIDTH DISPLAY_NAME CPRI_ETH_DATAWIDTH
set_parameter_property CPRI_ETH_DATAWIDTH UNITS None
set_parameter_property CPRI_ETH_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CPRI_ETH_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property CPRI_ETH_DATAWIDTH HDL_PARAMETER true
set_parameter_property CPRI_ETH_DATAWIDTH EXPORT true
add_parameter XRAN_ETH_DATAWIDTH INTEGER 128
set_parameter_property XRAN_ETH_DATAWIDTH DEFAULT_VALUE 128
set_parameter_property XRAN_ETH_DATAWIDTH DISPLAY_NAME XRAN_ETH_DATAWIDTH
set_parameter_property XRAN_ETH_DATAWIDTH UNITS None
set_parameter_property XRAN_ETH_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property XRAN_ETH_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property XRAN_ETH_DATAWIDTH HDL_PARAMETER true
set_parameter_property XRAN_ETH_DATAWIDTH EXPORT true
add_parameter CH_DW INTEGER 8
set_parameter_property CH_DW DEFAULT_VALUE 8
set_parameter_property CH_DW DISPLAY_NAME CH_DW
set_parameter_property CH_DW UNITS None
set_parameter_property CH_DW ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CH_DW AFFECTS_GENERATION false
set_parameter_property CH_DW HDL_PARAMETER true
set_parameter_property CH_DW EXPORT true
add_parameter NUM_OF_PRACH INTEGER 2
set_parameter_property NUM_OF_PRACH DEFAULT_VALUE 2
set_parameter_property NUM_OF_PRACH DISPLAY_NAME NUM_OF_PRACH
set_parameter_property NUM_OF_PRACH UNITS None
set_parameter_property NUM_OF_PRACH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_PRACH AFFECTS_GENERATION false
set_parameter_property NUM_OF_PRACH HDL_PARAMETER true
set_parameter_property NUM_OF_PRACH EXPORT true
add_parameter CAPTURE_DMA_WIDTH INTEGER 512
set_parameter_property CAPTURE_DMA_WIDTH DEFAULT_VALUE 512
set_parameter_property CAPTURE_DMA_WIDTH DISPLAY_NAME CAPTURE_DMA_WIDTH
set_parameter_property CAPTURE_DMA_WIDTH UNITS None
set_parameter_property CAPTURE_DMA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CAPTURE_DMA_WIDTH AFFECTS_GENERATION false
set_parameter_property CAPTURE_DMA_WIDTH HDL_PARAMETER true
set_parameter_property CAPTURE_DMA_WIDTH EXPORT true
add_parameter IQ_DATAWIDTH INTEGER 32
set_parameter_property IQ_DATAWIDTH DEFAULT_VALUE 32
set_parameter_property IQ_DATAWIDTH DISPLAY_NAME IQ_DATAWIDTH
set_parameter_property IQ_DATAWIDTH UNITS None
set_parameter_property IQ_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property IQ_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property IQ_DATAWIDTH HDL_PARAMETER true
set_parameter_property IQ_DATAWIDTH EXPORT true
add_parameter CPRI_FRAME_DATAWIDTH INTEGER 64
set_parameter_property CPRI_FRAME_DATAWIDTH DEFAULT_VALUE 64
set_parameter_property CPRI_FRAME_DATAWIDTH DISPLAY_NAME CPRI_FRAME_DATAWIDTH
set_parameter_property CPRI_FRAME_DATAWIDTH UNITS None
set_parameter_property CPRI_FRAME_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CPRI_FRAME_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property CPRI_FRAME_DATAWIDTH HDL_PARAMETER true
set_parameter_property CPRI_FRAME_DATAWIDTH EXPORT true
add_parameter ECPRI_CAPTURE_INSTANCES INTEGER 2
set_parameter_property ECPRI_CAPTURE_INSTANCES DEFAULT_VALUE 2
set_parameter_property ECPRI_CAPTURE_INSTANCES DISPLAY_NAME ECPRI_CAPTURE_INSTANCES
set_parameter_property ECPRI_CAPTURE_INSTANCES UNITS None
set_parameter_property ECPRI_CAPTURE_INSTANCES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ECPRI_CAPTURE_INSTANCES AFFECTS_GENERATION false
set_parameter_property ECPRI_CAPTURE_INSTANCES HDL_PARAMETER true
set_parameter_property ECPRI_CAPTURE_INSTANCES EXPORT true
add_parameter DSP_CAPTURE_INSTANCES INTEGER 30
set_parameter_property DSP_CAPTURE_INSTANCES DEFAULT_VALUE 30
set_parameter_property DSP_CAPTURE_INSTANCES DISPLAY_NAME DSP_CAPTURE_INSTANCES
set_parameter_property DSP_CAPTURE_INSTANCES UNITS None
set_parameter_property DSP_CAPTURE_INSTANCES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DSP_CAPTURE_INSTANCES AFFECTS_GENERATION false
set_parameter_property DSP_CAPTURE_INSTANCES HDL_PARAMETER true
set_parameter_property DSP_CAPTURE_INSTANCES EXPORT true
add_parameter LPHY_DSP_CAPTURE_INST INTEGER 8
set_parameter_property LPHY_DSP_CAPTURE_INST DEFAULT_VALUE 8
set_parameter_property LPHY_DSP_CAPTURE_INST DISPLAY_NAME LPHY_DSP_CAPTURE_INST
set_parameter_property LPHY_DSP_CAPTURE_INST UNITS None
set_parameter_property LPHY_DSP_CAPTURE_INST ALLOWED_RANGES -2147483648:2147483647
set_parameter_property LPHY_DSP_CAPTURE_INST AFFECTS_GENERATION false
set_parameter_property LPHY_DSP_CAPTURE_INST HDL_PARAMETER true
set_parameter_property LPHY_DSP_CAPTURE_INST EXPORT true


# 
# display items
# 


# 
# connection point ifft1_busin
# 
add_interface ifft1_busin avalon end
set_interface_property ifft1_busin addressGroup 0
set_interface_property ifft1_busin addressUnits WORDS
set_interface_property ifft1_busin associatedClock clock_csr
set_interface_property ifft1_busin associatedReset reset_csr_n
set_interface_property ifft1_busin bitsPerSymbol 8
set_interface_property ifft1_busin bridgedAddressOffset ""
set_interface_property ifft1_busin bridgesToMaster ""
set_interface_property ifft1_busin burstOnBurstBoundariesOnly false
set_interface_property ifft1_busin burstcountUnits WORDS
set_interface_property ifft1_busin explicitAddressSpan 0
set_interface_property ifft1_busin holdTime 0
set_interface_property ifft1_busin linewrapBursts false
set_interface_property ifft1_busin maximumPendingReadTransactions 1
set_interface_property ifft1_busin maximumPendingWriteTransactions 0
set_interface_property ifft1_busin minimumResponseLatency 1
set_interface_property ifft1_busin readLatency 0
set_interface_property ifft1_busin readWaitTime 1
set_interface_property ifft1_busin setupTime 0
set_interface_property ifft1_busin timingUnits Cycles
set_interface_property ifft1_busin transparentBridge false
set_interface_property ifft1_busin waitrequestAllowance 0
set_interface_property ifft1_busin writeWaitTime 0
set_interface_property ifft1_busin dfhFeatureGuid 0
set_interface_property ifft1_busin dfhGroupId 0
set_interface_property ifft1_busin dfhParameterId ""
set_interface_property ifft1_busin dfhParameterName ""
set_interface_property ifft1_busin dfhParameterVersion ""
set_interface_property ifft1_busin dfhParameterData ""
set_interface_property ifft1_busin dfhParameterDataLength ""
set_interface_property ifft1_busin dfhFeatureMajorVersion 0
set_interface_property ifft1_busin dfhFeatureMinorVersion 0
set_interface_property ifft1_busin dfhFeatureId 35
set_interface_property ifft1_busin dfhFeatureType 3
set_interface_property ifft1_busin ENABLED true
set_interface_property ifft1_busin EXPORT_OF ""
set_interface_property ifft1_busin PORT_NAME_MAP ""
set_interface_property ifft1_busin CMSIS_SVD_VARIABLES ""
set_interface_property ifft1_busin SVD_ADDRESS_GROUP ""
set_interface_property ifft1_busin IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ifft1_busin SV_INTERFACE_TYPE ""
set_interface_property ifft1_busin SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ifft1_busin ifft1_busIn_writedata writedata Input 32
add_interface_port ifft1_busin ifft1_busIn_address address Input 14
add_interface_port ifft1_busin ifft1_busIn_write write Input 1
add_interface_port ifft1_busin ifft1_busIn_read read Input 1
add_interface_port ifft1_busin ifft1_busOut_readdatavalid readdatavalid Output 1
add_interface_port ifft1_busin ifft1_busOut_readdata readdata Output 32
add_interface_port ifft1_busin ifft1_busOut_waitrequest waitrequest Output 1
set_interface_assignment ifft1_busin embeddedsw.configuration.isFlash 0
set_interface_assignment ifft1_busin embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment ifft1_busin embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment ifft1_busin embeddedsw.configuration.isPrintableDevice 0


# 
# connection point ifft2_busin
# 
add_interface ifft2_busin avalon end
set_interface_property ifft2_busin addressGroup 0
set_interface_property ifft2_busin addressUnits WORDS
set_interface_property ifft2_busin associatedClock clock_csr
set_interface_property ifft2_busin associatedReset reset_csr_n
set_interface_property ifft2_busin bitsPerSymbol 8
set_interface_property ifft2_busin bridgedAddressOffset ""
set_interface_property ifft2_busin bridgesToMaster ""
set_interface_property ifft2_busin burstOnBurstBoundariesOnly false
set_interface_property ifft2_busin burstcountUnits WORDS
set_interface_property ifft2_busin explicitAddressSpan 0
set_interface_property ifft2_busin holdTime 0
set_interface_property ifft2_busin linewrapBursts false
set_interface_property ifft2_busin maximumPendingReadTransactions 1
set_interface_property ifft2_busin maximumPendingWriteTransactions 0
set_interface_property ifft2_busin minimumResponseLatency 1
set_interface_property ifft2_busin readLatency 0
set_interface_property ifft2_busin readWaitTime 1
set_interface_property ifft2_busin setupTime 0
set_interface_property ifft2_busin timingUnits Cycles
set_interface_property ifft2_busin transparentBridge false
set_interface_property ifft2_busin waitrequestAllowance 0
set_interface_property ifft2_busin writeWaitTime 0
set_interface_property ifft2_busin dfhFeatureGuid 0
set_interface_property ifft2_busin dfhGroupId 0
set_interface_property ifft2_busin dfhParameterId ""
set_interface_property ifft2_busin dfhParameterName ""
set_interface_property ifft2_busin dfhParameterVersion ""
set_interface_property ifft2_busin dfhParameterData ""
set_interface_property ifft2_busin dfhParameterDataLength ""
set_interface_property ifft2_busin dfhFeatureMajorVersion 0
set_interface_property ifft2_busin dfhFeatureMinorVersion 0
set_interface_property ifft2_busin dfhFeatureId 35
set_interface_property ifft2_busin dfhFeatureType 3
set_interface_property ifft2_busin ENABLED true
set_interface_property ifft2_busin EXPORT_OF ""
set_interface_property ifft2_busin PORT_NAME_MAP ""
set_interface_property ifft2_busin CMSIS_SVD_VARIABLES ""
set_interface_property ifft2_busin SVD_ADDRESS_GROUP ""
set_interface_property ifft2_busin IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ifft2_busin SV_INTERFACE_TYPE ""
set_interface_property ifft2_busin SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ifft2_busin ifft2_busIn_writedata writedata Input 32
add_interface_port ifft2_busin ifft2_busIn_address address Input 14
add_interface_port ifft2_busin ifft2_busIn_write write Input 1
add_interface_port ifft2_busin ifft2_busIn_read read Input 1
add_interface_port ifft2_busin ifft2_busOut_readdatavalid readdatavalid Output 1
add_interface_port ifft2_busin ifft2_busOut_readdata readdata Output 32
add_interface_port ifft2_busin ifft2_busOut_waitrequest waitrequest Output 1
set_interface_assignment ifft2_busin embeddedsw.configuration.isFlash 0
set_interface_assignment ifft2_busin embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment ifft2_busin embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment ifft2_busin embeddedsw.configuration.isPrintableDevice 0


# 
# connection point fft1_busin
# 
add_interface fft1_busin avalon end
set_interface_property fft1_busin addressGroup 0
set_interface_property fft1_busin addressUnits WORDS
set_interface_property fft1_busin associatedClock clock_csr
set_interface_property fft1_busin associatedReset reset_csr_n
set_interface_property fft1_busin bitsPerSymbol 8
set_interface_property fft1_busin bridgedAddressOffset ""
set_interface_property fft1_busin bridgesToMaster ""
set_interface_property fft1_busin burstOnBurstBoundariesOnly false
set_interface_property fft1_busin burstcountUnits WORDS
set_interface_property fft1_busin explicitAddressSpan 0
set_interface_property fft1_busin holdTime 0
set_interface_property fft1_busin linewrapBursts false
set_interface_property fft1_busin maximumPendingReadTransactions 1
set_interface_property fft1_busin maximumPendingWriteTransactions 0
set_interface_property fft1_busin minimumResponseLatency 1
set_interface_property fft1_busin readLatency 0
set_interface_property fft1_busin readWaitTime 1
set_interface_property fft1_busin setupTime 0
set_interface_property fft1_busin timingUnits Cycles
set_interface_property fft1_busin transparentBridge false
set_interface_property fft1_busin waitrequestAllowance 0
set_interface_property fft1_busin writeWaitTime 0
set_interface_property fft1_busin dfhFeatureGuid 0
set_interface_property fft1_busin dfhGroupId 0
set_interface_property fft1_busin dfhParameterId ""
set_interface_property fft1_busin dfhParameterName ""
set_interface_property fft1_busin dfhParameterVersion ""
set_interface_property fft1_busin dfhParameterData ""
set_interface_property fft1_busin dfhParameterDataLength ""
set_interface_property fft1_busin dfhFeatureMajorVersion 0
set_interface_property fft1_busin dfhFeatureMinorVersion 0
set_interface_property fft1_busin dfhFeatureId 35
set_interface_property fft1_busin dfhFeatureType 3
set_interface_property fft1_busin ENABLED true
set_interface_property fft1_busin EXPORT_OF ""
set_interface_property fft1_busin PORT_NAME_MAP ""
set_interface_property fft1_busin CMSIS_SVD_VARIABLES ""
set_interface_property fft1_busin SVD_ADDRESS_GROUP ""
set_interface_property fft1_busin IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property fft1_busin SV_INTERFACE_TYPE ""
set_interface_property fft1_busin SV_INTERFACE_MODPORT_TYPE ""

add_interface_port fft1_busin fft1_busIn_writedata writedata Input 32
add_interface_port fft1_busin fft1_busIn_address address Input 14
add_interface_port fft1_busin fft1_busIn_write write Input 1
add_interface_port fft1_busin fft1_busIn_read read Input 1
add_interface_port fft1_busin fft1_busOut_readdatavalid readdatavalid Output 1
add_interface_port fft1_busin fft1_busOut_readdata readdata Output 32
add_interface_port fft1_busin fft1_busOut_waitrequest waitrequest Output 1
set_interface_assignment fft1_busin embeddedsw.configuration.isFlash 0
set_interface_assignment fft1_busin embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment fft1_busin embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment fft1_busin embeddedsw.configuration.isPrintableDevice 0


# 
# connection point fft2_busin
# 
add_interface fft2_busin avalon end
set_interface_property fft2_busin addressGroup 0
set_interface_property fft2_busin addressUnits WORDS
set_interface_property fft2_busin associatedClock clock_csr
set_interface_property fft2_busin associatedReset reset_csr_n
set_interface_property fft2_busin bitsPerSymbol 8
set_interface_property fft2_busin bridgedAddressOffset ""
set_interface_property fft2_busin bridgesToMaster ""
set_interface_property fft2_busin burstOnBurstBoundariesOnly false
set_interface_property fft2_busin burstcountUnits WORDS
set_interface_property fft2_busin explicitAddressSpan 0
set_interface_property fft2_busin holdTime 0
set_interface_property fft2_busin linewrapBursts false
set_interface_property fft2_busin maximumPendingReadTransactions 1
set_interface_property fft2_busin maximumPendingWriteTransactions 0
set_interface_property fft2_busin minimumResponseLatency 1
set_interface_property fft2_busin readLatency 0
set_interface_property fft2_busin readWaitTime 1
set_interface_property fft2_busin setupTime 0
set_interface_property fft2_busin timingUnits Cycles
set_interface_property fft2_busin transparentBridge false
set_interface_property fft2_busin waitrequestAllowance 0
set_interface_property fft2_busin writeWaitTime 0
set_interface_property fft2_busin dfhFeatureGuid 0
set_interface_property fft2_busin dfhGroupId 0
set_interface_property fft2_busin dfhParameterId ""
set_interface_property fft2_busin dfhParameterName ""
set_interface_property fft2_busin dfhParameterVersion ""
set_interface_property fft2_busin dfhParameterData ""
set_interface_property fft2_busin dfhParameterDataLength ""
set_interface_property fft2_busin dfhFeatureMajorVersion 0
set_interface_property fft2_busin dfhFeatureMinorVersion 0
set_interface_property fft2_busin dfhFeatureId 35
set_interface_property fft2_busin dfhFeatureType 3
set_interface_property fft2_busin ENABLED true
set_interface_property fft2_busin EXPORT_OF ""
set_interface_property fft2_busin PORT_NAME_MAP ""
set_interface_property fft2_busin CMSIS_SVD_VARIABLES ""
set_interface_property fft2_busin SVD_ADDRESS_GROUP ""
set_interface_property fft2_busin IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property fft2_busin SV_INTERFACE_TYPE ""
set_interface_property fft2_busin SV_INTERFACE_MODPORT_TYPE ""

add_interface_port fft2_busin fft2_busIn_writedata writedata Input 32
add_interface_port fft2_busin fft2_busIn_address address Input 14
add_interface_port fft2_busin fft2_busIn_write write Input 1
add_interface_port fft2_busin fft2_busIn_read read Input 1
add_interface_port fft2_busin fft2_busOut_readdatavalid readdatavalid Output 1
add_interface_port fft2_busin fft2_busOut_readdata readdata Output 32
add_interface_port fft2_busin fft2_busOut_waitrequest waitrequest Output 1
set_interface_assignment fft2_busin embeddedsw.configuration.isFlash 0
set_interface_assignment fft2_busin embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment fft2_busin embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment fft2_busin embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pb_ddr_csr
# 
add_interface pb_ddr_csr avalon end
set_interface_property pb_ddr_csr addressGroup 0
set_interface_property pb_ddr_csr addressUnits WORDS
set_interface_property pb_ddr_csr associatedClock clock_csr
set_interface_property pb_ddr_csr associatedReset reset_csr_n
set_interface_property pb_ddr_csr bitsPerSymbol 8
set_interface_property pb_ddr_csr bridgedAddressOffset ""
set_interface_property pb_ddr_csr bridgesToMaster ""
set_interface_property pb_ddr_csr burstOnBurstBoundariesOnly false
set_interface_property pb_ddr_csr burstcountUnits WORDS
set_interface_property pb_ddr_csr explicitAddressSpan 0
set_interface_property pb_ddr_csr holdTime 0
set_interface_property pb_ddr_csr linewrapBursts false
set_interface_property pb_ddr_csr maximumPendingReadTransactions 0
set_interface_property pb_ddr_csr maximumPendingWriteTransactions 0
set_interface_property pb_ddr_csr minimumResponseLatency 1
set_interface_property pb_ddr_csr readLatency 0
set_interface_property pb_ddr_csr readWaitTime 1
set_interface_property pb_ddr_csr setupTime 0
set_interface_property pb_ddr_csr timingUnits Cycles
set_interface_property pb_ddr_csr transparentBridge false
set_interface_property pb_ddr_csr waitrequestAllowance 0
set_interface_property pb_ddr_csr writeWaitTime 0
set_interface_property pb_ddr_csr dfhFeatureGuid 0
set_interface_property pb_ddr_csr dfhGroupId 0
set_interface_property pb_ddr_csr dfhParameterId ""
set_interface_property pb_ddr_csr dfhParameterName ""
set_interface_property pb_ddr_csr dfhParameterVersion ""
set_interface_property pb_ddr_csr dfhParameterData ""
set_interface_property pb_ddr_csr dfhParameterDataLength ""
set_interface_property pb_ddr_csr dfhFeatureMajorVersion 0
set_interface_property pb_ddr_csr dfhFeatureMinorVersion 0
set_interface_property pb_ddr_csr dfhFeatureId 35
set_interface_property pb_ddr_csr dfhFeatureType 3
set_interface_property pb_ddr_csr ENABLED true
set_interface_property pb_ddr_csr EXPORT_OF ""
set_interface_property pb_ddr_csr PORT_NAME_MAP ""
set_interface_property pb_ddr_csr CMSIS_SVD_VARIABLES ""
set_interface_property pb_ddr_csr SVD_ADDRESS_GROUP ""
set_interface_property pb_ddr_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pb_ddr_csr SV_INTERFACE_TYPE ""
set_interface_property pb_ddr_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pb_ddr_csr pb_ddr_csr_address address Input 4
add_interface_port pb_ddr_csr pb_ddr_csr_write write Input 1
add_interface_port pb_ddr_csr pb_ddr_csr_writedata writedata Input 32
add_interface_port pb_ddr_csr pb_ddr_csr_readdata readdata Output 32
set_interface_assignment pb_ddr_csr embeddedsw.configuration.isFlash 0
set_interface_assignment pb_ddr_csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pb_ddr_csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pb_ddr_csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pb_mm_bridge
# 
add_interface pb_mm_bridge avalon end
set_interface_property pb_mm_bridge addressGroup 0
set_interface_property pb_mm_bridge addressUnits WORDS
set_interface_property pb_mm_bridge associatedClock clock_csr
set_interface_property pb_mm_bridge associatedReset reset_csr_n
set_interface_property pb_mm_bridge bitsPerSymbol 8
set_interface_property pb_mm_bridge bridgedAddressOffset ""
set_interface_property pb_mm_bridge bridgesToMaster ""
set_interface_property pb_mm_bridge burstOnBurstBoundariesOnly false
set_interface_property pb_mm_bridge burstcountUnits WORDS
set_interface_property pb_mm_bridge explicitAddressSpan 0
set_interface_property pb_mm_bridge holdTime 0
set_interface_property pb_mm_bridge linewrapBursts false
set_interface_property pb_mm_bridge maximumPendingReadTransactions 0
set_interface_property pb_mm_bridge maximumPendingWriteTransactions 0
set_interface_property pb_mm_bridge minimumResponseLatency 1
set_interface_property pb_mm_bridge readLatency 0
set_interface_property pb_mm_bridge readWaitTime 1
set_interface_property pb_mm_bridge setupTime 0
set_interface_property pb_mm_bridge timingUnits Cycles
set_interface_property pb_mm_bridge transparentBridge false
set_interface_property pb_mm_bridge waitrequestAllowance 0
set_interface_property pb_mm_bridge writeWaitTime 0
set_interface_property pb_mm_bridge dfhFeatureGuid 0
set_interface_property pb_mm_bridge dfhGroupId 0
set_interface_property pb_mm_bridge dfhParameterId ""
set_interface_property pb_mm_bridge dfhParameterName ""
set_interface_property pb_mm_bridge dfhParameterVersion ""
set_interface_property pb_mm_bridge dfhParameterData ""
set_interface_property pb_mm_bridge dfhParameterDataLength ""
set_interface_property pb_mm_bridge dfhFeatureMajorVersion 0
set_interface_property pb_mm_bridge dfhFeatureMinorVersion 0
set_interface_property pb_mm_bridge dfhFeatureId 35
set_interface_property pb_mm_bridge dfhFeatureType 3
set_interface_property pb_mm_bridge ENABLED true
set_interface_property pb_mm_bridge EXPORT_OF ""
set_interface_property pb_mm_bridge PORT_NAME_MAP ""
set_interface_property pb_mm_bridge CMSIS_SVD_VARIABLES ""
set_interface_property pb_mm_bridge SVD_ADDRESS_GROUP ""
set_interface_property pb_mm_bridge IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pb_mm_bridge SV_INTERFACE_TYPE ""
set_interface_property pb_mm_bridge SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pb_mm_bridge pb_mm_bridge_address address Input 17
add_interface_port pb_mm_bridge pb_mm_bridge_chipselect chipselect Input 1
add_interface_port pb_mm_bridge pb_mm_bridge_read read Input 1
add_interface_port pb_mm_bridge pb_mm_bridge_readdata readdata Output 32
add_interface_port pb_mm_bridge pb_mm_bridge_write write Input 1
add_interface_port pb_mm_bridge pb_mm_bridge_writedata writedata Input 32
add_interface_port pb_mm_bridge pb_mm_bridge_byteenable byteenable Input 4
add_interface_port pb_mm_bridge pb_mm_bridge_waitrequest waitrequest Output 1
set_interface_assignment pb_mm_bridge embeddedsw.configuration.isFlash 0
set_interface_assignment pb_mm_bridge embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pb_mm_bridge embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pb_mm_bridge embeddedsw.configuration.isPrintableDevice 0


# 
# connection point lphy_ss_config_csr
# 
add_interface lphy_ss_config_csr avalon end
set_interface_property lphy_ss_config_csr addressGroup 0
set_interface_property lphy_ss_config_csr addressUnits WORDS
set_interface_property lphy_ss_config_csr associatedClock clock_csr
set_interface_property lphy_ss_config_csr associatedReset reset_csr_n
set_interface_property lphy_ss_config_csr bitsPerSymbol 8
set_interface_property lphy_ss_config_csr bridgedAddressOffset ""
set_interface_property lphy_ss_config_csr bridgesToMaster ""
set_interface_property lphy_ss_config_csr burstOnBurstBoundariesOnly false
set_interface_property lphy_ss_config_csr burstcountUnits WORDS
set_interface_property lphy_ss_config_csr explicitAddressSpan 0
set_interface_property lphy_ss_config_csr holdTime 0
set_interface_property lphy_ss_config_csr linewrapBursts false
set_interface_property lphy_ss_config_csr maximumPendingReadTransactions 1
set_interface_property lphy_ss_config_csr maximumPendingWriteTransactions 0
set_interface_property lphy_ss_config_csr minimumResponseLatency 1
set_interface_property lphy_ss_config_csr readLatency 0
set_interface_property lphy_ss_config_csr readWaitTime 1
set_interface_property lphy_ss_config_csr setupTime 0
set_interface_property lphy_ss_config_csr timingUnits Cycles
set_interface_property lphy_ss_config_csr transparentBridge false
set_interface_property lphy_ss_config_csr waitrequestAllowance 0
set_interface_property lphy_ss_config_csr writeWaitTime 0
set_interface_property lphy_ss_config_csr dfhFeatureGuid 0
set_interface_property lphy_ss_config_csr dfhGroupId 0
set_interface_property lphy_ss_config_csr dfhParameterId ""
set_interface_property lphy_ss_config_csr dfhParameterName ""
set_interface_property lphy_ss_config_csr dfhParameterVersion ""
set_interface_property lphy_ss_config_csr dfhParameterData ""
set_interface_property lphy_ss_config_csr dfhParameterDataLength ""
set_interface_property lphy_ss_config_csr dfhFeatureMajorVersion 0
set_interface_property lphy_ss_config_csr dfhFeatureMinorVersion 0
set_interface_property lphy_ss_config_csr dfhFeatureId 35
set_interface_property lphy_ss_config_csr dfhFeatureType 3
set_interface_property lphy_ss_config_csr ENABLED true
set_interface_property lphy_ss_config_csr EXPORT_OF ""
set_interface_property lphy_ss_config_csr PORT_NAME_MAP ""
set_interface_property lphy_ss_config_csr CMSIS_SVD_VARIABLES ""
set_interface_property lphy_ss_config_csr SVD_ADDRESS_GROUP ""
set_interface_property lphy_ss_config_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property lphy_ss_config_csr SV_INTERFACE_TYPE ""
set_interface_property lphy_ss_config_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port lphy_ss_config_csr lphy_ss_config_csr_address address Input 8
add_interface_port lphy_ss_config_csr lphy_ss_config_csr_write write Input 1
add_interface_port lphy_ss_config_csr lphy_ss_config_csr_writedata writedata Input 32
add_interface_port lphy_ss_config_csr lphy_ss_config_csr_readdata readdata Output 32
add_interface_port lphy_ss_config_csr lphy_ss_config_csr_read read Input 1
add_interface_port lphy_ss_config_csr lphy_ss_config_csr_waitrequest waitrequest Output 1
add_interface_port lphy_ss_config_csr lphy_ss_config_csr_readdatavalid readdatavalid Output 1
set_interface_assignment lphy_ss_config_csr embeddedsw.configuration.isFlash 0
set_interface_assignment lphy_ss_config_csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment lphy_ss_config_csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment lphy_ss_config_csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point long_prach_lw_bridge_l2
# 
add_interface long_prach_lw_bridge_l2 avalon end
set_interface_property long_prach_lw_bridge_l2 addressGroup 0
set_interface_property long_prach_lw_bridge_l2 addressUnits WORDS
set_interface_property long_prach_lw_bridge_l2 associatedClock clock_csr
set_interface_property long_prach_lw_bridge_l2 associatedReset reset_csr_n
set_interface_property long_prach_lw_bridge_l2 bitsPerSymbol 8
set_interface_property long_prach_lw_bridge_l2 bridgedAddressOffset ""
set_interface_property long_prach_lw_bridge_l2 bridgesToMaster ""
set_interface_property long_prach_lw_bridge_l2 burstOnBurstBoundariesOnly false
set_interface_property long_prach_lw_bridge_l2 burstcountUnits WORDS
set_interface_property long_prach_lw_bridge_l2 explicitAddressSpan 0
set_interface_property long_prach_lw_bridge_l2 holdTime 0
set_interface_property long_prach_lw_bridge_l2 linewrapBursts false
set_interface_property long_prach_lw_bridge_l2 maximumPendingReadTransactions 1
set_interface_property long_prach_lw_bridge_l2 maximumPendingWriteTransactions 0
set_interface_property long_prach_lw_bridge_l2 minimumResponseLatency 1
set_interface_property long_prach_lw_bridge_l2 readLatency 0
set_interface_property long_prach_lw_bridge_l2 readWaitTime 1
set_interface_property long_prach_lw_bridge_l2 setupTime 0
set_interface_property long_prach_lw_bridge_l2 timingUnits Cycles
set_interface_property long_prach_lw_bridge_l2 transparentBridge false
set_interface_property long_prach_lw_bridge_l2 waitrequestAllowance 0
set_interface_property long_prach_lw_bridge_l2 writeWaitTime 0
set_interface_property long_prach_lw_bridge_l2 dfhFeatureGuid 0
set_interface_property long_prach_lw_bridge_l2 dfhGroupId 0
set_interface_property long_prach_lw_bridge_l2 dfhParameterId ""
set_interface_property long_prach_lw_bridge_l2 dfhParameterName ""
set_interface_property long_prach_lw_bridge_l2 dfhParameterVersion ""
set_interface_property long_prach_lw_bridge_l2 dfhParameterData ""
set_interface_property long_prach_lw_bridge_l2 dfhParameterDataLength ""
set_interface_property long_prach_lw_bridge_l2 dfhFeatureMajorVersion 0
set_interface_property long_prach_lw_bridge_l2 dfhFeatureMinorVersion 0
set_interface_property long_prach_lw_bridge_l2 dfhFeatureId 35
set_interface_property long_prach_lw_bridge_l2 dfhFeatureType 3
set_interface_property long_prach_lw_bridge_l2 ENABLED true
set_interface_property long_prach_lw_bridge_l2 EXPORT_OF ""
set_interface_property long_prach_lw_bridge_l2 PORT_NAME_MAP ""
set_interface_property long_prach_lw_bridge_l2 CMSIS_SVD_VARIABLES ""
set_interface_property long_prach_lw_bridge_l2 SVD_ADDRESS_GROUP ""
set_interface_property long_prach_lw_bridge_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property long_prach_lw_bridge_l2 SV_INTERFACE_TYPE ""
set_interface_property long_prach_lw_bridge_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_address_l2 address Input 4
add_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_write_l2 write Input 1
add_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_readdata_l2 readdata Output 32
add_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_writedata_l2 writedata Input 32
add_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_waitrequest_l2 waitrequest Output 1
add_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_readdatavalid_l2 readdatavalid Output 1
add_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_read_l2 read Input 1
set_interface_assignment long_prach_lw_bridge_l2 embeddedsw.configuration.isFlash 0
set_interface_assignment long_prach_lw_bridge_l2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment long_prach_lw_bridge_l2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment long_prach_lw_bridge_l2 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point long_prach_lw_bridge_l1
# 
add_interface long_prach_lw_bridge_l1 avalon end
set_interface_property long_prach_lw_bridge_l1 addressGroup 0
set_interface_property long_prach_lw_bridge_l1 addressUnits WORDS
set_interface_property long_prach_lw_bridge_l1 associatedClock clock_csr
set_interface_property long_prach_lw_bridge_l1 associatedReset reset_csr_n
set_interface_property long_prach_lw_bridge_l1 bitsPerSymbol 8
set_interface_property long_prach_lw_bridge_l1 bridgedAddressOffset ""
set_interface_property long_prach_lw_bridge_l1 bridgesToMaster ""
set_interface_property long_prach_lw_bridge_l1 burstOnBurstBoundariesOnly false
set_interface_property long_prach_lw_bridge_l1 burstcountUnits WORDS
set_interface_property long_prach_lw_bridge_l1 explicitAddressSpan 0
set_interface_property long_prach_lw_bridge_l1 holdTime 0
set_interface_property long_prach_lw_bridge_l1 linewrapBursts false
set_interface_property long_prach_lw_bridge_l1 maximumPendingReadTransactions 1
set_interface_property long_prach_lw_bridge_l1 maximumPendingWriteTransactions 0
set_interface_property long_prach_lw_bridge_l1 minimumResponseLatency 1
set_interface_property long_prach_lw_bridge_l1 readLatency 0
set_interface_property long_prach_lw_bridge_l1 readWaitTime 1
set_interface_property long_prach_lw_bridge_l1 setupTime 0
set_interface_property long_prach_lw_bridge_l1 timingUnits Cycles
set_interface_property long_prach_lw_bridge_l1 transparentBridge false
set_interface_property long_prach_lw_bridge_l1 waitrequestAllowance 0
set_interface_property long_prach_lw_bridge_l1 writeWaitTime 0
set_interface_property long_prach_lw_bridge_l1 dfhFeatureGuid 0
set_interface_property long_prach_lw_bridge_l1 dfhGroupId 0
set_interface_property long_prach_lw_bridge_l1 dfhParameterId ""
set_interface_property long_prach_lw_bridge_l1 dfhParameterName ""
set_interface_property long_prach_lw_bridge_l1 dfhParameterVersion ""
set_interface_property long_prach_lw_bridge_l1 dfhParameterData ""
set_interface_property long_prach_lw_bridge_l1 dfhParameterDataLength ""
set_interface_property long_prach_lw_bridge_l1 dfhFeatureMajorVersion 0
set_interface_property long_prach_lw_bridge_l1 dfhFeatureMinorVersion 0
set_interface_property long_prach_lw_bridge_l1 dfhFeatureId 35
set_interface_property long_prach_lw_bridge_l1 dfhFeatureType 3
set_interface_property long_prach_lw_bridge_l1 ENABLED true
set_interface_property long_prach_lw_bridge_l1 EXPORT_OF ""
set_interface_property long_prach_lw_bridge_l1 PORT_NAME_MAP ""
set_interface_property long_prach_lw_bridge_l1 CMSIS_SVD_VARIABLES ""
set_interface_property long_prach_lw_bridge_l1 SVD_ADDRESS_GROUP ""
set_interface_property long_prach_lw_bridge_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property long_prach_lw_bridge_l1 SV_INTERFACE_TYPE ""
set_interface_property long_prach_lw_bridge_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_address_l1 address Input 4
add_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_write_l1 write Input 1
add_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_readdata_l1 readdata Output 32
add_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_writedata_l1 writedata Input 32
add_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_waitrequest_l1 waitrequest Output 1
add_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_readdatavalid_l1 readdatavalid Output 1
add_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_read_l1 read Input 1
set_interface_assignment long_prach_lw_bridge_l1 embeddedsw.configuration.isFlash 0
set_interface_assignment long_prach_lw_bridge_l1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment long_prach_lw_bridge_l1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment long_prach_lw_bridge_l1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point short_prach_lw_bridge_l2
# 
add_interface short_prach_lw_bridge_l2 avalon end
set_interface_property short_prach_lw_bridge_l2 addressGroup 0
set_interface_property short_prach_lw_bridge_l2 addressUnits WORDS
set_interface_property short_prach_lw_bridge_l2 associatedClock clock_csr
set_interface_property short_prach_lw_bridge_l2 associatedReset reset_csr_n
set_interface_property short_prach_lw_bridge_l2 bitsPerSymbol 8
set_interface_property short_prach_lw_bridge_l2 bridgedAddressOffset ""
set_interface_property short_prach_lw_bridge_l2 bridgesToMaster ""
set_interface_property short_prach_lw_bridge_l2 burstOnBurstBoundariesOnly false
set_interface_property short_prach_lw_bridge_l2 burstcountUnits WORDS
set_interface_property short_prach_lw_bridge_l2 explicitAddressSpan 0
set_interface_property short_prach_lw_bridge_l2 holdTime 0
set_interface_property short_prach_lw_bridge_l2 linewrapBursts false
set_interface_property short_prach_lw_bridge_l2 maximumPendingReadTransactions 1
set_interface_property short_prach_lw_bridge_l2 maximumPendingWriteTransactions 0
set_interface_property short_prach_lw_bridge_l2 minimumResponseLatency 1
set_interface_property short_prach_lw_bridge_l2 readLatency 0
set_interface_property short_prach_lw_bridge_l2 readWaitTime 1
set_interface_property short_prach_lw_bridge_l2 setupTime 0
set_interface_property short_prach_lw_bridge_l2 timingUnits Cycles
set_interface_property short_prach_lw_bridge_l2 transparentBridge false
set_interface_property short_prach_lw_bridge_l2 waitrequestAllowance 0
set_interface_property short_prach_lw_bridge_l2 writeWaitTime 0
set_interface_property short_prach_lw_bridge_l2 dfhFeatureGuid 0
set_interface_property short_prach_lw_bridge_l2 dfhGroupId 0
set_interface_property short_prach_lw_bridge_l2 dfhParameterId ""
set_interface_property short_prach_lw_bridge_l2 dfhParameterName ""
set_interface_property short_prach_lw_bridge_l2 dfhParameterVersion ""
set_interface_property short_prach_lw_bridge_l2 dfhParameterData ""
set_interface_property short_prach_lw_bridge_l2 dfhParameterDataLength ""
set_interface_property short_prach_lw_bridge_l2 dfhFeatureMajorVersion 0
set_interface_property short_prach_lw_bridge_l2 dfhFeatureMinorVersion 0
set_interface_property short_prach_lw_bridge_l2 dfhFeatureId 35
set_interface_property short_prach_lw_bridge_l2 dfhFeatureType 3
set_interface_property short_prach_lw_bridge_l2 ENABLED true
set_interface_property short_prach_lw_bridge_l2 EXPORT_OF ""
set_interface_property short_prach_lw_bridge_l2 PORT_NAME_MAP ""
set_interface_property short_prach_lw_bridge_l2 CMSIS_SVD_VARIABLES ""
set_interface_property short_prach_lw_bridge_l2 SVD_ADDRESS_GROUP ""
set_interface_property short_prach_lw_bridge_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property short_prach_lw_bridge_l2 SV_INTERFACE_TYPE ""
set_interface_property short_prach_lw_bridge_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port short_prach_lw_bridge_l2 short_prach2_busIn_writedata writedata Input 32
add_interface_port short_prach_lw_bridge_l2 short_prach2_busIn_address address Input 10
add_interface_port short_prach_lw_bridge_l2 short_prach2_busIn_write write Input 1
add_interface_port short_prach_lw_bridge_l2 short_prach2_busIn_read read Input 1
add_interface_port short_prach_lw_bridge_l2 short_prach2_busOut_readdatavalid readdatavalid Output 1
add_interface_port short_prach_lw_bridge_l2 short_prach2_busOut_readdata readdata Output 32
add_interface_port short_prach_lw_bridge_l2 short_prach2_busOut_waitrequest waitrequest Output 1
set_interface_assignment short_prach_lw_bridge_l2 embeddedsw.configuration.isFlash 0
set_interface_assignment short_prach_lw_bridge_l2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment short_prach_lw_bridge_l2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment short_prach_lw_bridge_l2 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point short_prach_lw_bridge_l1
# 
add_interface short_prach_lw_bridge_l1 avalon end
set_interface_property short_prach_lw_bridge_l1 addressGroup 0
set_interface_property short_prach_lw_bridge_l1 addressUnits WORDS
set_interface_property short_prach_lw_bridge_l1 associatedClock clock_csr
set_interface_property short_prach_lw_bridge_l1 associatedReset reset_csr_n
set_interface_property short_prach_lw_bridge_l1 bitsPerSymbol 8
set_interface_property short_prach_lw_bridge_l1 bridgedAddressOffset ""
set_interface_property short_prach_lw_bridge_l1 bridgesToMaster ""
set_interface_property short_prach_lw_bridge_l1 burstOnBurstBoundariesOnly false
set_interface_property short_prach_lw_bridge_l1 burstcountUnits WORDS
set_interface_property short_prach_lw_bridge_l1 explicitAddressSpan 0
set_interface_property short_prach_lw_bridge_l1 holdTime 0
set_interface_property short_prach_lw_bridge_l1 linewrapBursts false
set_interface_property short_prach_lw_bridge_l1 maximumPendingReadTransactions 1
set_interface_property short_prach_lw_bridge_l1 maximumPendingWriteTransactions 0
set_interface_property short_prach_lw_bridge_l1 minimumResponseLatency 1
set_interface_property short_prach_lw_bridge_l1 readLatency 0
set_interface_property short_prach_lw_bridge_l1 readWaitTime 1
set_interface_property short_prach_lw_bridge_l1 setupTime 0
set_interface_property short_prach_lw_bridge_l1 timingUnits Cycles
set_interface_property short_prach_lw_bridge_l1 transparentBridge false
set_interface_property short_prach_lw_bridge_l1 waitrequestAllowance 0
set_interface_property short_prach_lw_bridge_l1 writeWaitTime 0
set_interface_property short_prach_lw_bridge_l1 dfhFeatureGuid 0
set_interface_property short_prach_lw_bridge_l1 dfhGroupId 0
set_interface_property short_prach_lw_bridge_l1 dfhParameterId ""
set_interface_property short_prach_lw_bridge_l1 dfhParameterName ""
set_interface_property short_prach_lw_bridge_l1 dfhParameterVersion ""
set_interface_property short_prach_lw_bridge_l1 dfhParameterData ""
set_interface_property short_prach_lw_bridge_l1 dfhParameterDataLength ""
set_interface_property short_prach_lw_bridge_l1 dfhFeatureMajorVersion 0
set_interface_property short_prach_lw_bridge_l1 dfhFeatureMinorVersion 0
set_interface_property short_prach_lw_bridge_l1 dfhFeatureId 35
set_interface_property short_prach_lw_bridge_l1 dfhFeatureType 3
set_interface_property short_prach_lw_bridge_l1 ENABLED true
set_interface_property short_prach_lw_bridge_l1 EXPORT_OF ""
set_interface_property short_prach_lw_bridge_l1 PORT_NAME_MAP ""
set_interface_property short_prach_lw_bridge_l1 CMSIS_SVD_VARIABLES ""
set_interface_property short_prach_lw_bridge_l1 SVD_ADDRESS_GROUP ""
set_interface_property short_prach_lw_bridge_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property short_prach_lw_bridge_l1 SV_INTERFACE_TYPE ""
set_interface_property short_prach_lw_bridge_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port short_prach_lw_bridge_l1 short_prach1_busIn_writedata writedata Input 32
add_interface_port short_prach_lw_bridge_l1 short_prach1_busIn_address address Input 10
add_interface_port short_prach_lw_bridge_l1 short_prach1_busIn_write write Input 1
add_interface_port short_prach_lw_bridge_l1 short_prach1_busIn_read read Input 1
add_interface_port short_prach_lw_bridge_l1 short_prach1_busOut_readdatavalid readdatavalid Output 1
add_interface_port short_prach_lw_bridge_l1 short_prach1_busOut_readdata readdata Output 32
add_interface_port short_prach_lw_bridge_l1 short_prach1_busOut_waitrequest waitrequest Output 1
set_interface_assignment short_prach_lw_bridge_l1 embeddedsw.configuration.isFlash 0
set_interface_assignment short_prach_lw_bridge_l1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment short_prach_lw_bridge_l1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment short_prach_lw_bridge_l1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_dsp
# 
add_interface clock_dsp clock end
set_interface_property clock_dsp ENABLED true
set_interface_property clock_dsp EXPORT_OF ""
set_interface_property clock_dsp PORT_NAME_MAP ""
set_interface_property clock_dsp CMSIS_SVD_VARIABLES ""
set_interface_property clock_dsp SVD_ADDRESS_GROUP ""
set_interface_property clock_dsp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_dsp SV_INTERFACE_TYPE ""
set_interface_property clock_dsp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_dsp clk_dsp clk Input 1


# 
# connection point clock_csr
# 
add_interface clock_csr clock end
set_interface_property clock_csr ENABLED true
set_interface_property clock_csr EXPORT_OF ""
set_interface_property clock_csr PORT_NAME_MAP ""
set_interface_property clock_csr CMSIS_SVD_VARIABLES ""
set_interface_property clock_csr SVD_ADDRESS_GROUP ""
set_interface_property clock_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_csr SV_INTERFACE_TYPE ""
set_interface_property clock_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_csr clk_csr clk Input 1


# 
# connection point clock_eth_xran_dl
# 
add_interface clock_eth_xran_dl clock end
set_interface_property clock_eth_xran_dl ENABLED true
set_interface_property clock_eth_xran_dl EXPORT_OF ""
set_interface_property clock_eth_xran_dl PORT_NAME_MAP ""
set_interface_property clock_eth_xran_dl CMSIS_SVD_VARIABLES ""
set_interface_property clock_eth_xran_dl SVD_ADDRESS_GROUP ""
set_interface_property clock_eth_xran_dl IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_eth_xran_dl SV_INTERFACE_TYPE ""
set_interface_property clock_eth_xran_dl SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_eth_xran_dl clk_eth_xran_dl clk Input 1


# 
# connection point clock_eth_xran_ul
# 
add_interface clock_eth_xran_ul clock end
set_interface_property clock_eth_xran_ul ENABLED true
set_interface_property clock_eth_xran_ul EXPORT_OF ""
set_interface_property clock_eth_xran_ul PORT_NAME_MAP ""
set_interface_property clock_eth_xran_ul CMSIS_SVD_VARIABLES ""
set_interface_property clock_eth_xran_ul SVD_ADDRESS_GROUP ""
set_interface_property clock_eth_xran_ul IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_eth_xran_ul SV_INTERFACE_TYPE ""
set_interface_property clock_eth_xran_ul SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_eth_xran_ul clk_eth_xran_ul clk Input 1


# 
# connection point reset_dsp_n
# 
add_interface reset_dsp_n reset end
set_interface_property reset_dsp_n associatedClock clock_dsp
set_interface_property reset_dsp_n synchronousEdges DEASSERT
set_interface_property reset_dsp_n ENABLED true
set_interface_property reset_dsp_n EXPORT_OF ""
set_interface_property reset_dsp_n PORT_NAME_MAP ""
set_interface_property reset_dsp_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_dsp_n SVD_ADDRESS_GROUP ""
set_interface_property reset_dsp_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_dsp_n SV_INTERFACE_TYPE ""
set_interface_property reset_dsp_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_dsp_n rst_dsp_n reset_n Input 1


# 
# connection point reset_csr_n
# 
add_interface reset_csr_n reset end
set_interface_property reset_csr_n associatedClock clock_csr
set_interface_property reset_csr_n synchronousEdges DEASSERT
set_interface_property reset_csr_n ENABLED true
set_interface_property reset_csr_n EXPORT_OF ""
set_interface_property reset_csr_n PORT_NAME_MAP ""
set_interface_property reset_csr_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_csr_n SVD_ADDRESS_GROUP ""
set_interface_property reset_csr_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_csr_n SV_INTERFACE_TYPE ""
set_interface_property reset_csr_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_csr_n rst_csr_n reset_n Input 1


# 
# connection point reset_eth_xran_dl_n
# 
add_interface reset_eth_xran_dl_n reset end
set_interface_property reset_eth_xran_dl_n associatedClock clock_eth_xran_dl
set_interface_property reset_eth_xran_dl_n synchronousEdges DEASSERT
set_interface_property reset_eth_xran_dl_n ENABLED true
set_interface_property reset_eth_xran_dl_n EXPORT_OF ""
set_interface_property reset_eth_xran_dl_n PORT_NAME_MAP ""
set_interface_property reset_eth_xran_dl_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_eth_xran_dl_n SVD_ADDRESS_GROUP ""
set_interface_property reset_eth_xran_dl_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_eth_xran_dl_n SV_INTERFACE_TYPE ""
set_interface_property reset_eth_xran_dl_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_eth_xran_dl_n rst_eth_xran_n_dl reset_n Input 1


# 
# connection point reset_eth_xran_ul_n
# 
add_interface reset_eth_xran_ul_n reset end
set_interface_property reset_eth_xran_ul_n associatedClock clock_eth_xran_ul
set_interface_property reset_eth_xran_ul_n synchronousEdges DEASSERT
set_interface_property reset_eth_xran_ul_n ENABLED true
set_interface_property reset_eth_xran_ul_n EXPORT_OF ""
set_interface_property reset_eth_xran_ul_n PORT_NAME_MAP ""
set_interface_property reset_eth_xran_ul_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_eth_xran_ul_n SVD_ADDRESS_GROUP ""
set_interface_property reset_eth_xran_ul_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_eth_xran_ul_n SV_INTERFACE_TYPE ""
set_interface_property reset_eth_xran_ul_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_eth_xran_ul_n rst_eth_xran_n_ul reset_n Input 1


# 
# connection point xran_demapper_source
# 
add_interface xran_demapper_source avalon_streaming end
set_interface_property xran_demapper_source associatedClock clock_eth_xran_dl
set_interface_property xran_demapper_source associatedReset reset_eth_xran_dl_n
set_interface_property xran_demapper_source dataBitsPerSymbol 8
set_interface_property xran_demapper_source errorDescriptor ""
set_interface_property xran_demapper_source firstSymbolInHighOrderBits true
set_interface_property xran_demapper_source maxChannel 0
set_interface_property xran_demapper_source readyAllowance 0
set_interface_property xran_demapper_source readyLatency 0
set_interface_property xran_demapper_source ENABLED true
set_interface_property xran_demapper_source EXPORT_OF ""
set_interface_property xran_demapper_source PORT_NAME_MAP ""
set_interface_property xran_demapper_source CMSIS_SVD_VARIABLES ""
set_interface_property xran_demapper_source SVD_ADDRESS_GROUP ""
set_interface_property xran_demapper_source IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property xran_demapper_source SV_INTERFACE_TYPE ""
set_interface_property xran_demapper_source SV_INTERFACE_MODPORT_TYPE ""

add_interface_port xran_demapper_source xran_demapper_source_valid valid Input 1
add_interface_port xran_demapper_source xran_demapper_source_data data Input "((XRAN_ETH_DATAWIDTH - 1)) - (0) + 1"
add_interface_port xran_demapper_source xran_demapper_source_endofpacket endofpacket Input 1
add_interface_port xran_demapper_source xran_demapper_source_startofpacket startofpacket Input 1
add_interface_port xran_demapper_source xran_demapper_source_ready ready Output 1
add_interface_port xran_demapper_source xran_demapper_source_channel channel Input 16


# 
# connection point ifft_source_l1
# 
add_interface ifft_source_l1 avalon_streaming start
set_interface_property ifft_source_l1 associatedClock clock_dsp
set_interface_property ifft_source_l1 associatedReset reset_dsp_n
set_interface_property ifft_source_l1 dataBitsPerSymbol 8
set_interface_property ifft_source_l1 errorDescriptor ""
set_interface_property ifft_source_l1 firstSymbolInHighOrderBits true
set_interface_property ifft_source_l1 maxChannel 0
set_interface_property ifft_source_l1 readyAllowance 0
set_interface_property ifft_source_l1 readyLatency 0
set_interface_property ifft_source_l1 ENABLED true
set_interface_property ifft_source_l1 EXPORT_OF ""
set_interface_property ifft_source_l1 PORT_NAME_MAP ""
set_interface_property ifft_source_l1 CMSIS_SVD_VARIABLES ""
set_interface_property ifft_source_l1 SVD_ADDRESS_GROUP ""
set_interface_property ifft_source_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ifft_source_l1 SV_INTERFACE_TYPE ""
set_interface_property ifft_source_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ifft_source_l1 ifft_source_valid1 valid Output 1
add_interface_port ifft_source_l1 ifft_source_data1 data Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ifft_source_l1 ifft_source_channel1 channel Output 8


# 
# connection point ifft_source_l2
# 
add_interface ifft_source_l2 avalon_streaming start
set_interface_property ifft_source_l2 associatedClock clock_dsp
set_interface_property ifft_source_l2 associatedReset reset_dsp_n
set_interface_property ifft_source_l2 dataBitsPerSymbol 8
set_interface_property ifft_source_l2 errorDescriptor ""
set_interface_property ifft_source_l2 firstSymbolInHighOrderBits true
set_interface_property ifft_source_l2 maxChannel 0
set_interface_property ifft_source_l2 readyAllowance 0
set_interface_property ifft_source_l2 readyLatency 0
set_interface_property ifft_source_l2 ENABLED true
set_interface_property ifft_source_l2 EXPORT_OF ""
set_interface_property ifft_source_l2 PORT_NAME_MAP ""
set_interface_property ifft_source_l2 CMSIS_SVD_VARIABLES ""
set_interface_property ifft_source_l2 SVD_ADDRESS_GROUP ""
set_interface_property ifft_source_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ifft_source_l2 SV_INTERFACE_TYPE ""
set_interface_property ifft_source_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ifft_source_l2 ifft_source_valid2 valid Output 1
add_interface_port ifft_source_l2 ifft_source_data2 data Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ifft_source_l2 ifft_source_channel2 channel Output 8


# 
# connection point coupling_pusch_avst_sink_l1
# 
add_interface coupling_pusch_avst_sink_l1 avalon_streaming start
set_interface_property coupling_pusch_avst_sink_l1 associatedClock clock_dsp
set_interface_property coupling_pusch_avst_sink_l1 associatedReset reset_dsp_n
set_interface_property coupling_pusch_avst_sink_l1 dataBitsPerSymbol 8
set_interface_property coupling_pusch_avst_sink_l1 errorDescriptor ""
set_interface_property coupling_pusch_avst_sink_l1 firstSymbolInHighOrderBits true
set_interface_property coupling_pusch_avst_sink_l1 maxChannel 0
set_interface_property coupling_pusch_avst_sink_l1 readyAllowance 0
set_interface_property coupling_pusch_avst_sink_l1 readyLatency 0
set_interface_property coupling_pusch_avst_sink_l1 ENABLED true
set_interface_property coupling_pusch_avst_sink_l1 EXPORT_OF ""
set_interface_property coupling_pusch_avst_sink_l1 PORT_NAME_MAP ""
set_interface_property coupling_pusch_avst_sink_l1 CMSIS_SVD_VARIABLES ""
set_interface_property coupling_pusch_avst_sink_l1 SVD_ADDRESS_GROUP ""
set_interface_property coupling_pusch_avst_sink_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_pusch_avst_sink_l1 SV_INTERFACE_TYPE ""
set_interface_property coupling_pusch_avst_sink_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_pusch_avst_sink_l1 coupling_pusch_avst_sink_valid_l1 valid Output 1
add_interface_port coupling_pusch_avst_sink_l1 coupling_pusch_avst_sink_data_l1 data Output 32
add_interface_port coupling_pusch_avst_sink_l1 coupling_pusch_avst_sink_channel_l1 channel Output 16
add_interface_port coupling_pusch_avst_sink_l1 coupling_pusch_avst_sink_sop_l1 startofpacket Output 1
add_interface_port coupling_pusch_avst_sink_l1 coupling_pusch_avst_sink_eop_l1 endofpacket Output 1


# 
# connection point coupling_pusch_avst_sink_l2
# 
add_interface coupling_pusch_avst_sink_l2 avalon_streaming start
set_interface_property coupling_pusch_avst_sink_l2 associatedClock clock_dsp
set_interface_property coupling_pusch_avst_sink_l2 associatedReset reset_dsp_n
set_interface_property coupling_pusch_avst_sink_l2 dataBitsPerSymbol 8
set_interface_property coupling_pusch_avst_sink_l2 errorDescriptor ""
set_interface_property coupling_pusch_avst_sink_l2 firstSymbolInHighOrderBits true
set_interface_property coupling_pusch_avst_sink_l2 maxChannel 0
set_interface_property coupling_pusch_avst_sink_l2 readyAllowance 0
set_interface_property coupling_pusch_avst_sink_l2 readyLatency 0
set_interface_property coupling_pusch_avst_sink_l2 ENABLED true
set_interface_property coupling_pusch_avst_sink_l2 EXPORT_OF ""
set_interface_property coupling_pusch_avst_sink_l2 PORT_NAME_MAP ""
set_interface_property coupling_pusch_avst_sink_l2 CMSIS_SVD_VARIABLES ""
set_interface_property coupling_pusch_avst_sink_l2 SVD_ADDRESS_GROUP ""
set_interface_property coupling_pusch_avst_sink_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_pusch_avst_sink_l2 SV_INTERFACE_TYPE ""
set_interface_property coupling_pusch_avst_sink_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_pusch_avst_sink_l2 coupling_pusch_avst_sink_valid_l2 valid Output 1
add_interface_port coupling_pusch_avst_sink_l2 coupling_pusch_avst_sink_data_l2 data Output 32
add_interface_port coupling_pusch_avst_sink_l2 coupling_pusch_avst_sink_channel_l2 channel Output 16
add_interface_port coupling_pusch_avst_sink_l2 coupling_pusch_avst_sink_sop_l2 startofpacket Output 1
add_interface_port coupling_pusch_avst_sink_l2 coupling_pusch_avst_sink_eop_l2 endofpacket Output 1


# 
# connection point coupling_prach_avst_sink_l1
# 
add_interface coupling_prach_avst_sink_l1 avalon_streaming start
set_interface_property coupling_prach_avst_sink_l1 associatedClock clock_dsp
set_interface_property coupling_prach_avst_sink_l1 associatedReset reset_dsp_n
set_interface_property coupling_prach_avst_sink_l1 dataBitsPerSymbol 8
set_interface_property coupling_prach_avst_sink_l1 errorDescriptor ""
set_interface_property coupling_prach_avst_sink_l1 firstSymbolInHighOrderBits true
set_interface_property coupling_prach_avst_sink_l1 maxChannel 0
set_interface_property coupling_prach_avst_sink_l1 readyAllowance 0
set_interface_property coupling_prach_avst_sink_l1 readyLatency 0
set_interface_property coupling_prach_avst_sink_l1 ENABLED true
set_interface_property coupling_prach_avst_sink_l1 EXPORT_OF ""
set_interface_property coupling_prach_avst_sink_l1 PORT_NAME_MAP ""
set_interface_property coupling_prach_avst_sink_l1 CMSIS_SVD_VARIABLES ""
set_interface_property coupling_prach_avst_sink_l1 SVD_ADDRESS_GROUP ""
set_interface_property coupling_prach_avst_sink_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_prach_avst_sink_l1 SV_INTERFACE_TYPE ""
set_interface_property coupling_prach_avst_sink_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_prach_avst_sink_l1 coupling_prach_avst_sink_valid_l1 valid Output 1
add_interface_port coupling_prach_avst_sink_l1 coupling_prach_avst_sink_data_l1 data Output 32
add_interface_port coupling_prach_avst_sink_l1 coupling_prach_avst_sink_channel_l1 channel Output 16
add_interface_port coupling_prach_avst_sink_l1 coupling_prach_avst_sink_sop_l1 startofpacket Output 1
add_interface_port coupling_prach_avst_sink_l1 coupling_prach_avst_sink_eop_l1 endofpacket Output 1


# 
# connection point coupling_prach_avst_sink_l2
# 
add_interface coupling_prach_avst_sink_l2 avalon_streaming start
set_interface_property coupling_prach_avst_sink_l2 associatedClock clock_dsp
set_interface_property coupling_prach_avst_sink_l2 associatedReset reset_dsp_n
set_interface_property coupling_prach_avst_sink_l2 dataBitsPerSymbol 8
set_interface_property coupling_prach_avst_sink_l2 errorDescriptor ""
set_interface_property coupling_prach_avst_sink_l2 firstSymbolInHighOrderBits true
set_interface_property coupling_prach_avst_sink_l2 maxChannel 0
set_interface_property coupling_prach_avst_sink_l2 readyAllowance 0
set_interface_property coupling_prach_avst_sink_l2 readyLatency 0
set_interface_property coupling_prach_avst_sink_l2 ENABLED true
set_interface_property coupling_prach_avst_sink_l2 EXPORT_OF ""
set_interface_property coupling_prach_avst_sink_l2 PORT_NAME_MAP ""
set_interface_property coupling_prach_avst_sink_l2 CMSIS_SVD_VARIABLES ""
set_interface_property coupling_prach_avst_sink_l2 SVD_ADDRESS_GROUP ""
set_interface_property coupling_prach_avst_sink_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_prach_avst_sink_l2 SV_INTERFACE_TYPE ""
set_interface_property coupling_prach_avst_sink_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_prach_avst_sink_l2 coupling_prach_avst_sink_valid_l2 valid Output 1
add_interface_port coupling_prach_avst_sink_l2 coupling_prach_avst_sink_data_l2 data Output 32
add_interface_port coupling_prach_avst_sink_l2 coupling_prach_avst_sink_channel_l2 channel Output 16
add_interface_port coupling_prach_avst_sink_l2 coupling_prach_avst_sink_sop_l2 startofpacket Output 1
add_interface_port coupling_prach_avst_sink_l2 coupling_prach_avst_sink_eop_l2 endofpacket Output 1


# 
# connection point xran_demapper_cplane_source
# 
add_interface xran_demapper_cplane_source avalon_streaming end
set_interface_property xran_demapper_cplane_source associatedClock clock_eth_xran_dl
set_interface_property xran_demapper_cplane_source associatedReset reset_eth_xran_dl_n
set_interface_property xran_demapper_cplane_source dataBitsPerSymbol 8
set_interface_property xran_demapper_cplane_source errorDescriptor ""
set_interface_property xran_demapper_cplane_source firstSymbolInHighOrderBits true
set_interface_property xran_demapper_cplane_source maxChannel 0
set_interface_property xran_demapper_cplane_source readyAllowance 0
set_interface_property xran_demapper_cplane_source readyLatency 0
set_interface_property xran_demapper_cplane_source ENABLED true
set_interface_property xran_demapper_cplane_source EXPORT_OF ""
set_interface_property xran_demapper_cplane_source PORT_NAME_MAP ""
set_interface_property xran_demapper_cplane_source CMSIS_SVD_VARIABLES ""
set_interface_property xran_demapper_cplane_source SVD_ADDRESS_GROUP ""
set_interface_property xran_demapper_cplane_source IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property xran_demapper_cplane_source SV_INTERFACE_TYPE ""
set_interface_property xran_demapper_cplane_source SV_INTERFACE_MODPORT_TYPE ""

add_interface_port xran_demapper_cplane_source xran_demapper_cplane_valid valid Input 1
add_interface_port xran_demapper_cplane_source xran_demapper_cplane_startofpacket startofpacket Input 1
add_interface_port xran_demapper_cplane_source xran_demapper_cplane_endofpacket endofpacket Input 1


# 
# connection point pb_avst_sink
# 
add_interface pb_avst_sink avalon_streaming end
set_interface_property pb_avst_sink associatedClock clock_dsp
set_interface_property pb_avst_sink associatedReset reset_dsp_n
set_interface_property pb_avst_sink dataBitsPerSymbol 8
set_interface_property pb_avst_sink errorDescriptor ""
set_interface_property pb_avst_sink firstSymbolInHighOrderBits true
set_interface_property pb_avst_sink maxChannel 0
set_interface_property pb_avst_sink readyAllowance 0
set_interface_property pb_avst_sink readyLatency 0
set_interface_property pb_avst_sink ENABLED true
set_interface_property pb_avst_sink EXPORT_OF ""
set_interface_property pb_avst_sink PORT_NAME_MAP ""
set_interface_property pb_avst_sink CMSIS_SVD_VARIABLES ""
set_interface_property pb_avst_sink SVD_ADDRESS_GROUP ""
set_interface_property pb_avst_sink IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pb_avst_sink SV_INTERFACE_TYPE ""
set_interface_property pb_avst_sink SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pb_avst_sink pb_avst_sink_valid valid Input 1
add_interface_port pb_avst_sink pb_avst_sink_data data Input 64
add_interface_port pb_avst_sink pb_avst_sink_ready ready Output 1


# 
# connection point bw_confg_cc1
# 
add_interface bw_confg_cc1 conduit end
set_interface_property bw_confg_cc1 associatedClock ""
set_interface_property bw_confg_cc1 associatedReset ""
set_interface_property bw_confg_cc1 ENABLED true
set_interface_property bw_confg_cc1 EXPORT_OF ""
set_interface_property bw_confg_cc1 PORT_NAME_MAP ""
set_interface_property bw_confg_cc1 CMSIS_SVD_VARIABLES ""
set_interface_property bw_confg_cc1 SVD_ADDRESS_GROUP ""
set_interface_property bw_confg_cc1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property bw_confg_cc1 SV_INTERFACE_TYPE ""
set_interface_property bw_confg_cc1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port bw_confg_cc1 bw_config_cc1 bw_config_cc1 Output 8


# 
# connection point bw_confg_cc2
# 
add_interface bw_confg_cc2 conduit end
set_interface_property bw_confg_cc2 associatedClock ""
set_interface_property bw_confg_cc2 associatedReset ""
set_interface_property bw_confg_cc2 ENABLED true
set_interface_property bw_confg_cc2 EXPORT_OF ""
set_interface_property bw_confg_cc2 PORT_NAME_MAP ""
set_interface_property bw_confg_cc2 CMSIS_SVD_VARIABLES ""
set_interface_property bw_confg_cc2 SVD_ADDRESS_GROUP ""
set_interface_property bw_confg_cc2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property bw_confg_cc2 SV_INTERFACE_TYPE ""
set_interface_property bw_confg_cc2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port bw_confg_cc2 bw_config_cc2 bw_config_cc2 Output 8


# 
# connection point radio_config_status
# 
add_interface radio_config_status conduit end
set_interface_property radio_config_status associatedClock ""
set_interface_property radio_config_status associatedReset ""
set_interface_property radio_config_status ENABLED true
set_interface_property radio_config_status EXPORT_OF ""
set_interface_property radio_config_status PORT_NAME_MAP ""
set_interface_property radio_config_status CMSIS_SVD_VARIABLES ""
set_interface_property radio_config_status SVD_ADDRESS_GROUP ""
set_interface_property radio_config_status IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property radio_config_status SV_INTERFACE_TYPE ""
set_interface_property radio_config_status SV_INTERFACE_MODPORT_TYPE ""

add_interface_port radio_config_status radio_config_status radio_config_status Output 56


# 
# connection point short_long_prach_select
# 
add_interface short_long_prach_select conduit end
set_interface_property short_long_prach_select associatedClock ""
set_interface_property short_long_prach_select associatedReset ""
set_interface_property short_long_prach_select ENABLED true
set_interface_property short_long_prach_select EXPORT_OF ""
set_interface_property short_long_prach_select PORT_NAME_MAP ""
set_interface_property short_long_prach_select CMSIS_SVD_VARIABLES ""
set_interface_property short_long_prach_select SVD_ADDRESS_GROUP ""
set_interface_property short_long_prach_select IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property short_long_prach_select SV_INTERFACE_TYPE ""
set_interface_property short_long_prach_select SV_INTERFACE_MODPORT_TYPE ""

add_interface_port short_long_prach_select short_long_prach_select data Output 1


# 
# connection point rx_rtc_id
# 
add_interface rx_rtc_id conduit end
set_interface_property rx_rtc_id associatedClock ""
set_interface_property rx_rtc_id associatedReset ""
set_interface_property rx_rtc_id ENABLED true
set_interface_property rx_rtc_id EXPORT_OF ""
set_interface_property rx_rtc_id PORT_NAME_MAP ""
set_interface_property rx_rtc_id CMSIS_SVD_VARIABLES ""
set_interface_property rx_rtc_id SVD_ADDRESS_GROUP ""
set_interface_property rx_rtc_id IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rx_rtc_id SV_INTERFACE_TYPE ""
set_interface_property rx_rtc_id SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rx_rtc_id rx_rtc_id rx_rtc_id Input 16


# 
# connection point rx_u_axc_id
# 
add_interface rx_u_axc_id conduit end
set_interface_property rx_u_axc_id associatedClock ""
set_interface_property rx_u_axc_id associatedReset ""
set_interface_property rx_u_axc_id ENABLED true
set_interface_property rx_u_axc_id EXPORT_OF ""
set_interface_property rx_u_axc_id PORT_NAME_MAP ""
set_interface_property rx_u_axc_id CMSIS_SVD_VARIABLES ""
set_interface_property rx_u_axc_id SVD_ADDRESS_GROUP ""
set_interface_property rx_u_axc_id IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rx_u_axc_id SV_INTERFACE_TYPE ""
set_interface_property rx_u_axc_id SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rx_u_axc_id rx_u_axc_id rx_u_axc_id Input 16


# 
# connection point rx_rtc_id_dl
# 
add_interface rx_rtc_id_dl conduit end
set_interface_property rx_rtc_id_dl associatedClock ""
set_interface_property rx_rtc_id_dl associatedReset ""
set_interface_property rx_rtc_id_dl ENABLED true
set_interface_property rx_rtc_id_dl EXPORT_OF ""
set_interface_property rx_rtc_id_dl PORT_NAME_MAP ""
set_interface_property rx_rtc_id_dl CMSIS_SVD_VARIABLES ""
set_interface_property rx_rtc_id_dl SVD_ADDRESS_GROUP ""
set_interface_property rx_rtc_id_dl IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rx_rtc_id_dl SV_INTERFACE_TYPE ""
set_interface_property rx_rtc_id_dl SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rx_rtc_id_dl rx_rtc_id_dl rx_rtc_id_dl Input 16


# 
# connection point lphy_ss_ul_sink_l1
# 
add_interface lphy_ss_ul_sink_l1 avalon_streaming end
set_interface_property lphy_ss_ul_sink_l1 associatedClock clock_dsp
set_interface_property lphy_ss_ul_sink_l1 associatedReset reset_dsp_n
set_interface_property lphy_ss_ul_sink_l1 dataBitsPerSymbol 8
set_interface_property lphy_ss_ul_sink_l1 errorDescriptor ""
set_interface_property lphy_ss_ul_sink_l1 firstSymbolInHighOrderBits true
set_interface_property lphy_ss_ul_sink_l1 maxChannel 0
set_interface_property lphy_ss_ul_sink_l1 readyAllowance 0
set_interface_property lphy_ss_ul_sink_l1 readyLatency 0
set_interface_property lphy_ss_ul_sink_l1 ENABLED true
set_interface_property lphy_ss_ul_sink_l1 EXPORT_OF ""
set_interface_property lphy_ss_ul_sink_l1 PORT_NAME_MAP ""
set_interface_property lphy_ss_ul_sink_l1 CMSIS_SVD_VARIABLES ""
set_interface_property lphy_ss_ul_sink_l1 SVD_ADDRESS_GROUP ""
set_interface_property lphy_ss_ul_sink_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property lphy_ss_ul_sink_l1 SV_INTERFACE_TYPE ""
set_interface_property lphy_ss_ul_sink_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port lphy_ss_ul_sink_l1 lphy_ss_ul_sink_valid1 valid Input 1
add_interface_port lphy_ss_ul_sink_l1 lphy_ss_ul_sink_data1 data Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port lphy_ss_ul_sink_l1 lphy_ss_ul_sink_channel1 channel Input 8


# 
# connection point lphy_ss_ul_sink_l2
# 
add_interface lphy_ss_ul_sink_l2 avalon_streaming end
set_interface_property lphy_ss_ul_sink_l2 associatedClock clock_dsp
set_interface_property lphy_ss_ul_sink_l2 associatedReset reset_dsp_n
set_interface_property lphy_ss_ul_sink_l2 dataBitsPerSymbol 8
set_interface_property lphy_ss_ul_sink_l2 errorDescriptor ""
set_interface_property lphy_ss_ul_sink_l2 firstSymbolInHighOrderBits true
set_interface_property lphy_ss_ul_sink_l2 maxChannel 0
set_interface_property lphy_ss_ul_sink_l2 readyAllowance 0
set_interface_property lphy_ss_ul_sink_l2 readyLatency 0
set_interface_property lphy_ss_ul_sink_l2 ENABLED true
set_interface_property lphy_ss_ul_sink_l2 EXPORT_OF ""
set_interface_property lphy_ss_ul_sink_l2 PORT_NAME_MAP ""
set_interface_property lphy_ss_ul_sink_l2 CMSIS_SVD_VARIABLES ""
set_interface_property lphy_ss_ul_sink_l2 SVD_ADDRESS_GROUP ""
set_interface_property lphy_ss_ul_sink_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property lphy_ss_ul_sink_l2 SV_INTERFACE_TYPE ""
set_interface_property lphy_ss_ul_sink_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port lphy_ss_ul_sink_l2 lphy_ss_ul_sink_valid2 valid Input 1
add_interface_port lphy_ss_ul_sink_l2 lphy_ss_ul_sink_data2 data Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port lphy_ss_ul_sink_l2 lphy_ss_ul_sink_channel2 channel Input 8


# 
# connection point rst_soft_n
# 
add_interface rst_soft_n conduit end
set_interface_property rst_soft_n associatedClock ""
set_interface_property rst_soft_n associatedReset ""
set_interface_property rst_soft_n ENABLED true
set_interface_property rst_soft_n EXPORT_OF ""
set_interface_property rst_soft_n PORT_NAME_MAP ""
set_interface_property rst_soft_n CMSIS_SVD_VARIABLES ""
set_interface_property rst_soft_n SVD_ADDRESS_GROUP ""
set_interface_property rst_soft_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rst_soft_n SV_INTERFACE_TYPE ""
set_interface_property rst_soft_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rst_soft_n rst_soft_n rst_soft_n Output 1


# 
# connection point coupling_pusch_timing_ref
# 
add_interface coupling_pusch_timing_ref conduit end
set_interface_property coupling_pusch_timing_ref associatedClock ""
set_interface_property coupling_pusch_timing_ref associatedReset ""
set_interface_property coupling_pusch_timing_ref ENABLED true
set_interface_property coupling_pusch_timing_ref EXPORT_OF ""
set_interface_property coupling_pusch_timing_ref PORT_NAME_MAP ""
set_interface_property coupling_pusch_timing_ref CMSIS_SVD_VARIABLES ""
set_interface_property coupling_pusch_timing_ref SVD_ADDRESS_GROUP ""
set_interface_property coupling_pusch_timing_ref IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_pusch_timing_ref SV_INTERFACE_TYPE ""
set_interface_property coupling_pusch_timing_ref SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_pusch_timing_ref coupling_pusch_timing_ref data Output 32


# 
# connection point coupling_prach_timing_ref
# 
add_interface coupling_prach_timing_ref conduit end
set_interface_property coupling_prach_timing_ref associatedClock ""
set_interface_property coupling_prach_timing_ref associatedReset ""
set_interface_property coupling_prach_timing_ref ENABLED true
set_interface_property coupling_prach_timing_ref EXPORT_OF ""
set_interface_property coupling_prach_timing_ref PORT_NAME_MAP ""
set_interface_property coupling_prach_timing_ref CMSIS_SVD_VARIABLES ""
set_interface_property coupling_prach_timing_ref SVD_ADDRESS_GROUP ""
set_interface_property coupling_prach_timing_ref IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_prach_timing_ref SV_INTERFACE_TYPE ""
set_interface_property coupling_prach_timing_ref SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_prach_timing_ref coupling_prach_timing_ref data Output 32


# 
# connection point oran_rx_cplane_concat
# 
add_interface oran_rx_cplane_concat conduit end
set_interface_property oran_rx_cplane_concat associatedClock ""
set_interface_property oran_rx_cplane_concat associatedReset ""
set_interface_property oran_rx_cplane_concat ENABLED true
set_interface_property oran_rx_cplane_concat EXPORT_OF ""
set_interface_property oran_rx_cplane_concat PORT_NAME_MAP ""
set_interface_property oran_rx_cplane_concat CMSIS_SVD_VARIABLES ""
set_interface_property oran_rx_cplane_concat SVD_ADDRESS_GROUP ""
set_interface_property oran_rx_cplane_concat IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property oran_rx_cplane_concat SV_INTERFACE_TYPE ""
set_interface_property oran_rx_cplane_concat SV_INTERFACE_MODPORT_TYPE ""

add_interface_port oran_rx_cplane_concat oran_rx_cplane_concat data Input 190


# 
# connection point oran_rx_uplane_concat
# 
add_interface oran_rx_uplane_concat conduit end
set_interface_property oran_rx_uplane_concat associatedClock ""
set_interface_property oran_rx_uplane_concat associatedReset ""
set_interface_property oran_rx_uplane_concat ENABLED true
set_interface_property oran_rx_uplane_concat EXPORT_OF ""
set_interface_property oran_rx_uplane_concat PORT_NAME_MAP ""
set_interface_property oran_rx_uplane_concat CMSIS_SVD_VARIABLES ""
set_interface_property oran_rx_uplane_concat SVD_ADDRESS_GROUP ""
set_interface_property oran_rx_uplane_concat IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property oran_rx_uplane_concat SV_INTERFACE_TYPE ""
set_interface_property oran_rx_uplane_concat SV_INTERFACE_MODPORT_TYPE ""

add_interface_port oran_rx_uplane_concat oran_rx_uplane_concat data Input 68


# 
# connection point lphy_avst_selctd_cap_intf
# 
add_interface lphy_avst_selctd_cap_intf avalon_streaming start
set_interface_property lphy_avst_selctd_cap_intf associatedClock clock_dsp
set_interface_property lphy_avst_selctd_cap_intf associatedReset reset_dsp_n
set_interface_property lphy_avst_selctd_cap_intf dataBitsPerSymbol 8
set_interface_property lphy_avst_selctd_cap_intf errorDescriptor ""
set_interface_property lphy_avst_selctd_cap_intf firstSymbolInHighOrderBits true
set_interface_property lphy_avst_selctd_cap_intf maxChannel 0
set_interface_property lphy_avst_selctd_cap_intf readyAllowance 0
set_interface_property lphy_avst_selctd_cap_intf readyLatency 0
set_interface_property lphy_avst_selctd_cap_intf ENABLED true
set_interface_property lphy_avst_selctd_cap_intf EXPORT_OF ""
set_interface_property lphy_avst_selctd_cap_intf PORT_NAME_MAP ""
set_interface_property lphy_avst_selctd_cap_intf CMSIS_SVD_VARIABLES ""
set_interface_property lphy_avst_selctd_cap_intf SVD_ADDRESS_GROUP ""
set_interface_property lphy_avst_selctd_cap_intf IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property lphy_avst_selctd_cap_intf SV_INTERFACE_TYPE ""
set_interface_property lphy_avst_selctd_cap_intf SV_INTERFACE_MODPORT_TYPE ""

add_interface_port lphy_avst_selctd_cap_intf lphy_avst_selctd_cap_intf_valid valid Output 1
add_interface_port lphy_avst_selctd_cap_intf lphy_avst_selctd_cap_intf_data data Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port lphy_avst_selctd_cap_intf lphy_avst_selctd_cap_intf_chan channel Output 3


# 
# connection point ul_start_pulse_latch
# 
add_interface ul_start_pulse_latch conduit end
set_interface_property ul_start_pulse_latch associatedClock ""
set_interface_property ul_start_pulse_latch associatedReset ""
set_interface_property ul_start_pulse_latch ENABLED true
set_interface_property ul_start_pulse_latch EXPORT_OF ""
set_interface_property ul_start_pulse_latch PORT_NAME_MAP ""
set_interface_property ul_start_pulse_latch CMSIS_SVD_VARIABLES ""
set_interface_property ul_start_pulse_latch SVD_ADDRESS_GROUP ""
set_interface_property ul_start_pulse_latch IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ul_start_pulse_latch SV_INTERFACE_TYPE ""
set_interface_property ul_start_pulse_latch SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ul_start_pulse_latch ul_start_pulse_latch data Output 1


# 
# connection point frame_status_counter_reset
# 
add_interface frame_status_counter_reset conduit end
set_interface_property frame_status_counter_reset associatedClock ""
set_interface_property frame_status_counter_reset associatedReset ""
set_interface_property frame_status_counter_reset ENABLED true
set_interface_property frame_status_counter_reset EXPORT_OF ""
set_interface_property frame_status_counter_reset PORT_NAME_MAP ""
set_interface_property frame_status_counter_reset CMSIS_SVD_VARIABLES ""
set_interface_property frame_status_counter_reset SVD_ADDRESS_GROUP ""
set_interface_property frame_status_counter_reset IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property frame_status_counter_reset SV_INTERFACE_TYPE ""
set_interface_property frame_status_counter_reset SV_INTERFACE_MODPORT_TYPE ""

add_interface_port frame_status_counter_reset frame_status_counter_reset data Input 1


# 
# connection point interface_sel
# 
add_interface interface_sel conduit end
set_interface_property interface_sel associatedClock ""
set_interface_property interface_sel associatedReset ""
set_interface_property interface_sel ENABLED true
set_interface_property interface_sel EXPORT_OF ""
set_interface_property interface_sel PORT_NAME_MAP ""
set_interface_property interface_sel CMSIS_SVD_VARIABLES ""
set_interface_property interface_sel SVD_ADDRESS_GROUP ""
set_interface_property interface_sel IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property interface_sel SV_INTERFACE_TYPE ""
set_interface_property interface_sel SV_INTERFACE_MODPORT_TYPE ""

add_interface_port interface_sel interface_sel data Input 32


# 
# connection point dl_input_hfn_pulse
# 
add_interface dl_input_hfn_pulse conduit end
set_interface_property dl_input_hfn_pulse associatedClock ""
set_interface_property dl_input_hfn_pulse associatedReset ""
set_interface_property dl_input_hfn_pulse ENABLED true
set_interface_property dl_input_hfn_pulse EXPORT_OF ""
set_interface_property dl_input_hfn_pulse PORT_NAME_MAP ""
set_interface_property dl_input_hfn_pulse CMSIS_SVD_VARIABLES ""
set_interface_property dl_input_hfn_pulse SVD_ADDRESS_GROUP ""
set_interface_property dl_input_hfn_pulse IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property dl_input_hfn_pulse SV_INTERFACE_TYPE ""
set_interface_property dl_input_hfn_pulse SV_INTERFACE_MODPORT_TYPE ""

add_interface_port dl_input_hfn_pulse dl_input_hfn_pulse data Output 1


# 
# connection point pm_ifft_threash_mm_bridge_l1
# 
add_interface pm_ifft_threash_mm_bridge_l1 avalon end
set_interface_property pm_ifft_threash_mm_bridge_l1 addressGroup 0
set_interface_property pm_ifft_threash_mm_bridge_l1 addressUnits WORDS
set_interface_property pm_ifft_threash_mm_bridge_l1 associatedClock clock_csr
set_interface_property pm_ifft_threash_mm_bridge_l1 associatedReset reset_csr_n
set_interface_property pm_ifft_threash_mm_bridge_l1 bitsPerSymbol 8
set_interface_property pm_ifft_threash_mm_bridge_l1 bridgedAddressOffset ""
set_interface_property pm_ifft_threash_mm_bridge_l1 bridgesToMaster ""
set_interface_property pm_ifft_threash_mm_bridge_l1 burstOnBurstBoundariesOnly false
set_interface_property pm_ifft_threash_mm_bridge_l1 burstcountUnits WORDS
set_interface_property pm_ifft_threash_mm_bridge_l1 explicitAddressSpan 0
set_interface_property pm_ifft_threash_mm_bridge_l1 holdTime 0
set_interface_property pm_ifft_threash_mm_bridge_l1 linewrapBursts false
set_interface_property pm_ifft_threash_mm_bridge_l1 maximumPendingReadTransactions 0
set_interface_property pm_ifft_threash_mm_bridge_l1 maximumPendingWriteTransactions 0
set_interface_property pm_ifft_threash_mm_bridge_l1 minimumResponseLatency 1
set_interface_property pm_ifft_threash_mm_bridge_l1 readLatency 2
set_interface_property pm_ifft_threash_mm_bridge_l1 readWaitTime 1
set_interface_property pm_ifft_threash_mm_bridge_l1 setupTime 0
set_interface_property pm_ifft_threash_mm_bridge_l1 timingUnits Cycles
set_interface_property pm_ifft_threash_mm_bridge_l1 transparentBridge false
set_interface_property pm_ifft_threash_mm_bridge_l1 waitrequestAllowance 0
set_interface_property pm_ifft_threash_mm_bridge_l1 writeWaitTime 0
set_interface_property pm_ifft_threash_mm_bridge_l1 dfhFeatureGuid 0
set_interface_property pm_ifft_threash_mm_bridge_l1 dfhGroupId 0
set_interface_property pm_ifft_threash_mm_bridge_l1 dfhParameterId ""
set_interface_property pm_ifft_threash_mm_bridge_l1 dfhParameterName ""
set_interface_property pm_ifft_threash_mm_bridge_l1 dfhParameterVersion ""
set_interface_property pm_ifft_threash_mm_bridge_l1 dfhParameterData ""
set_interface_property pm_ifft_threash_mm_bridge_l1 dfhParameterDataLength ""
set_interface_property pm_ifft_threash_mm_bridge_l1 dfhFeatureMajorVersion 0
set_interface_property pm_ifft_threash_mm_bridge_l1 dfhFeatureMinorVersion 0
set_interface_property pm_ifft_threash_mm_bridge_l1 dfhFeatureId 35
set_interface_property pm_ifft_threash_mm_bridge_l1 dfhFeatureType 3
set_interface_property pm_ifft_threash_mm_bridge_l1 ENABLED true
set_interface_property pm_ifft_threash_mm_bridge_l1 EXPORT_OF ""
set_interface_property pm_ifft_threash_mm_bridge_l1 PORT_NAME_MAP ""
set_interface_property pm_ifft_threash_mm_bridge_l1 CMSIS_SVD_VARIABLES ""
set_interface_property pm_ifft_threash_mm_bridge_l1 SVD_ADDRESS_GROUP ""
set_interface_property pm_ifft_threash_mm_bridge_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pm_ifft_threash_mm_bridge_l1 SV_INTERFACE_TYPE ""
set_interface_property pm_ifft_threash_mm_bridge_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pm_ifft_threash_mm_bridge_l1 pm_ifft_threash_mm_bridge_address_l1 address Input 6
add_interface_port pm_ifft_threash_mm_bridge_l1 pm_ifft_threash_mm_bridge_chipselect_l1 chipselect Input 1
add_interface_port pm_ifft_threash_mm_bridge_l1 pm_ifft_threash_mm_bridge_read_l1 read Input 1
add_interface_port pm_ifft_threash_mm_bridge_l1 pm_ifft_threash_mm_bridge_write_l1 write Input 1
add_interface_port pm_ifft_threash_mm_bridge_l1 pm_ifft_threash_mm_bridge_writedata_l1 writedata Input 32
add_interface_port pm_ifft_threash_mm_bridge_l1 pm_ifft_threash_mm_bridge_byteenable_l1 byteenable Input 4
add_interface_port pm_ifft_threash_mm_bridge_l1 pm_ifft_threash_mm_bridge_readdata_l1 readdata Output 32
add_interface_port pm_ifft_threash_mm_bridge_l1 pm_ifft_threash_mm_bridge_waitrequest_l1 waitrequest Output 1
set_interface_assignment pm_ifft_threash_mm_bridge_l1 embeddedsw.configuration.isFlash 0
set_interface_assignment pm_ifft_threash_mm_bridge_l1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pm_ifft_threash_mm_bridge_l1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pm_ifft_threash_mm_bridge_l1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pwr_mtr_ifft_hist_done_intr_l1
# 
add_interface pwr_mtr_ifft_hist_done_intr_l1 interrupt end
set_interface_property pwr_mtr_ifft_hist_done_intr_l1 bridgedReceiverOffset ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l1 bridgesToReceiver ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l1 ENABLED true
set_interface_property pwr_mtr_ifft_hist_done_intr_l1 EXPORT_OF ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l1 PORT_NAME_MAP ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l1 CMSIS_SVD_VARIABLES ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l1 SVD_ADDRESS_GROUP ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l1 SV_INTERFACE_TYPE ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pwr_mtr_ifft_hist_done_intr_l1 pwr_mtr_ifft_hist_done_intr_l1 irq Output 1


# 
# connection point pwr_mtr_ifft_hist_done_intr_l2
# 
add_interface pwr_mtr_ifft_hist_done_intr_l2 interrupt end
set_interface_property pwr_mtr_ifft_hist_done_intr_l2 bridgedReceiverOffset ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l2 bridgesToReceiver ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l2 ENABLED true
set_interface_property pwr_mtr_ifft_hist_done_intr_l2 EXPORT_OF ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l2 PORT_NAME_MAP ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l2 CMSIS_SVD_VARIABLES ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l2 SVD_ADDRESS_GROUP ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l2 SV_INTERFACE_TYPE ""
set_interface_property pwr_mtr_ifft_hist_done_intr_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pwr_mtr_ifft_hist_done_intr_l2 pwr_mtr_ifft_hist_done_intr_l2 irq Output 1


# 
# connection point pm_ifft_threash_mm_bridge_l2
# 
add_interface pm_ifft_threash_mm_bridge_l2 avalon end
set_interface_property pm_ifft_threash_mm_bridge_l2 addressGroup 0
set_interface_property pm_ifft_threash_mm_bridge_l2 addressUnits WORDS
set_interface_property pm_ifft_threash_mm_bridge_l2 associatedClock clock_csr
set_interface_property pm_ifft_threash_mm_bridge_l2 associatedReset reset_csr_n
set_interface_property pm_ifft_threash_mm_bridge_l2 bitsPerSymbol 8
set_interface_property pm_ifft_threash_mm_bridge_l2 bridgedAddressOffset ""
set_interface_property pm_ifft_threash_mm_bridge_l2 bridgesToMaster ""
set_interface_property pm_ifft_threash_mm_bridge_l2 burstOnBurstBoundariesOnly false
set_interface_property pm_ifft_threash_mm_bridge_l2 burstcountUnits WORDS
set_interface_property pm_ifft_threash_mm_bridge_l2 explicitAddressSpan 0
set_interface_property pm_ifft_threash_mm_bridge_l2 holdTime 0
set_interface_property pm_ifft_threash_mm_bridge_l2 linewrapBursts false
set_interface_property pm_ifft_threash_mm_bridge_l2 maximumPendingReadTransactions 0
set_interface_property pm_ifft_threash_mm_bridge_l2 maximumPendingWriteTransactions 0
set_interface_property pm_ifft_threash_mm_bridge_l2 minimumResponseLatency 1
set_interface_property pm_ifft_threash_mm_bridge_l2 readLatency 2
set_interface_property pm_ifft_threash_mm_bridge_l2 readWaitTime 1
set_interface_property pm_ifft_threash_mm_bridge_l2 setupTime 0
set_interface_property pm_ifft_threash_mm_bridge_l2 timingUnits Cycles
set_interface_property pm_ifft_threash_mm_bridge_l2 transparentBridge false
set_interface_property pm_ifft_threash_mm_bridge_l2 waitrequestAllowance 0
set_interface_property pm_ifft_threash_mm_bridge_l2 writeWaitTime 0
set_interface_property pm_ifft_threash_mm_bridge_l2 dfhFeatureGuid 0
set_interface_property pm_ifft_threash_mm_bridge_l2 dfhGroupId 0
set_interface_property pm_ifft_threash_mm_bridge_l2 dfhParameterId ""
set_interface_property pm_ifft_threash_mm_bridge_l2 dfhParameterName ""
set_interface_property pm_ifft_threash_mm_bridge_l2 dfhParameterVersion ""
set_interface_property pm_ifft_threash_mm_bridge_l2 dfhParameterData ""
set_interface_property pm_ifft_threash_mm_bridge_l2 dfhParameterDataLength ""
set_interface_property pm_ifft_threash_mm_bridge_l2 dfhFeatureMajorVersion 0
set_interface_property pm_ifft_threash_mm_bridge_l2 dfhFeatureMinorVersion 0
set_interface_property pm_ifft_threash_mm_bridge_l2 dfhFeatureId 35
set_interface_property pm_ifft_threash_mm_bridge_l2 dfhFeatureType 3
set_interface_property pm_ifft_threash_mm_bridge_l2 ENABLED true
set_interface_property pm_ifft_threash_mm_bridge_l2 EXPORT_OF ""
set_interface_property pm_ifft_threash_mm_bridge_l2 PORT_NAME_MAP ""
set_interface_property pm_ifft_threash_mm_bridge_l2 CMSIS_SVD_VARIABLES ""
set_interface_property pm_ifft_threash_mm_bridge_l2 SVD_ADDRESS_GROUP ""
set_interface_property pm_ifft_threash_mm_bridge_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pm_ifft_threash_mm_bridge_l2 SV_INTERFACE_TYPE ""
set_interface_property pm_ifft_threash_mm_bridge_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pm_ifft_threash_mm_bridge_l2 pm_ifft_threash_mm_bridge_address_l2 address Input 6
add_interface_port pm_ifft_threash_mm_bridge_l2 pm_ifft_threash_mm_bridge_chipselect_l2 chipselect Input 1
add_interface_port pm_ifft_threash_mm_bridge_l2 pm_ifft_threash_mm_bridge_read_l2 read Input 1
add_interface_port pm_ifft_threash_mm_bridge_l2 pm_ifft_threash_mm_bridge_write_l2 write Input 1
add_interface_port pm_ifft_threash_mm_bridge_l2 pm_ifft_threash_mm_bridge_writedata_l2 writedata Input 32
add_interface_port pm_ifft_threash_mm_bridge_l2 pm_ifft_threash_mm_bridge_byteenable_l2 byteenable Input 4
add_interface_port pm_ifft_threash_mm_bridge_l2 pm_ifft_threash_mm_bridge_readdata_l2 readdata Output 32
add_interface_port pm_ifft_threash_mm_bridge_l2 pm_ifft_threash_mm_bridge_waitrequest_l2 waitrequest Output 1
set_interface_assignment pm_ifft_threash_mm_bridge_l2 embeddedsw.configuration.isFlash 0
set_interface_assignment pm_ifft_threash_mm_bridge_l2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pm_ifft_threash_mm_bridge_l2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pm_ifft_threash_mm_bridge_l2 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pwr_mtr_ifft_config_csr_l1
# 
add_interface pwr_mtr_ifft_config_csr_l1 avalon end
set_interface_property pwr_mtr_ifft_config_csr_l1 addressGroup 0
set_interface_property pwr_mtr_ifft_config_csr_l1 addressUnits WORDS
set_interface_property pwr_mtr_ifft_config_csr_l1 associatedClock clock_csr
set_interface_property pwr_mtr_ifft_config_csr_l1 associatedReset reset_csr_n
set_interface_property pwr_mtr_ifft_config_csr_l1 bitsPerSymbol 8
set_interface_property pwr_mtr_ifft_config_csr_l1 bridgedAddressOffset ""
set_interface_property pwr_mtr_ifft_config_csr_l1 bridgesToMaster ""
set_interface_property pwr_mtr_ifft_config_csr_l1 burstOnBurstBoundariesOnly false
set_interface_property pwr_mtr_ifft_config_csr_l1 burstcountUnits WORDS
set_interface_property pwr_mtr_ifft_config_csr_l1 explicitAddressSpan 0
set_interface_property pwr_mtr_ifft_config_csr_l1 holdTime 0
set_interface_property pwr_mtr_ifft_config_csr_l1 linewrapBursts false
set_interface_property pwr_mtr_ifft_config_csr_l1 maximumPendingReadTransactions 1
set_interface_property pwr_mtr_ifft_config_csr_l1 maximumPendingWriteTransactions 0
set_interface_property pwr_mtr_ifft_config_csr_l1 minimumResponseLatency 1
set_interface_property pwr_mtr_ifft_config_csr_l1 readLatency 0
set_interface_property pwr_mtr_ifft_config_csr_l1 readWaitTime 1
set_interface_property pwr_mtr_ifft_config_csr_l1 setupTime 0
set_interface_property pwr_mtr_ifft_config_csr_l1 timingUnits Cycles
set_interface_property pwr_mtr_ifft_config_csr_l1 transparentBridge false
set_interface_property pwr_mtr_ifft_config_csr_l1 waitrequestAllowance 0
set_interface_property pwr_mtr_ifft_config_csr_l1 writeWaitTime 0
set_interface_property pwr_mtr_ifft_config_csr_l1 dfhFeatureGuid 0
set_interface_property pwr_mtr_ifft_config_csr_l1 dfhGroupId 0
set_interface_property pwr_mtr_ifft_config_csr_l1 dfhParameterId ""
set_interface_property pwr_mtr_ifft_config_csr_l1 dfhParameterName ""
set_interface_property pwr_mtr_ifft_config_csr_l1 dfhParameterVersion ""
set_interface_property pwr_mtr_ifft_config_csr_l1 dfhParameterData ""
set_interface_property pwr_mtr_ifft_config_csr_l1 dfhParameterDataLength ""
set_interface_property pwr_mtr_ifft_config_csr_l1 dfhFeatureMajorVersion 0
set_interface_property pwr_mtr_ifft_config_csr_l1 dfhFeatureMinorVersion 0
set_interface_property pwr_mtr_ifft_config_csr_l1 dfhFeatureId 35
set_interface_property pwr_mtr_ifft_config_csr_l1 dfhFeatureType 3
set_interface_property pwr_mtr_ifft_config_csr_l1 ENABLED true
set_interface_property pwr_mtr_ifft_config_csr_l1 EXPORT_OF ""
set_interface_property pwr_mtr_ifft_config_csr_l1 PORT_NAME_MAP ""
set_interface_property pwr_mtr_ifft_config_csr_l1 CMSIS_SVD_VARIABLES ""
set_interface_property pwr_mtr_ifft_config_csr_l1 SVD_ADDRESS_GROUP ""
set_interface_property pwr_mtr_ifft_config_csr_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pwr_mtr_ifft_config_csr_l1 SV_INTERFACE_TYPE ""
set_interface_property pwr_mtr_ifft_config_csr_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pwr_mtr_ifft_config_csr_l1 pwr_mtr_ifft_config_csr_writedata_l1 writedata Input 32
add_interface_port pwr_mtr_ifft_config_csr_l1 pwr_mtr_ifft_config_csr_read_l1 read Input 1
add_interface_port pwr_mtr_ifft_config_csr_l1 pwr_mtr_ifft_config_csr_write_l1 write Input 1
add_interface_port pwr_mtr_ifft_config_csr_l1 pwr_mtr_ifft_config_csr_readdata_l1 readdata Output 32
add_interface_port pwr_mtr_ifft_config_csr_l1 pwr_mtr_ifft_config_csr_readdatavalid_l1 readdatavalid Output 1
add_interface_port pwr_mtr_ifft_config_csr_l1 pwr_mtr_ifft_config_csr_address_l1 address Input 4
add_interface_port pwr_mtr_ifft_config_csr_l1 pwr_mtr_ifft_config_csr_waitrequest_l1 waitrequest Output 1
set_interface_assignment pwr_mtr_ifft_config_csr_l1 embeddedsw.configuration.isFlash 0
set_interface_assignment pwr_mtr_ifft_config_csr_l1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pwr_mtr_ifft_config_csr_l1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pwr_mtr_ifft_config_csr_l1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pwr_mtr_ifft_config_csr_l2
# 
add_interface pwr_mtr_ifft_config_csr_l2 avalon end
set_interface_property pwr_mtr_ifft_config_csr_l2 addressGroup 0
set_interface_property pwr_mtr_ifft_config_csr_l2 addressUnits WORDS
set_interface_property pwr_mtr_ifft_config_csr_l2 associatedClock clock_csr
set_interface_property pwr_mtr_ifft_config_csr_l2 associatedReset reset_csr_n
set_interface_property pwr_mtr_ifft_config_csr_l2 bitsPerSymbol 8
set_interface_property pwr_mtr_ifft_config_csr_l2 bridgedAddressOffset ""
set_interface_property pwr_mtr_ifft_config_csr_l2 bridgesToMaster ""
set_interface_property pwr_mtr_ifft_config_csr_l2 burstOnBurstBoundariesOnly false
set_interface_property pwr_mtr_ifft_config_csr_l2 burstcountUnits WORDS
set_interface_property pwr_mtr_ifft_config_csr_l2 explicitAddressSpan 0
set_interface_property pwr_mtr_ifft_config_csr_l2 holdTime 0
set_interface_property pwr_mtr_ifft_config_csr_l2 linewrapBursts false
set_interface_property pwr_mtr_ifft_config_csr_l2 maximumPendingReadTransactions 1
set_interface_property pwr_mtr_ifft_config_csr_l2 maximumPendingWriteTransactions 0
set_interface_property pwr_mtr_ifft_config_csr_l2 minimumResponseLatency 1
set_interface_property pwr_mtr_ifft_config_csr_l2 readLatency 0
set_interface_property pwr_mtr_ifft_config_csr_l2 readWaitTime 1
set_interface_property pwr_mtr_ifft_config_csr_l2 setupTime 0
set_interface_property pwr_mtr_ifft_config_csr_l2 timingUnits Cycles
set_interface_property pwr_mtr_ifft_config_csr_l2 transparentBridge false
set_interface_property pwr_mtr_ifft_config_csr_l2 waitrequestAllowance 0
set_interface_property pwr_mtr_ifft_config_csr_l2 writeWaitTime 0
set_interface_property pwr_mtr_ifft_config_csr_l2 dfhFeatureGuid 0
set_interface_property pwr_mtr_ifft_config_csr_l2 dfhGroupId 0
set_interface_property pwr_mtr_ifft_config_csr_l2 dfhParameterId ""
set_interface_property pwr_mtr_ifft_config_csr_l2 dfhParameterName ""
set_interface_property pwr_mtr_ifft_config_csr_l2 dfhParameterVersion ""
set_interface_property pwr_mtr_ifft_config_csr_l2 dfhParameterData ""
set_interface_property pwr_mtr_ifft_config_csr_l2 dfhParameterDataLength ""
set_interface_property pwr_mtr_ifft_config_csr_l2 dfhFeatureMajorVersion 0
set_interface_property pwr_mtr_ifft_config_csr_l2 dfhFeatureMinorVersion 0
set_interface_property pwr_mtr_ifft_config_csr_l2 dfhFeatureId 35
set_interface_property pwr_mtr_ifft_config_csr_l2 dfhFeatureType 3
set_interface_property pwr_mtr_ifft_config_csr_l2 ENABLED true
set_interface_property pwr_mtr_ifft_config_csr_l2 EXPORT_OF ""
set_interface_property pwr_mtr_ifft_config_csr_l2 PORT_NAME_MAP ""
set_interface_property pwr_mtr_ifft_config_csr_l2 CMSIS_SVD_VARIABLES ""
set_interface_property pwr_mtr_ifft_config_csr_l2 SVD_ADDRESS_GROUP ""
set_interface_property pwr_mtr_ifft_config_csr_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pwr_mtr_ifft_config_csr_l2 SV_INTERFACE_TYPE ""
set_interface_property pwr_mtr_ifft_config_csr_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pwr_mtr_ifft_config_csr_l2 pwr_mtr_ifft_config_csr_writedata_l2 writedata Input 32
add_interface_port pwr_mtr_ifft_config_csr_l2 pwr_mtr_ifft_config_csr_read_l2 read Input 1
add_interface_port pwr_mtr_ifft_config_csr_l2 pwr_mtr_ifft_config_csr_write_l2 write Input 1
add_interface_port pwr_mtr_ifft_config_csr_l2 pwr_mtr_ifft_config_csr_readdata_l2 readdata Output 32
add_interface_port pwr_mtr_ifft_config_csr_l2 pwr_mtr_ifft_config_csr_readdatavalid_l2 readdatavalid Output 1
add_interface_port pwr_mtr_ifft_config_csr_l2 pwr_mtr_ifft_config_csr_address_l2 address Input 4
add_interface_port pwr_mtr_ifft_config_csr_l2 pwr_mtr_ifft_config_csr_waitrequest_l2 waitrequest Output 1
set_interface_assignment pwr_mtr_ifft_config_csr_l2 embeddedsw.configuration.isFlash 0
set_interface_assignment pwr_mtr_ifft_config_csr_l2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pwr_mtr_ifft_config_csr_l2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pwr_mtr_ifft_config_csr_l2 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pm_ifft_hist_mm_bridge_l1
# 
add_interface pm_ifft_hist_mm_bridge_l1 avalon end
set_interface_property pm_ifft_hist_mm_bridge_l1 addressGroup 0
set_interface_property pm_ifft_hist_mm_bridge_l1 addressUnits WORDS
set_interface_property pm_ifft_hist_mm_bridge_l1 associatedClock clock_csr
set_interface_property pm_ifft_hist_mm_bridge_l1 associatedReset reset_csr_n
set_interface_property pm_ifft_hist_mm_bridge_l1 bitsPerSymbol 8
set_interface_property pm_ifft_hist_mm_bridge_l1 bridgedAddressOffset ""
set_interface_property pm_ifft_hist_mm_bridge_l1 bridgesToMaster ""
set_interface_property pm_ifft_hist_mm_bridge_l1 burstOnBurstBoundariesOnly false
set_interface_property pm_ifft_hist_mm_bridge_l1 burstcountUnits WORDS
set_interface_property pm_ifft_hist_mm_bridge_l1 explicitAddressSpan 0
set_interface_property pm_ifft_hist_mm_bridge_l1 holdTime 0
set_interface_property pm_ifft_hist_mm_bridge_l1 linewrapBursts false
set_interface_property pm_ifft_hist_mm_bridge_l1 maximumPendingReadTransactions 1
set_interface_property pm_ifft_hist_mm_bridge_l1 maximumPendingWriteTransactions 0
set_interface_property pm_ifft_hist_mm_bridge_l1 minimumResponseLatency 1
set_interface_property pm_ifft_hist_mm_bridge_l1 readLatency 0
set_interface_property pm_ifft_hist_mm_bridge_l1 readWaitTime 1
set_interface_property pm_ifft_hist_mm_bridge_l1 setupTime 0
set_interface_property pm_ifft_hist_mm_bridge_l1 timingUnits Cycles
set_interface_property pm_ifft_hist_mm_bridge_l1 transparentBridge false
set_interface_property pm_ifft_hist_mm_bridge_l1 waitrequestAllowance 0
set_interface_property pm_ifft_hist_mm_bridge_l1 writeWaitTime 0
set_interface_property pm_ifft_hist_mm_bridge_l1 dfhFeatureGuid 0
set_interface_property pm_ifft_hist_mm_bridge_l1 dfhGroupId 0
set_interface_property pm_ifft_hist_mm_bridge_l1 dfhParameterId ""
set_interface_property pm_ifft_hist_mm_bridge_l1 dfhParameterName ""
set_interface_property pm_ifft_hist_mm_bridge_l1 dfhParameterVersion ""
set_interface_property pm_ifft_hist_mm_bridge_l1 dfhParameterData ""
set_interface_property pm_ifft_hist_mm_bridge_l1 dfhParameterDataLength ""
set_interface_property pm_ifft_hist_mm_bridge_l1 dfhFeatureMajorVersion 0
set_interface_property pm_ifft_hist_mm_bridge_l1 dfhFeatureMinorVersion 0
set_interface_property pm_ifft_hist_mm_bridge_l1 dfhFeatureId 35
set_interface_property pm_ifft_hist_mm_bridge_l1 dfhFeatureType 3
set_interface_property pm_ifft_hist_mm_bridge_l1 ENABLED true
set_interface_property pm_ifft_hist_mm_bridge_l1 EXPORT_OF ""
set_interface_property pm_ifft_hist_mm_bridge_l1 PORT_NAME_MAP ""
set_interface_property pm_ifft_hist_mm_bridge_l1 CMSIS_SVD_VARIABLES ""
set_interface_property pm_ifft_hist_mm_bridge_l1 SVD_ADDRESS_GROUP ""
set_interface_property pm_ifft_hist_mm_bridge_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pm_ifft_hist_mm_bridge_l1 SV_INTERFACE_TYPE ""
set_interface_property pm_ifft_hist_mm_bridge_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pm_ifft_hist_mm_bridge_l1 pm_ifft_hist_mm_bridge_address_l1 address Input 12
add_interface_port pm_ifft_hist_mm_bridge_l1 pm_ifft_hist_mm_bridge_chipselect_l1 chipselect Input 1
add_interface_port pm_ifft_hist_mm_bridge_l1 pm_ifft_hist_mm_bridge_read_l1 read Input 1
add_interface_port pm_ifft_hist_mm_bridge_l1 pm_ifft_hist_mm_bridge_write_l1 write Input 1
add_interface_port pm_ifft_hist_mm_bridge_l1 pm_ifft_hist_mm_bridge_writedata_l1 writedata Input 32
add_interface_port pm_ifft_hist_mm_bridge_l1 pm_ifft_hist_mm_bridge_byteenable_l1 byteenable Input 4
add_interface_port pm_ifft_hist_mm_bridge_l1 pm_ifft_hist_mm_bridge_readdata_l1 readdata Output 32
add_interface_port pm_ifft_hist_mm_bridge_l1 pm_ifft_hist_mm_bridge_readdatavalid_l1 readdatavalid Output 1
add_interface_port pm_ifft_hist_mm_bridge_l1 pm_ifft_hist_mm_bridge_waitrequest_l1 waitrequest Output 1
set_interface_assignment pm_ifft_hist_mm_bridge_l1 embeddedsw.configuration.isFlash 0
set_interface_assignment pm_ifft_hist_mm_bridge_l1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pm_ifft_hist_mm_bridge_l1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pm_ifft_hist_mm_bridge_l1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pm_ifft_hist_mm_bridge_l2
# 
add_interface pm_ifft_hist_mm_bridge_l2 avalon end
set_interface_property pm_ifft_hist_mm_bridge_l2 addressGroup 0
set_interface_property pm_ifft_hist_mm_bridge_l2 addressUnits WORDS
set_interface_property pm_ifft_hist_mm_bridge_l2 associatedClock clock_csr
set_interface_property pm_ifft_hist_mm_bridge_l2 associatedReset reset_csr_n
set_interface_property pm_ifft_hist_mm_bridge_l2 bitsPerSymbol 8
set_interface_property pm_ifft_hist_mm_bridge_l2 bridgedAddressOffset ""
set_interface_property pm_ifft_hist_mm_bridge_l2 bridgesToMaster ""
set_interface_property pm_ifft_hist_mm_bridge_l2 burstOnBurstBoundariesOnly false
set_interface_property pm_ifft_hist_mm_bridge_l2 burstcountUnits WORDS
set_interface_property pm_ifft_hist_mm_bridge_l2 explicitAddressSpan 0
set_interface_property pm_ifft_hist_mm_bridge_l2 holdTime 0
set_interface_property pm_ifft_hist_mm_bridge_l2 linewrapBursts false
set_interface_property pm_ifft_hist_mm_bridge_l2 maximumPendingReadTransactions 1
set_interface_property pm_ifft_hist_mm_bridge_l2 maximumPendingWriteTransactions 0
set_interface_property pm_ifft_hist_mm_bridge_l2 minimumResponseLatency 1
set_interface_property pm_ifft_hist_mm_bridge_l2 readLatency 0
set_interface_property pm_ifft_hist_mm_bridge_l2 readWaitTime 1
set_interface_property pm_ifft_hist_mm_bridge_l2 setupTime 0
set_interface_property pm_ifft_hist_mm_bridge_l2 timingUnits Cycles
set_interface_property pm_ifft_hist_mm_bridge_l2 transparentBridge false
set_interface_property pm_ifft_hist_mm_bridge_l2 waitrequestAllowance 0
set_interface_property pm_ifft_hist_mm_bridge_l2 writeWaitTime 0
set_interface_property pm_ifft_hist_mm_bridge_l2 dfhFeatureGuid 0
set_interface_property pm_ifft_hist_mm_bridge_l2 dfhGroupId 0
set_interface_property pm_ifft_hist_mm_bridge_l2 dfhParameterId ""
set_interface_property pm_ifft_hist_mm_bridge_l2 dfhParameterName ""
set_interface_property pm_ifft_hist_mm_bridge_l2 dfhParameterVersion ""
set_interface_property pm_ifft_hist_mm_bridge_l2 dfhParameterData ""
set_interface_property pm_ifft_hist_mm_bridge_l2 dfhParameterDataLength ""
set_interface_property pm_ifft_hist_mm_bridge_l2 dfhFeatureMajorVersion 0
set_interface_property pm_ifft_hist_mm_bridge_l2 dfhFeatureMinorVersion 0
set_interface_property pm_ifft_hist_mm_bridge_l2 dfhFeatureId 35
set_interface_property pm_ifft_hist_mm_bridge_l2 dfhFeatureType 3
set_interface_property pm_ifft_hist_mm_bridge_l2 ENABLED true
set_interface_property pm_ifft_hist_mm_bridge_l2 EXPORT_OF ""
set_interface_property pm_ifft_hist_mm_bridge_l2 PORT_NAME_MAP ""
set_interface_property pm_ifft_hist_mm_bridge_l2 CMSIS_SVD_VARIABLES ""
set_interface_property pm_ifft_hist_mm_bridge_l2 SVD_ADDRESS_GROUP ""
set_interface_property pm_ifft_hist_mm_bridge_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pm_ifft_hist_mm_bridge_l2 SV_INTERFACE_TYPE ""
set_interface_property pm_ifft_hist_mm_bridge_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pm_ifft_hist_mm_bridge_l2 pm_ifft_hist_mm_bridge_address_l2 address Input 12
add_interface_port pm_ifft_hist_mm_bridge_l2 pm_ifft_hist_mm_bridge_chipselect_l2 chipselect Input 1
add_interface_port pm_ifft_hist_mm_bridge_l2 pm_ifft_hist_mm_bridge_read_l2 read Input 1
add_interface_port pm_ifft_hist_mm_bridge_l2 pm_ifft_hist_mm_bridge_write_l2 write Input 1
add_interface_port pm_ifft_hist_mm_bridge_l2 pm_ifft_hist_mm_bridge_writedata_l2 writedata Input 32
add_interface_port pm_ifft_hist_mm_bridge_l2 pm_ifft_hist_mm_bridge_byteenable_l2 byteenable Input 4
add_interface_port pm_ifft_hist_mm_bridge_l2 pm_ifft_hist_mm_bridge_readdata_l2 readdata Output 32
add_interface_port pm_ifft_hist_mm_bridge_l2 pm_ifft_hist_mm_bridge_readdatavalid_l2 readdatavalid Output 1
add_interface_port pm_ifft_hist_mm_bridge_l2 pm_ifft_hist_mm_bridge_waitrequest_l2 waitrequest Output 1
set_interface_assignment pm_ifft_hist_mm_bridge_l2 embeddedsw.configuration.isFlash 0
set_interface_assignment pm_ifft_hist_mm_bridge_l2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pm_ifft_hist_mm_bridge_l2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pm_ifft_hist_mm_bridge_l2 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pwr_mtr_fft_hist_done_intr_l1
# 
add_interface pwr_mtr_fft_hist_done_intr_l1 interrupt end
set_interface_property pwr_mtr_fft_hist_done_intr_l1 bridgedReceiverOffset ""
set_interface_property pwr_mtr_fft_hist_done_intr_l1 bridgesToReceiver ""
set_interface_property pwr_mtr_fft_hist_done_intr_l1 ENABLED true
set_interface_property pwr_mtr_fft_hist_done_intr_l1 EXPORT_OF ""
set_interface_property pwr_mtr_fft_hist_done_intr_l1 PORT_NAME_MAP ""
set_interface_property pwr_mtr_fft_hist_done_intr_l1 CMSIS_SVD_VARIABLES ""
set_interface_property pwr_mtr_fft_hist_done_intr_l1 SVD_ADDRESS_GROUP ""
set_interface_property pwr_mtr_fft_hist_done_intr_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pwr_mtr_fft_hist_done_intr_l1 SV_INTERFACE_TYPE ""
set_interface_property pwr_mtr_fft_hist_done_intr_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pwr_mtr_fft_hist_done_intr_l1 pwr_mtr_fft_hist_done_intr_l1 irq Output 1


# 
# connection point pwr_mtr_fft_hist_done_intr_l2
# 
add_interface pwr_mtr_fft_hist_done_intr_l2 interrupt end
set_interface_property pwr_mtr_fft_hist_done_intr_l2 bridgedReceiverOffset ""
set_interface_property pwr_mtr_fft_hist_done_intr_l2 bridgesToReceiver ""
set_interface_property pwr_mtr_fft_hist_done_intr_l2 ENABLED true
set_interface_property pwr_mtr_fft_hist_done_intr_l2 EXPORT_OF ""
set_interface_property pwr_mtr_fft_hist_done_intr_l2 PORT_NAME_MAP ""
set_interface_property pwr_mtr_fft_hist_done_intr_l2 CMSIS_SVD_VARIABLES ""
set_interface_property pwr_mtr_fft_hist_done_intr_l2 SVD_ADDRESS_GROUP ""
set_interface_property pwr_mtr_fft_hist_done_intr_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pwr_mtr_fft_hist_done_intr_l2 SV_INTERFACE_TYPE ""
set_interface_property pwr_mtr_fft_hist_done_intr_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pwr_mtr_fft_hist_done_intr_l2 pwr_mtr_fft_hist_done_intr_l2 irq Output 1


# 
# connection point duc_ddc_lpbk_en
# 
add_interface duc_ddc_lpbk_en conduit end
set_interface_property duc_ddc_lpbk_en associatedClock ""
set_interface_property duc_ddc_lpbk_en associatedReset ""
set_interface_property duc_ddc_lpbk_en ENABLED true
set_interface_property duc_ddc_lpbk_en EXPORT_OF ""
set_interface_property duc_ddc_lpbk_en PORT_NAME_MAP ""
set_interface_property duc_ddc_lpbk_en CMSIS_SVD_VARIABLES ""
set_interface_property duc_ddc_lpbk_en SVD_ADDRESS_GROUP ""
set_interface_property duc_ddc_lpbk_en IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property duc_ddc_lpbk_en SV_INTERFACE_TYPE ""
set_interface_property duc_ddc_lpbk_en SV_INTERFACE_MODPORT_TYPE ""

add_interface_port duc_ddc_lpbk_en duc_ddc_lpbk_en data Output 1


# 
# connection point pm_fft_threash_mm_bridge_l1
# 
add_interface pm_fft_threash_mm_bridge_l1 avalon end
set_interface_property pm_fft_threash_mm_bridge_l1 addressGroup 0
set_interface_property pm_fft_threash_mm_bridge_l1 addressUnits WORDS
set_interface_property pm_fft_threash_mm_bridge_l1 associatedClock clock_csr
set_interface_property pm_fft_threash_mm_bridge_l1 associatedReset reset_csr_n
set_interface_property pm_fft_threash_mm_bridge_l1 bitsPerSymbol 8
set_interface_property pm_fft_threash_mm_bridge_l1 bridgedAddressOffset ""
set_interface_property pm_fft_threash_mm_bridge_l1 bridgesToMaster ""
set_interface_property pm_fft_threash_mm_bridge_l1 burstOnBurstBoundariesOnly false
set_interface_property pm_fft_threash_mm_bridge_l1 burstcountUnits WORDS
set_interface_property pm_fft_threash_mm_bridge_l1 explicitAddressSpan 0
set_interface_property pm_fft_threash_mm_bridge_l1 holdTime 0
set_interface_property pm_fft_threash_mm_bridge_l1 linewrapBursts false
set_interface_property pm_fft_threash_mm_bridge_l1 maximumPendingReadTransactions 0
set_interface_property pm_fft_threash_mm_bridge_l1 maximumPendingWriteTransactions 0
set_interface_property pm_fft_threash_mm_bridge_l1 minimumResponseLatency 1
set_interface_property pm_fft_threash_mm_bridge_l1 readLatency 2
set_interface_property pm_fft_threash_mm_bridge_l1 readWaitTime 1
set_interface_property pm_fft_threash_mm_bridge_l1 setupTime 0
set_interface_property pm_fft_threash_mm_bridge_l1 timingUnits Cycles
set_interface_property pm_fft_threash_mm_bridge_l1 transparentBridge false
set_interface_property pm_fft_threash_mm_bridge_l1 waitrequestAllowance 0
set_interface_property pm_fft_threash_mm_bridge_l1 writeWaitTime 0
set_interface_property pm_fft_threash_mm_bridge_l1 dfhFeatureGuid 0
set_interface_property pm_fft_threash_mm_bridge_l1 dfhGroupId 0
set_interface_property pm_fft_threash_mm_bridge_l1 dfhParameterId ""
set_interface_property pm_fft_threash_mm_bridge_l1 dfhParameterName ""
set_interface_property pm_fft_threash_mm_bridge_l1 dfhParameterVersion ""
set_interface_property pm_fft_threash_mm_bridge_l1 dfhParameterData ""
set_interface_property pm_fft_threash_mm_bridge_l1 dfhParameterDataLength ""
set_interface_property pm_fft_threash_mm_bridge_l1 dfhFeatureMajorVersion 0
set_interface_property pm_fft_threash_mm_bridge_l1 dfhFeatureMinorVersion 0
set_interface_property pm_fft_threash_mm_bridge_l1 dfhFeatureId 35
set_interface_property pm_fft_threash_mm_bridge_l1 dfhFeatureType 3
set_interface_property pm_fft_threash_mm_bridge_l1 ENABLED true
set_interface_property pm_fft_threash_mm_bridge_l1 EXPORT_OF ""
set_interface_property pm_fft_threash_mm_bridge_l1 PORT_NAME_MAP ""
set_interface_property pm_fft_threash_mm_bridge_l1 CMSIS_SVD_VARIABLES ""
set_interface_property pm_fft_threash_mm_bridge_l1 SVD_ADDRESS_GROUP ""
set_interface_property pm_fft_threash_mm_bridge_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pm_fft_threash_mm_bridge_l1 SV_INTERFACE_TYPE ""
set_interface_property pm_fft_threash_mm_bridge_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pm_fft_threash_mm_bridge_l1 pm_fft_threash_mm_bridge_address_l1 address Input 6
add_interface_port pm_fft_threash_mm_bridge_l1 pm_fft_threash_mm_bridge_chipselect_l1 chipselect Input 1
add_interface_port pm_fft_threash_mm_bridge_l1 pm_fft_threash_mm_bridge_read_l1 read Input 1
add_interface_port pm_fft_threash_mm_bridge_l1 pm_fft_threash_mm_bridge_write_l1 write Input 1
add_interface_port pm_fft_threash_mm_bridge_l1 pm_fft_threash_mm_bridge_writedata_l1 writedata Input 32
add_interface_port pm_fft_threash_mm_bridge_l1 pm_fft_threash_mm_bridge_byteenable_l1 byteenable Input 4
add_interface_port pm_fft_threash_mm_bridge_l1 pm_fft_threash_mm_bridge_readdata_l1 readdata Output 32
add_interface_port pm_fft_threash_mm_bridge_l1 pm_fft_threash_mm_bridge_waitrequest_l1 waitrequest Output 1
set_interface_assignment pm_fft_threash_mm_bridge_l1 embeddedsw.configuration.isFlash 0
set_interface_assignment pm_fft_threash_mm_bridge_l1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pm_fft_threash_mm_bridge_l1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pm_fft_threash_mm_bridge_l1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pm_fft_threash_mm_bridge_l2
# 
add_interface pm_fft_threash_mm_bridge_l2 avalon end
set_interface_property pm_fft_threash_mm_bridge_l2 addressGroup 0
set_interface_property pm_fft_threash_mm_bridge_l2 addressUnits WORDS
set_interface_property pm_fft_threash_mm_bridge_l2 associatedClock clock_csr
set_interface_property pm_fft_threash_mm_bridge_l2 associatedReset reset_csr_n
set_interface_property pm_fft_threash_mm_bridge_l2 bitsPerSymbol 8
set_interface_property pm_fft_threash_mm_bridge_l2 bridgedAddressOffset ""
set_interface_property pm_fft_threash_mm_bridge_l2 bridgesToMaster ""
set_interface_property pm_fft_threash_mm_bridge_l2 burstOnBurstBoundariesOnly false
set_interface_property pm_fft_threash_mm_bridge_l2 burstcountUnits WORDS
set_interface_property pm_fft_threash_mm_bridge_l2 explicitAddressSpan 0
set_interface_property pm_fft_threash_mm_bridge_l2 holdTime 0
set_interface_property pm_fft_threash_mm_bridge_l2 linewrapBursts false
set_interface_property pm_fft_threash_mm_bridge_l2 maximumPendingReadTransactions 0
set_interface_property pm_fft_threash_mm_bridge_l2 maximumPendingWriteTransactions 0
set_interface_property pm_fft_threash_mm_bridge_l2 minimumResponseLatency 1
set_interface_property pm_fft_threash_mm_bridge_l2 readLatency 2
set_interface_property pm_fft_threash_mm_bridge_l2 readWaitTime 1
set_interface_property pm_fft_threash_mm_bridge_l2 setupTime 0
set_interface_property pm_fft_threash_mm_bridge_l2 timingUnits Cycles
set_interface_property pm_fft_threash_mm_bridge_l2 transparentBridge false
set_interface_property pm_fft_threash_mm_bridge_l2 waitrequestAllowance 0
set_interface_property pm_fft_threash_mm_bridge_l2 writeWaitTime 0
set_interface_property pm_fft_threash_mm_bridge_l2 dfhFeatureGuid 0
set_interface_property pm_fft_threash_mm_bridge_l2 dfhGroupId 0
set_interface_property pm_fft_threash_mm_bridge_l2 dfhParameterId ""
set_interface_property pm_fft_threash_mm_bridge_l2 dfhParameterName ""
set_interface_property pm_fft_threash_mm_bridge_l2 dfhParameterVersion ""
set_interface_property pm_fft_threash_mm_bridge_l2 dfhParameterData ""
set_interface_property pm_fft_threash_mm_bridge_l2 dfhParameterDataLength ""
set_interface_property pm_fft_threash_mm_bridge_l2 dfhFeatureMajorVersion 0
set_interface_property pm_fft_threash_mm_bridge_l2 dfhFeatureMinorVersion 0
set_interface_property pm_fft_threash_mm_bridge_l2 dfhFeatureId 35
set_interface_property pm_fft_threash_mm_bridge_l2 dfhFeatureType 3
set_interface_property pm_fft_threash_mm_bridge_l2 ENABLED true
set_interface_property pm_fft_threash_mm_bridge_l2 EXPORT_OF ""
set_interface_property pm_fft_threash_mm_bridge_l2 PORT_NAME_MAP ""
set_interface_property pm_fft_threash_mm_bridge_l2 CMSIS_SVD_VARIABLES ""
set_interface_property pm_fft_threash_mm_bridge_l2 SVD_ADDRESS_GROUP ""
set_interface_property pm_fft_threash_mm_bridge_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pm_fft_threash_mm_bridge_l2 SV_INTERFACE_TYPE ""
set_interface_property pm_fft_threash_mm_bridge_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pm_fft_threash_mm_bridge_l2 pm_fft_threash_mm_bridge_address_l2 address Input 6
add_interface_port pm_fft_threash_mm_bridge_l2 pm_fft_threash_mm_bridge_chipselect_l2 chipselect Input 1
add_interface_port pm_fft_threash_mm_bridge_l2 pm_fft_threash_mm_bridge_read_l2 read Input 1
add_interface_port pm_fft_threash_mm_bridge_l2 pm_fft_threash_mm_bridge_write_l2 write Input 1
add_interface_port pm_fft_threash_mm_bridge_l2 pm_fft_threash_mm_bridge_writedata_l2 writedata Input 32
add_interface_port pm_fft_threash_mm_bridge_l2 pm_fft_threash_mm_bridge_byteenable_l2 byteenable Input 4
add_interface_port pm_fft_threash_mm_bridge_l2 pm_fft_threash_mm_bridge_readdata_l2 readdata Output 32
add_interface_port pm_fft_threash_mm_bridge_l2 pm_fft_threash_mm_bridge_waitrequest_l2 waitrequest Output 1
set_interface_assignment pm_fft_threash_mm_bridge_l2 embeddedsw.configuration.isFlash 0
set_interface_assignment pm_fft_threash_mm_bridge_l2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pm_fft_threash_mm_bridge_l2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pm_fft_threash_mm_bridge_l2 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pwr_mtr_fft_config_csr_l1
# 
add_interface pwr_mtr_fft_config_csr_l1 avalon end
set_interface_property pwr_mtr_fft_config_csr_l1 addressGroup 0
set_interface_property pwr_mtr_fft_config_csr_l1 addressUnits WORDS
set_interface_property pwr_mtr_fft_config_csr_l1 associatedClock clock_csr
set_interface_property pwr_mtr_fft_config_csr_l1 associatedReset reset_csr_n
set_interface_property pwr_mtr_fft_config_csr_l1 bitsPerSymbol 8
set_interface_property pwr_mtr_fft_config_csr_l1 bridgedAddressOffset ""
set_interface_property pwr_mtr_fft_config_csr_l1 bridgesToMaster ""
set_interface_property pwr_mtr_fft_config_csr_l1 burstOnBurstBoundariesOnly false
set_interface_property pwr_mtr_fft_config_csr_l1 burstcountUnits WORDS
set_interface_property pwr_mtr_fft_config_csr_l1 explicitAddressSpan 0
set_interface_property pwr_mtr_fft_config_csr_l1 holdTime 0
set_interface_property pwr_mtr_fft_config_csr_l1 linewrapBursts false
set_interface_property pwr_mtr_fft_config_csr_l1 maximumPendingReadTransactions 1
set_interface_property pwr_mtr_fft_config_csr_l1 maximumPendingWriteTransactions 0
set_interface_property pwr_mtr_fft_config_csr_l1 minimumResponseLatency 1
set_interface_property pwr_mtr_fft_config_csr_l1 readLatency 0
set_interface_property pwr_mtr_fft_config_csr_l1 readWaitTime 1
set_interface_property pwr_mtr_fft_config_csr_l1 setupTime 0
set_interface_property pwr_mtr_fft_config_csr_l1 timingUnits Cycles
set_interface_property pwr_mtr_fft_config_csr_l1 transparentBridge false
set_interface_property pwr_mtr_fft_config_csr_l1 waitrequestAllowance 0
set_interface_property pwr_mtr_fft_config_csr_l1 writeWaitTime 0
set_interface_property pwr_mtr_fft_config_csr_l1 dfhFeatureGuid 0
set_interface_property pwr_mtr_fft_config_csr_l1 dfhGroupId 0
set_interface_property pwr_mtr_fft_config_csr_l1 dfhParameterId ""
set_interface_property pwr_mtr_fft_config_csr_l1 dfhParameterName ""
set_interface_property pwr_mtr_fft_config_csr_l1 dfhParameterVersion ""
set_interface_property pwr_mtr_fft_config_csr_l1 dfhParameterData ""
set_interface_property pwr_mtr_fft_config_csr_l1 dfhParameterDataLength ""
set_interface_property pwr_mtr_fft_config_csr_l1 dfhFeatureMajorVersion 0
set_interface_property pwr_mtr_fft_config_csr_l1 dfhFeatureMinorVersion 0
set_interface_property pwr_mtr_fft_config_csr_l1 dfhFeatureId 35
set_interface_property pwr_mtr_fft_config_csr_l1 dfhFeatureType 3
set_interface_property pwr_mtr_fft_config_csr_l1 ENABLED true
set_interface_property pwr_mtr_fft_config_csr_l1 EXPORT_OF ""
set_interface_property pwr_mtr_fft_config_csr_l1 PORT_NAME_MAP ""
set_interface_property pwr_mtr_fft_config_csr_l1 CMSIS_SVD_VARIABLES ""
set_interface_property pwr_mtr_fft_config_csr_l1 SVD_ADDRESS_GROUP ""
set_interface_property pwr_mtr_fft_config_csr_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pwr_mtr_fft_config_csr_l1 SV_INTERFACE_TYPE ""
set_interface_property pwr_mtr_fft_config_csr_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pwr_mtr_fft_config_csr_l1 pwr_mtr_fft_config_csr_writedata_l1 writedata Input 32
add_interface_port pwr_mtr_fft_config_csr_l1 pwr_mtr_fft_config_csr_read_l1 read Input 1
add_interface_port pwr_mtr_fft_config_csr_l1 pwr_mtr_fft_config_csr_write_l1 write Input 1
add_interface_port pwr_mtr_fft_config_csr_l1 pwr_mtr_fft_config_csr_readdata_l1 readdata Output 32
add_interface_port pwr_mtr_fft_config_csr_l1 pwr_mtr_fft_config_csr_readdatavalid_l1 readdatavalid Output 1
add_interface_port pwr_mtr_fft_config_csr_l1 pwr_mtr_fft_config_csr_address_l1 address Input 4
add_interface_port pwr_mtr_fft_config_csr_l1 pwr_mtr_fft_config_csr_waitrequest_l1 waitrequest Output 1
set_interface_assignment pwr_mtr_fft_config_csr_l1 embeddedsw.configuration.isFlash 0
set_interface_assignment pwr_mtr_fft_config_csr_l1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pwr_mtr_fft_config_csr_l1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pwr_mtr_fft_config_csr_l1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pwr_mtr_fft_config_csr_l2
# 
add_interface pwr_mtr_fft_config_csr_l2 avalon end
set_interface_property pwr_mtr_fft_config_csr_l2 addressGroup 0
set_interface_property pwr_mtr_fft_config_csr_l2 addressUnits WORDS
set_interface_property pwr_mtr_fft_config_csr_l2 associatedClock clock_csr
set_interface_property pwr_mtr_fft_config_csr_l2 associatedReset reset_csr_n
set_interface_property pwr_mtr_fft_config_csr_l2 bitsPerSymbol 8
set_interface_property pwr_mtr_fft_config_csr_l2 bridgedAddressOffset ""
set_interface_property pwr_mtr_fft_config_csr_l2 bridgesToMaster ""
set_interface_property pwr_mtr_fft_config_csr_l2 burstOnBurstBoundariesOnly false
set_interface_property pwr_mtr_fft_config_csr_l2 burstcountUnits WORDS
set_interface_property pwr_mtr_fft_config_csr_l2 explicitAddressSpan 0
set_interface_property pwr_mtr_fft_config_csr_l2 holdTime 0
set_interface_property pwr_mtr_fft_config_csr_l2 linewrapBursts false
set_interface_property pwr_mtr_fft_config_csr_l2 maximumPendingReadTransactions 1
set_interface_property pwr_mtr_fft_config_csr_l2 maximumPendingWriteTransactions 0
set_interface_property pwr_mtr_fft_config_csr_l2 minimumResponseLatency 1
set_interface_property pwr_mtr_fft_config_csr_l2 readLatency 0
set_interface_property pwr_mtr_fft_config_csr_l2 readWaitTime 1
set_interface_property pwr_mtr_fft_config_csr_l2 setupTime 0
set_interface_property pwr_mtr_fft_config_csr_l2 timingUnits Cycles
set_interface_property pwr_mtr_fft_config_csr_l2 transparentBridge false
set_interface_property pwr_mtr_fft_config_csr_l2 waitrequestAllowance 0
set_interface_property pwr_mtr_fft_config_csr_l2 writeWaitTime 0
set_interface_property pwr_mtr_fft_config_csr_l2 dfhFeatureGuid 0
set_interface_property pwr_mtr_fft_config_csr_l2 dfhGroupId 0
set_interface_property pwr_mtr_fft_config_csr_l2 dfhParameterId ""
set_interface_property pwr_mtr_fft_config_csr_l2 dfhParameterName ""
set_interface_property pwr_mtr_fft_config_csr_l2 dfhParameterVersion ""
set_interface_property pwr_mtr_fft_config_csr_l2 dfhParameterData ""
set_interface_property pwr_mtr_fft_config_csr_l2 dfhParameterDataLength ""
set_interface_property pwr_mtr_fft_config_csr_l2 dfhFeatureMajorVersion 0
set_interface_property pwr_mtr_fft_config_csr_l2 dfhFeatureMinorVersion 0
set_interface_property pwr_mtr_fft_config_csr_l2 dfhFeatureId 35
set_interface_property pwr_mtr_fft_config_csr_l2 dfhFeatureType 3
set_interface_property pwr_mtr_fft_config_csr_l2 ENABLED true
set_interface_property pwr_mtr_fft_config_csr_l2 EXPORT_OF ""
set_interface_property pwr_mtr_fft_config_csr_l2 PORT_NAME_MAP ""
set_interface_property pwr_mtr_fft_config_csr_l2 CMSIS_SVD_VARIABLES ""
set_interface_property pwr_mtr_fft_config_csr_l2 SVD_ADDRESS_GROUP ""
set_interface_property pwr_mtr_fft_config_csr_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pwr_mtr_fft_config_csr_l2 SV_INTERFACE_TYPE ""
set_interface_property pwr_mtr_fft_config_csr_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pwr_mtr_fft_config_csr_l2 pwr_mtr_fft_config_csr_writedata_l2 writedata Input 32
add_interface_port pwr_mtr_fft_config_csr_l2 pwr_mtr_fft_config_csr_read_l2 read Input 1
add_interface_port pwr_mtr_fft_config_csr_l2 pwr_mtr_fft_config_csr_write_l2 write Input 1
add_interface_port pwr_mtr_fft_config_csr_l2 pwr_mtr_fft_config_csr_readdata_l2 readdata Output 32
add_interface_port pwr_mtr_fft_config_csr_l2 pwr_mtr_fft_config_csr_readdatavalid_l2 readdatavalid Output 1
add_interface_port pwr_mtr_fft_config_csr_l2 pwr_mtr_fft_config_csr_address_l2 address Input 4
add_interface_port pwr_mtr_fft_config_csr_l2 pwr_mtr_fft_config_csr_waitrequest_l2 waitrequest Output 1
set_interface_assignment pwr_mtr_fft_config_csr_l2 embeddedsw.configuration.isFlash 0
set_interface_assignment pwr_mtr_fft_config_csr_l2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pwr_mtr_fft_config_csr_l2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pwr_mtr_fft_config_csr_l2 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pm_fft_hist_mm_bridge_l1
# 
add_interface pm_fft_hist_mm_bridge_l1 avalon end
set_interface_property pm_fft_hist_mm_bridge_l1 addressGroup 0
set_interface_property pm_fft_hist_mm_bridge_l1 addressUnits WORDS
set_interface_property pm_fft_hist_mm_bridge_l1 associatedClock clock_csr
set_interface_property pm_fft_hist_mm_bridge_l1 associatedReset reset_csr_n
set_interface_property pm_fft_hist_mm_bridge_l1 bitsPerSymbol 8
set_interface_property pm_fft_hist_mm_bridge_l1 bridgedAddressOffset ""
set_interface_property pm_fft_hist_mm_bridge_l1 bridgesToMaster ""
set_interface_property pm_fft_hist_mm_bridge_l1 burstOnBurstBoundariesOnly false
set_interface_property pm_fft_hist_mm_bridge_l1 burstcountUnits WORDS
set_interface_property pm_fft_hist_mm_bridge_l1 explicitAddressSpan 0
set_interface_property pm_fft_hist_mm_bridge_l1 holdTime 0
set_interface_property pm_fft_hist_mm_bridge_l1 linewrapBursts false
set_interface_property pm_fft_hist_mm_bridge_l1 maximumPendingReadTransactions 1
set_interface_property pm_fft_hist_mm_bridge_l1 maximumPendingWriteTransactions 0
set_interface_property pm_fft_hist_mm_bridge_l1 minimumResponseLatency 1
set_interface_property pm_fft_hist_mm_bridge_l1 readLatency 0
set_interface_property pm_fft_hist_mm_bridge_l1 readWaitTime 1
set_interface_property pm_fft_hist_mm_bridge_l1 setupTime 0
set_interface_property pm_fft_hist_mm_bridge_l1 timingUnits Cycles
set_interface_property pm_fft_hist_mm_bridge_l1 transparentBridge false
set_interface_property pm_fft_hist_mm_bridge_l1 waitrequestAllowance 0
set_interface_property pm_fft_hist_mm_bridge_l1 writeWaitTime 0
set_interface_property pm_fft_hist_mm_bridge_l1 dfhFeatureGuid 0
set_interface_property pm_fft_hist_mm_bridge_l1 dfhGroupId 0
set_interface_property pm_fft_hist_mm_bridge_l1 dfhParameterId ""
set_interface_property pm_fft_hist_mm_bridge_l1 dfhParameterName ""
set_interface_property pm_fft_hist_mm_bridge_l1 dfhParameterVersion ""
set_interface_property pm_fft_hist_mm_bridge_l1 dfhParameterData ""
set_interface_property pm_fft_hist_mm_bridge_l1 dfhParameterDataLength ""
set_interface_property pm_fft_hist_mm_bridge_l1 dfhFeatureMajorVersion 0
set_interface_property pm_fft_hist_mm_bridge_l1 dfhFeatureMinorVersion 0
set_interface_property pm_fft_hist_mm_bridge_l1 dfhFeatureId 35
set_interface_property pm_fft_hist_mm_bridge_l1 dfhFeatureType 3
set_interface_property pm_fft_hist_mm_bridge_l1 ENABLED true
set_interface_property pm_fft_hist_mm_bridge_l1 EXPORT_OF ""
set_interface_property pm_fft_hist_mm_bridge_l1 PORT_NAME_MAP ""
set_interface_property pm_fft_hist_mm_bridge_l1 CMSIS_SVD_VARIABLES ""
set_interface_property pm_fft_hist_mm_bridge_l1 SVD_ADDRESS_GROUP ""
set_interface_property pm_fft_hist_mm_bridge_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pm_fft_hist_mm_bridge_l1 SV_INTERFACE_TYPE ""
set_interface_property pm_fft_hist_mm_bridge_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pm_fft_hist_mm_bridge_l1 pm_fft_hist_mm_bridge_address_l1 address Input 12
add_interface_port pm_fft_hist_mm_bridge_l1 pm_fft_hist_mm_bridge_chipselect_l1 chipselect Input 1
add_interface_port pm_fft_hist_mm_bridge_l1 pm_fft_hist_mm_bridge_read_l1 read Input 1
add_interface_port pm_fft_hist_mm_bridge_l1 pm_fft_hist_mm_bridge_write_l1 write Input 1
add_interface_port pm_fft_hist_mm_bridge_l1 pm_fft_hist_mm_bridge_writedata_l1 writedata Input 32
add_interface_port pm_fft_hist_mm_bridge_l1 pm_fft_hist_mm_bridge_byteenable_l1 byteenable Input 4
add_interface_port pm_fft_hist_mm_bridge_l1 pm_fft_hist_mm_bridge_readdata_l1 readdata Output 32
add_interface_port pm_fft_hist_mm_bridge_l1 pm_fft_hist_mm_bridge_readdatavalid_l1 readdatavalid Output 1
add_interface_port pm_fft_hist_mm_bridge_l1 pm_fft_hist_mm_bridge_waitrequest_l1 waitrequest Output 1
set_interface_assignment pm_fft_hist_mm_bridge_l1 embeddedsw.configuration.isFlash 0
set_interface_assignment pm_fft_hist_mm_bridge_l1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pm_fft_hist_mm_bridge_l1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pm_fft_hist_mm_bridge_l1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pm_fft_hist_mm_bridge_l2
# 
add_interface pm_fft_hist_mm_bridge_l2 avalon end
set_interface_property pm_fft_hist_mm_bridge_l2 addressGroup 0
set_interface_property pm_fft_hist_mm_bridge_l2 addressUnits WORDS
set_interface_property pm_fft_hist_mm_bridge_l2 associatedClock clock_csr
set_interface_property pm_fft_hist_mm_bridge_l2 associatedReset reset_csr_n
set_interface_property pm_fft_hist_mm_bridge_l2 bitsPerSymbol 8
set_interface_property pm_fft_hist_mm_bridge_l2 bridgedAddressOffset ""
set_interface_property pm_fft_hist_mm_bridge_l2 bridgesToMaster ""
set_interface_property pm_fft_hist_mm_bridge_l2 burstOnBurstBoundariesOnly false
set_interface_property pm_fft_hist_mm_bridge_l2 burstcountUnits WORDS
set_interface_property pm_fft_hist_mm_bridge_l2 explicitAddressSpan 0
set_interface_property pm_fft_hist_mm_bridge_l2 holdTime 0
set_interface_property pm_fft_hist_mm_bridge_l2 linewrapBursts false
set_interface_property pm_fft_hist_mm_bridge_l2 maximumPendingReadTransactions 1
set_interface_property pm_fft_hist_mm_bridge_l2 maximumPendingWriteTransactions 0
set_interface_property pm_fft_hist_mm_bridge_l2 minimumResponseLatency 1
set_interface_property pm_fft_hist_mm_bridge_l2 readLatency 0
set_interface_property pm_fft_hist_mm_bridge_l2 readWaitTime 1
set_interface_property pm_fft_hist_mm_bridge_l2 setupTime 0
set_interface_property pm_fft_hist_mm_bridge_l2 timingUnits Cycles
set_interface_property pm_fft_hist_mm_bridge_l2 transparentBridge false
set_interface_property pm_fft_hist_mm_bridge_l2 waitrequestAllowance 0
set_interface_property pm_fft_hist_mm_bridge_l2 writeWaitTime 0
set_interface_property pm_fft_hist_mm_bridge_l2 dfhFeatureGuid 0
set_interface_property pm_fft_hist_mm_bridge_l2 dfhGroupId 0
set_interface_property pm_fft_hist_mm_bridge_l2 dfhParameterId ""
set_interface_property pm_fft_hist_mm_bridge_l2 dfhParameterName ""
set_interface_property pm_fft_hist_mm_bridge_l2 dfhParameterVersion ""
set_interface_property pm_fft_hist_mm_bridge_l2 dfhParameterData ""
set_interface_property pm_fft_hist_mm_bridge_l2 dfhParameterDataLength ""
set_interface_property pm_fft_hist_mm_bridge_l2 dfhFeatureMajorVersion 0
set_interface_property pm_fft_hist_mm_bridge_l2 dfhFeatureMinorVersion 0
set_interface_property pm_fft_hist_mm_bridge_l2 dfhFeatureId 35
set_interface_property pm_fft_hist_mm_bridge_l2 dfhFeatureType 3
set_interface_property pm_fft_hist_mm_bridge_l2 ENABLED true
set_interface_property pm_fft_hist_mm_bridge_l2 EXPORT_OF ""
set_interface_property pm_fft_hist_mm_bridge_l2 PORT_NAME_MAP ""
set_interface_property pm_fft_hist_mm_bridge_l2 CMSIS_SVD_VARIABLES ""
set_interface_property pm_fft_hist_mm_bridge_l2 SVD_ADDRESS_GROUP ""
set_interface_property pm_fft_hist_mm_bridge_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pm_fft_hist_mm_bridge_l2 SV_INTERFACE_TYPE ""
set_interface_property pm_fft_hist_mm_bridge_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pm_fft_hist_mm_bridge_l2 pm_fft_hist_mm_bridge_address_l2 address Input 12
add_interface_port pm_fft_hist_mm_bridge_l2 pm_fft_hist_mm_bridge_chipselect_l2 chipselect Input 1
add_interface_port pm_fft_hist_mm_bridge_l2 pm_fft_hist_mm_bridge_read_l2 read Input 1
add_interface_port pm_fft_hist_mm_bridge_l2 pm_fft_hist_mm_bridge_write_l2 write Input 1
add_interface_port pm_fft_hist_mm_bridge_l2 pm_fft_hist_mm_bridge_writedata_l2 writedata Input 32
add_interface_port pm_fft_hist_mm_bridge_l2 pm_fft_hist_mm_bridge_byteenable_l2 byteenable Input 4
add_interface_port pm_fft_hist_mm_bridge_l2 pm_fft_hist_mm_bridge_readdata_l2 readdata Output 32
add_interface_port pm_fft_hist_mm_bridge_l2 pm_fft_hist_mm_bridge_readdatavalid_l2 readdatavalid Output 1
add_interface_port pm_fft_hist_mm_bridge_l2 pm_fft_hist_mm_bridge_waitrequest_l2 waitrequest Output 1
set_interface_assignment pm_fft_hist_mm_bridge_l2 embeddedsw.configuration.isFlash 0
set_interface_assignment pm_fft_hist_mm_bridge_l2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pm_fft_hist_mm_bridge_l2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pm_fft_hist_mm_bridge_l2 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pm_stat_ifft_mm_bridge_l1
# 
add_interface pm_stat_ifft_mm_bridge_l1 avalon end
set_interface_property pm_stat_ifft_mm_bridge_l1 addressGroup 0
set_interface_property pm_stat_ifft_mm_bridge_l1 addressUnits WORDS
set_interface_property pm_stat_ifft_mm_bridge_l1 associatedClock clock_csr
set_interface_property pm_stat_ifft_mm_bridge_l1 associatedReset reset_csr_n
set_interface_property pm_stat_ifft_mm_bridge_l1 bitsPerSymbol 8
set_interface_property pm_stat_ifft_mm_bridge_l1 bridgedAddressOffset ""
set_interface_property pm_stat_ifft_mm_bridge_l1 bridgesToMaster ""
set_interface_property pm_stat_ifft_mm_bridge_l1 burstOnBurstBoundariesOnly false
set_interface_property pm_stat_ifft_mm_bridge_l1 burstcountUnits WORDS
set_interface_property pm_stat_ifft_mm_bridge_l1 explicitAddressSpan 0
set_interface_property pm_stat_ifft_mm_bridge_l1 holdTime 0
set_interface_property pm_stat_ifft_mm_bridge_l1 linewrapBursts false
set_interface_property pm_stat_ifft_mm_bridge_l1 maximumPendingReadTransactions 1
set_interface_property pm_stat_ifft_mm_bridge_l1 maximumPendingWriteTransactions 0
set_interface_property pm_stat_ifft_mm_bridge_l1 minimumResponseLatency 1
set_interface_property pm_stat_ifft_mm_bridge_l1 readLatency 0
set_interface_property pm_stat_ifft_mm_bridge_l1 readWaitTime 1
set_interface_property pm_stat_ifft_mm_bridge_l1 setupTime 0
set_interface_property pm_stat_ifft_mm_bridge_l1 timingUnits Cycles
set_interface_property pm_stat_ifft_mm_bridge_l1 transparentBridge false
set_interface_property pm_stat_ifft_mm_bridge_l1 waitrequestAllowance 0
set_interface_property pm_stat_ifft_mm_bridge_l1 writeWaitTime 0
set_interface_property pm_stat_ifft_mm_bridge_l1 dfhFeatureGuid 0
set_interface_property pm_stat_ifft_mm_bridge_l1 dfhGroupId 0
set_interface_property pm_stat_ifft_mm_bridge_l1 dfhParameterId ""
set_interface_property pm_stat_ifft_mm_bridge_l1 dfhParameterName ""
set_interface_property pm_stat_ifft_mm_bridge_l1 dfhParameterVersion ""
set_interface_property pm_stat_ifft_mm_bridge_l1 dfhParameterData ""
set_interface_property pm_stat_ifft_mm_bridge_l1 dfhParameterDataLength ""
set_interface_property pm_stat_ifft_mm_bridge_l1 dfhFeatureMajorVersion 0
set_interface_property pm_stat_ifft_mm_bridge_l1 dfhFeatureMinorVersion 0
set_interface_property pm_stat_ifft_mm_bridge_l1 dfhFeatureId 35
set_interface_property pm_stat_ifft_mm_bridge_l1 dfhFeatureType 3
set_interface_property pm_stat_ifft_mm_bridge_l1 ENABLED true
set_interface_property pm_stat_ifft_mm_bridge_l1 EXPORT_OF ""
set_interface_property pm_stat_ifft_mm_bridge_l1 PORT_NAME_MAP ""
set_interface_property pm_stat_ifft_mm_bridge_l1 CMSIS_SVD_VARIABLES ""
set_interface_property pm_stat_ifft_mm_bridge_l1 SVD_ADDRESS_GROUP ""
set_interface_property pm_stat_ifft_mm_bridge_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pm_stat_ifft_mm_bridge_l1 SV_INTERFACE_TYPE ""
set_interface_property pm_stat_ifft_mm_bridge_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pm_stat_ifft_mm_bridge_l1 pm_stat_ifft_mm_bridge_address_l1 address Input 10
add_interface_port pm_stat_ifft_mm_bridge_l1 pm_stat_ifft_mm_bridge_chipselect_l1 chipselect Input 1
add_interface_port pm_stat_ifft_mm_bridge_l1 pm_stat_ifft_mm_bridge_read_l1 read Input 1
add_interface_port pm_stat_ifft_mm_bridge_l1 pm_stat_ifft_mm_bridge_write_l1 write Input 1
add_interface_port pm_stat_ifft_mm_bridge_l1 pm_stat_ifft_mm_bridge_writedata_l1 writedata Input 32
add_interface_port pm_stat_ifft_mm_bridge_l1 pm_stat_ifft_mm_bridge_byteenable_l1 byteenable Input 4
add_interface_port pm_stat_ifft_mm_bridge_l1 pm_stat_ifft_mm_bridge_readdata_l1 readdata Output 32
add_interface_port pm_stat_ifft_mm_bridge_l1 pm_stat_ifft_mm_bridge_readdatavalid_l1 readdatavalid Output 1
add_interface_port pm_stat_ifft_mm_bridge_l1 pm_stat_ifft_mm_bridge_waitrequest_l1 waitrequest Output 1
set_interface_assignment pm_stat_ifft_mm_bridge_l1 embeddedsw.configuration.isFlash 0
set_interface_assignment pm_stat_ifft_mm_bridge_l1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pm_stat_ifft_mm_bridge_l1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pm_stat_ifft_mm_bridge_l1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pm_stat_ifft_mm_bridge_l2
# 
add_interface pm_stat_ifft_mm_bridge_l2 avalon end
set_interface_property pm_stat_ifft_mm_bridge_l2 addressGroup 0
set_interface_property pm_stat_ifft_mm_bridge_l2 addressUnits WORDS
set_interface_property pm_stat_ifft_mm_bridge_l2 associatedClock clock_csr
set_interface_property pm_stat_ifft_mm_bridge_l2 associatedReset reset_csr_n
set_interface_property pm_stat_ifft_mm_bridge_l2 bitsPerSymbol 8
set_interface_property pm_stat_ifft_mm_bridge_l2 bridgedAddressOffset ""
set_interface_property pm_stat_ifft_mm_bridge_l2 bridgesToMaster ""
set_interface_property pm_stat_ifft_mm_bridge_l2 burstOnBurstBoundariesOnly false
set_interface_property pm_stat_ifft_mm_bridge_l2 burstcountUnits WORDS
set_interface_property pm_stat_ifft_mm_bridge_l2 explicitAddressSpan 0
set_interface_property pm_stat_ifft_mm_bridge_l2 holdTime 0
set_interface_property pm_stat_ifft_mm_bridge_l2 linewrapBursts false
set_interface_property pm_stat_ifft_mm_bridge_l2 maximumPendingReadTransactions 1
set_interface_property pm_stat_ifft_mm_bridge_l2 maximumPendingWriteTransactions 0
set_interface_property pm_stat_ifft_mm_bridge_l2 minimumResponseLatency 1
set_interface_property pm_stat_ifft_mm_bridge_l2 readLatency 0
set_interface_property pm_stat_ifft_mm_bridge_l2 readWaitTime 1
set_interface_property pm_stat_ifft_mm_bridge_l2 setupTime 0
set_interface_property pm_stat_ifft_mm_bridge_l2 timingUnits Cycles
set_interface_property pm_stat_ifft_mm_bridge_l2 transparentBridge false
set_interface_property pm_stat_ifft_mm_bridge_l2 waitrequestAllowance 0
set_interface_property pm_stat_ifft_mm_bridge_l2 writeWaitTime 0
set_interface_property pm_stat_ifft_mm_bridge_l2 dfhFeatureGuid 0
set_interface_property pm_stat_ifft_mm_bridge_l2 dfhGroupId 0
set_interface_property pm_stat_ifft_mm_bridge_l2 dfhParameterId ""
set_interface_property pm_stat_ifft_mm_bridge_l2 dfhParameterName ""
set_interface_property pm_stat_ifft_mm_bridge_l2 dfhParameterVersion ""
set_interface_property pm_stat_ifft_mm_bridge_l2 dfhParameterData ""
set_interface_property pm_stat_ifft_mm_bridge_l2 dfhParameterDataLength ""
set_interface_property pm_stat_ifft_mm_bridge_l2 dfhFeatureMajorVersion 0
set_interface_property pm_stat_ifft_mm_bridge_l2 dfhFeatureMinorVersion 0
set_interface_property pm_stat_ifft_mm_bridge_l2 dfhFeatureId 35
set_interface_property pm_stat_ifft_mm_bridge_l2 dfhFeatureType 3
set_interface_property pm_stat_ifft_mm_bridge_l2 ENABLED true
set_interface_property pm_stat_ifft_mm_bridge_l2 EXPORT_OF ""
set_interface_property pm_stat_ifft_mm_bridge_l2 PORT_NAME_MAP ""
set_interface_property pm_stat_ifft_mm_bridge_l2 CMSIS_SVD_VARIABLES ""
set_interface_property pm_stat_ifft_mm_bridge_l2 SVD_ADDRESS_GROUP ""
set_interface_property pm_stat_ifft_mm_bridge_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pm_stat_ifft_mm_bridge_l2 SV_INTERFACE_TYPE ""
set_interface_property pm_stat_ifft_mm_bridge_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pm_stat_ifft_mm_bridge_l2 pm_stat_ifft_mm_bridge_address_l2 address Input 10
add_interface_port pm_stat_ifft_mm_bridge_l2 pm_stat_ifft_mm_bridge_chipselect_l2 chipselect Input 1
add_interface_port pm_stat_ifft_mm_bridge_l2 pm_stat_ifft_mm_bridge_read_l2 read Input 1
add_interface_port pm_stat_ifft_mm_bridge_l2 pm_stat_ifft_mm_bridge_write_l2 write Input 1
add_interface_port pm_stat_ifft_mm_bridge_l2 pm_stat_ifft_mm_bridge_writedata_l2 writedata Input 32
add_interface_port pm_stat_ifft_mm_bridge_l2 pm_stat_ifft_mm_bridge_byteenable_l2 byteenable Input 4
add_interface_port pm_stat_ifft_mm_bridge_l2 pm_stat_ifft_mm_bridge_readdata_l2 readdata Output 32
add_interface_port pm_stat_ifft_mm_bridge_l2 pm_stat_ifft_mm_bridge_readdatavalid_l2 readdatavalid Output 1
add_interface_port pm_stat_ifft_mm_bridge_l2 pm_stat_ifft_mm_bridge_waitrequest_l2 waitrequest Output 1
set_interface_assignment pm_stat_ifft_mm_bridge_l2 embeddedsw.configuration.isFlash 0
set_interface_assignment pm_stat_ifft_mm_bridge_l2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pm_stat_ifft_mm_bridge_l2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pm_stat_ifft_mm_bridge_l2 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pm_stat_fft_mm_bridge_l1
# 
add_interface pm_stat_fft_mm_bridge_l1 avalon end
set_interface_property pm_stat_fft_mm_bridge_l1 addressGroup 0
set_interface_property pm_stat_fft_mm_bridge_l1 addressUnits WORDS
set_interface_property pm_stat_fft_mm_bridge_l1 associatedClock clock_csr
set_interface_property pm_stat_fft_mm_bridge_l1 associatedReset reset_csr_n
set_interface_property pm_stat_fft_mm_bridge_l1 bitsPerSymbol 8
set_interface_property pm_stat_fft_mm_bridge_l1 bridgedAddressOffset ""
set_interface_property pm_stat_fft_mm_bridge_l1 bridgesToMaster ""
set_interface_property pm_stat_fft_mm_bridge_l1 burstOnBurstBoundariesOnly false
set_interface_property pm_stat_fft_mm_bridge_l1 burstcountUnits WORDS
set_interface_property pm_stat_fft_mm_bridge_l1 explicitAddressSpan 0
set_interface_property pm_stat_fft_mm_bridge_l1 holdTime 0
set_interface_property pm_stat_fft_mm_bridge_l1 linewrapBursts false
set_interface_property pm_stat_fft_mm_bridge_l1 maximumPendingReadTransactions 1
set_interface_property pm_stat_fft_mm_bridge_l1 maximumPendingWriteTransactions 0
set_interface_property pm_stat_fft_mm_bridge_l1 minimumResponseLatency 1
set_interface_property pm_stat_fft_mm_bridge_l1 readLatency 0
set_interface_property pm_stat_fft_mm_bridge_l1 readWaitTime 1
set_interface_property pm_stat_fft_mm_bridge_l1 setupTime 0
set_interface_property pm_stat_fft_mm_bridge_l1 timingUnits Cycles
set_interface_property pm_stat_fft_mm_bridge_l1 transparentBridge false
set_interface_property pm_stat_fft_mm_bridge_l1 waitrequestAllowance 0
set_interface_property pm_stat_fft_mm_bridge_l1 writeWaitTime 0
set_interface_property pm_stat_fft_mm_bridge_l1 dfhFeatureGuid 0
set_interface_property pm_stat_fft_mm_bridge_l1 dfhGroupId 0
set_interface_property pm_stat_fft_mm_bridge_l1 dfhParameterId ""
set_interface_property pm_stat_fft_mm_bridge_l1 dfhParameterName ""
set_interface_property pm_stat_fft_mm_bridge_l1 dfhParameterVersion ""
set_interface_property pm_stat_fft_mm_bridge_l1 dfhParameterData ""
set_interface_property pm_stat_fft_mm_bridge_l1 dfhParameterDataLength ""
set_interface_property pm_stat_fft_mm_bridge_l1 dfhFeatureMajorVersion 0
set_interface_property pm_stat_fft_mm_bridge_l1 dfhFeatureMinorVersion 0
set_interface_property pm_stat_fft_mm_bridge_l1 dfhFeatureId 35
set_interface_property pm_stat_fft_mm_bridge_l1 dfhFeatureType 3
set_interface_property pm_stat_fft_mm_bridge_l1 ENABLED true
set_interface_property pm_stat_fft_mm_bridge_l1 EXPORT_OF ""
set_interface_property pm_stat_fft_mm_bridge_l1 PORT_NAME_MAP ""
set_interface_property pm_stat_fft_mm_bridge_l1 CMSIS_SVD_VARIABLES ""
set_interface_property pm_stat_fft_mm_bridge_l1 SVD_ADDRESS_GROUP ""
set_interface_property pm_stat_fft_mm_bridge_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pm_stat_fft_mm_bridge_l1 SV_INTERFACE_TYPE ""
set_interface_property pm_stat_fft_mm_bridge_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pm_stat_fft_mm_bridge_l1 pm_stat_fft_mm_bridge_address_l1 address Input 10
add_interface_port pm_stat_fft_mm_bridge_l1 pm_stat_fft_mm_bridge_chipselect_l1 chipselect Input 1
add_interface_port pm_stat_fft_mm_bridge_l1 pm_stat_fft_mm_bridge_read_l1 read Input 1
add_interface_port pm_stat_fft_mm_bridge_l1 pm_stat_fft_mm_bridge_write_l1 write Input 1
add_interface_port pm_stat_fft_mm_bridge_l1 pm_stat_fft_mm_bridge_writedata_l1 writedata Input 32
add_interface_port pm_stat_fft_mm_bridge_l1 pm_stat_fft_mm_bridge_byteenable_l1 byteenable Input 4
add_interface_port pm_stat_fft_mm_bridge_l1 pm_stat_fft_mm_bridge_readdata_l1 readdata Output 32
add_interface_port pm_stat_fft_mm_bridge_l1 pm_stat_fft_mm_bridge_readdatavalid_l1 readdatavalid Output 1
add_interface_port pm_stat_fft_mm_bridge_l1 pm_stat_fft_mm_bridge_waitrequest_l1 waitrequest Output 1
set_interface_assignment pm_stat_fft_mm_bridge_l1 embeddedsw.configuration.isFlash 0
set_interface_assignment pm_stat_fft_mm_bridge_l1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pm_stat_fft_mm_bridge_l1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pm_stat_fft_mm_bridge_l1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point pm_stat_fft_mm_bridge_l2
# 
add_interface pm_stat_fft_mm_bridge_l2 avalon end
set_interface_property pm_stat_fft_mm_bridge_l2 addressGroup 0
set_interface_property pm_stat_fft_mm_bridge_l2 addressUnits WORDS
set_interface_property pm_stat_fft_mm_bridge_l2 associatedClock clock_csr
set_interface_property pm_stat_fft_mm_bridge_l2 associatedReset reset_csr_n
set_interface_property pm_stat_fft_mm_bridge_l2 bitsPerSymbol 8
set_interface_property pm_stat_fft_mm_bridge_l2 bridgedAddressOffset ""
set_interface_property pm_stat_fft_mm_bridge_l2 bridgesToMaster ""
set_interface_property pm_stat_fft_mm_bridge_l2 burstOnBurstBoundariesOnly false
set_interface_property pm_stat_fft_mm_bridge_l2 burstcountUnits WORDS
set_interface_property pm_stat_fft_mm_bridge_l2 explicitAddressSpan 0
set_interface_property pm_stat_fft_mm_bridge_l2 holdTime 0
set_interface_property pm_stat_fft_mm_bridge_l2 linewrapBursts false
set_interface_property pm_stat_fft_mm_bridge_l2 maximumPendingReadTransactions 1
set_interface_property pm_stat_fft_mm_bridge_l2 maximumPendingWriteTransactions 0
set_interface_property pm_stat_fft_mm_bridge_l2 minimumResponseLatency 1
set_interface_property pm_stat_fft_mm_bridge_l2 readLatency 0
set_interface_property pm_stat_fft_mm_bridge_l2 readWaitTime 1
set_interface_property pm_stat_fft_mm_bridge_l2 setupTime 0
set_interface_property pm_stat_fft_mm_bridge_l2 timingUnits Cycles
set_interface_property pm_stat_fft_mm_bridge_l2 transparentBridge false
set_interface_property pm_stat_fft_mm_bridge_l2 waitrequestAllowance 0
set_interface_property pm_stat_fft_mm_bridge_l2 writeWaitTime 0
set_interface_property pm_stat_fft_mm_bridge_l2 dfhFeatureGuid 0
set_interface_property pm_stat_fft_mm_bridge_l2 dfhGroupId 0
set_interface_property pm_stat_fft_mm_bridge_l2 dfhParameterId ""
set_interface_property pm_stat_fft_mm_bridge_l2 dfhParameterName ""
set_interface_property pm_stat_fft_mm_bridge_l2 dfhParameterVersion ""
set_interface_property pm_stat_fft_mm_bridge_l2 dfhParameterData ""
set_interface_property pm_stat_fft_mm_bridge_l2 dfhParameterDataLength ""
set_interface_property pm_stat_fft_mm_bridge_l2 dfhFeatureMajorVersion 0
set_interface_property pm_stat_fft_mm_bridge_l2 dfhFeatureMinorVersion 0
set_interface_property pm_stat_fft_mm_bridge_l2 dfhFeatureId 35
set_interface_property pm_stat_fft_mm_bridge_l2 dfhFeatureType 3
set_interface_property pm_stat_fft_mm_bridge_l2 ENABLED true
set_interface_property pm_stat_fft_mm_bridge_l2 EXPORT_OF ""
set_interface_property pm_stat_fft_mm_bridge_l2 PORT_NAME_MAP ""
set_interface_property pm_stat_fft_mm_bridge_l2 CMSIS_SVD_VARIABLES ""
set_interface_property pm_stat_fft_mm_bridge_l2 SVD_ADDRESS_GROUP ""
set_interface_property pm_stat_fft_mm_bridge_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pm_stat_fft_mm_bridge_l2 SV_INTERFACE_TYPE ""
set_interface_property pm_stat_fft_mm_bridge_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pm_stat_fft_mm_bridge_l2 pm_stat_fft_mm_bridge_address_l2 address Input 10
add_interface_port pm_stat_fft_mm_bridge_l2 pm_stat_fft_mm_bridge_chipselect_l2 chipselect Input 1
add_interface_port pm_stat_fft_mm_bridge_l2 pm_stat_fft_mm_bridge_read_l2 read Input 1
add_interface_port pm_stat_fft_mm_bridge_l2 pm_stat_fft_mm_bridge_write_l2 write Input 1
add_interface_port pm_stat_fft_mm_bridge_l2 pm_stat_fft_mm_bridge_writedata_l2 writedata Input 32
add_interface_port pm_stat_fft_mm_bridge_l2 pm_stat_fft_mm_bridge_byteenable_l2 byteenable Input 4
add_interface_port pm_stat_fft_mm_bridge_l2 pm_stat_fft_mm_bridge_readdata_l2 readdata Output 32
add_interface_port pm_stat_fft_mm_bridge_l2 pm_stat_fft_mm_bridge_readdatavalid_l2 readdatavalid Output 1
add_interface_port pm_stat_fft_mm_bridge_l2 pm_stat_fft_mm_bridge_waitrequest_l2 waitrequest Output 1
set_interface_assignment pm_stat_fft_mm_bridge_l2 embeddedsw.configuration.isFlash 0
set_interface_assignment pm_stat_fft_mm_bridge_l2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment pm_stat_fft_mm_bridge_l2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment pm_stat_fft_mm_bridge_l2 embeddedsw.configuration.isPrintableDevice 0

