<stg><name>wedgePatch_init</name>


<trans_list>

<trans id="263" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="7" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="21" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:0 %apexZ0I_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0I

]]></Node>
<StgValue><ssdm name="apexZ0I_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:12 %wp_parameters5_addr = getelementptr i1 %wp_parameters5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="wp_parameters5_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:13 %wp_parameters5_addr_1 = getelementptr i1 %wp_parameters5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="wp_parameters5_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:16 %wp_parameters8_addr = getelementptr i32 %wp_parameters8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="wp_parameters8_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.lr.ph:19 %store_ln73 = store i32 %apexZ0I_read, i5 %wp_parameters8_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
.lr.ph:20 %store_ln75 = store i1 0, i5 %wp_parameters5_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
.lr.ph:21 %store_ln76 = store i1 0, i5 %wp_parameters5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:1 %superpoint_count_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %superpoint_count

]]></Node>
<StgValue><ssdm name="superpoint_count_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:2 %wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:3 %wp_superpoints_addr_1 = getelementptr i32 %wp_superpoints, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:4 %wp_superpoints1_addr_1 = getelementptr i32 %wp_superpoints1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:5 %wp_superpoints1_addr_2 = getelementptr i32 %wp_superpoints1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:6 %wp_superpoints2_addr_1 = getelementptr i32 %wp_superpoints2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:7 %wp_superpoints2_addr_2 = getelementptr i32 %wp_superpoints2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:8 %wp_superpoints3_addr_1 = getelementptr i32 %wp_superpoints3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:9 %wp_superpoints3_addr_2 = getelementptr i32 %wp_superpoints3, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:10 %wp_superpoints4_addr_1 = getelementptr i32 %wp_superpoints4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:11 %wp_superpoints4_addr_2 = getelementptr i32 %wp_superpoints4, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:14 %wp_parameters5_addr_2 = getelementptr i1 %wp_parameters5, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="wp_parameters5_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:15 %wp_parameters5_addr_3 = getelementptr i1 %wp_parameters5, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="wp_parameters5_addr_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:17 %wp_parameters8_addr_1 = getelementptr i32 %wp_parameters8, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="wp_parameters8_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:18 %wp_parameters8_addr_2 = getelementptr i32 %wp_parameters8, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="wp_parameters8_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
.lr.ph:22 %store_ln77 = store i1 0, i5 %wp_parameters5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
.lr.ph:23 %store_ln78 = store i1 0, i5 %wp_parameters5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph:24 %conv = zext i8 %superpoint_count_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.lr.ph:25 %tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %superpoint_count_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:26 %br_ln80 = br void

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten13 = phi i13 0, void %.lr.ph, i13 %add_ln80, void %.split40

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %i = phi i8 0, void %.lr.ph, i8 %select_ln80_1, void %.split40

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i7 0, void %.lr.ph, i7 %select_ln83_3, void %.split40

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3 %a = phi i5 0, void %.lr.ph, i5 %select_ln83_2, void %.split40

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:4 %b = phi i2 0, void %.lr.ph, i2 %add_ln85, void %.split40

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5 %add_ln80 = add i13 %indvar_flatten13, i13 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7 %icmp_ln80 = icmp_eq  i13 %indvar_flatten13, i13 %tmp_3

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln80 = br i1 %icmp_ln80, void %.split4, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:0 %i_3 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:3 %icmp_ln83 = icmp_eq  i7 %indvar_flatten, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split4:4 %select_ln80 = select i1 %icmp_ln83, i5 0, i5 %a

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split4:5 %select_ln80_1 = select i1 %icmp_ln83, i8 %i_3, i8 %i

]]></Node>
<StgValue><ssdm name="select_ln80_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="8">
<![CDATA[
.split4:6 %trunc_ln80 = trunc i8 %select_ln80_1

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:8 %xor_ln80 = xor i1 %icmp_ln83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln80"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4:9 %icmp_ln85 = icmp_eq  i2 %b, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:10 %and_ln80 = and i1 %icmp_ln85, i1 %xor_ln80

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4:11 %add_ln83 = add i5 %select_ln80, i5 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:13 %or_ln83 = or i1 %and_ln80, i1 %icmp_ln83

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split4:14 %select_ln83 = select i1 %or_ln83, i2 0, i2 %b

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="5">
<![CDATA[
.split4:15 %trunc_ln87 = trunc i5 %add_ln83

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="5">
<![CDATA[
.split4:16 %trunc_ln87_1 = trunc i5 %a

]]></Node>
<StgValue><ssdm name="trunc_ln87_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split4:17 %select_ln80_2 = select i1 %icmp_ln83, i4 0, i4 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="select_ln80_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split4:18 %select_ln83_1 = select i1 %and_ln80, i4 %trunc_ln87, i4 %select_ln80_2

]]></Node>
<StgValue><ssdm name="select_ln83_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.split4:19 %tmp_4_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln83_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split4:21 %select_ln83_2 = select i1 %and_ln80, i5 %add_ln83, i5 %select_ln80

]]></Node>
<StgValue><ssdm name="select_ln83_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="2">
<![CDATA[
.split4:22 %zext_ln87 = zext i2 %select_ln83

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4:23 %add_ln87 = add i5 %tmp_4_cast, i5 %zext_ln87

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="5">
<![CDATA[
.split4:24 %zext_ln87_1 = zext i5 %add_ln87

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:25 %wp_superpoints_addr_2 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:26 %wp_superpoints1_addr = getelementptr i32 %wp_superpoints1, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:27 %wp_superpoints2_addr = getelementptr i32 %wp_superpoints2, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:28 %wp_superpoints3_addr = getelementptr i32 %wp_superpoints3, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:29 %wp_superpoints4_addr = getelementptr i32 %wp_superpoints4, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:30 %superpointsI_addr = getelementptr i32 %superpointsI, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="superpointsI_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:31 %superpointsI9_addr = getelementptr i32 %superpointsI9, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="superpointsI9_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:32 %superpointsI10_addr = getelementptr i32 %superpointsI10, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="superpointsI10_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:33 %superpointsI11_addr = getelementptr i32 %superpointsI11, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="superpointsI11_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:34 %superpointsI12_addr = getelementptr i32 %superpointsI12, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="superpointsI12_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
.split4:36 %superpointsI_load = load i5 %superpointsI_addr

]]></Node>
<StgValue><ssdm name="superpointsI_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
.split4:37 %superpointsI9_load = load i5 %superpointsI9_addr

]]></Node>
<StgValue><ssdm name="superpointsI9_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="5">
<![CDATA[
.split4:38 %superpointsI10_load = load i5 %superpointsI10_addr

]]></Node>
<StgValue><ssdm name="superpointsI10_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
.split4:39 %superpointsI11_load = load i5 %superpointsI11_addr

]]></Node>
<StgValue><ssdm name="superpointsI11_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
.split4:40 %superpointsI12_load = load i5 %superpointsI12_addr

]]></Node>
<StgValue><ssdm name="superpointsI12_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.split4:42 %switch_ln87 = switch i3 %trunc_ln80, void %branch4, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3

]]></Node>
<StgValue><ssdm name="switch_ln87"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split40:0 %add_ln85 = add i2 %select_ln83, i2 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split40:1 %add_ln83_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split40:2 %select_ln83_3 = select i1 %icmp_ln83, i7 1, i7 %add_ln83_1

]]></Node>
<StgValue><ssdm name="select_ln83_3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.split40:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_80_1_VITIS_LOOP_83_2_VITIS_LOOP_85_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split4:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 8160, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:12 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_2_VITIS_LOOP_85_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:20 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:35 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
.split4:36 %superpointsI_load = load i5 %superpointsI_addr

]]></Node>
<StgValue><ssdm name="superpointsI_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
.split4:37 %superpointsI9_load = load i5 %superpointsI9_addr

]]></Node>
<StgValue><ssdm name="superpointsI9_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="5">
<![CDATA[
.split4:38 %superpointsI10_load = load i5 %superpointsI10_addr

]]></Node>
<StgValue><ssdm name="superpointsI10_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
.split4:39 %superpointsI11_load = load i5 %superpointsI11_addr

]]></Node>
<StgValue><ssdm name="superpointsI11_load"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
.split4:40 %superpointsI12_load = load i5 %superpointsI12_addr

]]></Node>
<StgValue><ssdm name="superpointsI12_load"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
.split4:41 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %superpointsI_load, i32 %superpointsI9_load, i32 %superpointsI10_load, i32 %superpointsI11_load, i32 %superpointsI12_load, i3 %trunc_ln80

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch3:0 %store_ln87 = store i32 %tmp_2, i5 %wp_superpoints3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln87 = br void %.split40

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch2:0 %store_ln87 = store i32 %tmp_2, i5 %wp_superpoints2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln87 = br void %.split40

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch1:0 %store_ln87 = store i32 %tmp_2, i5 %wp_superpoints1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln87 = br void %.split40

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch0:0 %store_ln87 = store i32 %tmp_2, i5 %wp_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln87 = br void %.split40

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="!0"/>
<literal name="trunc_ln80" val="!1"/>
<literal name="trunc_ln80" val="!2"/>
<literal name="trunc_ln80" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch4:0 %store_ln87 = store i32 %tmp_2, i5 %wp_superpoints4_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="!0"/>
<literal name="trunc_ln80" val="!1"/>
<literal name="trunc_ln80" val="!2"/>
<literal name="trunc_ln80" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln87 = br void %.split40

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:0 %empty_72 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:1 %store_ln91 = store i32 %conv, i5 %wp_parameters8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:2 %wp_superpoints_load = load i5 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:6 %wp_superpoints_load_1 = load i5 %wp_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:15 %store_ln42 = store i32 0, i5 %wp_parameters8_addr_2

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:16 %wp_superpoints1_load = load i5 %wp_superpoints1_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:17 %wp_superpoints2_load = load i5 %wp_superpoints2_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:18 %wp_superpoints3_load = load i5 %wp_superpoints3_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:19 %wp_superpoints4_load = load i5 %wp_superpoints4_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:20 %wp_superpoints1_load_1 = load i5 %wp_superpoints1_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:21 %wp_superpoints2_load_1 = load i5 %wp_superpoints2_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:22 %wp_superpoints3_load_1 = load i5 %wp_superpoints3_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:23 %wp_superpoints4_load_1 = load i5 %wp_superpoints4_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:24 %store_ln44 = store i32 0, i32 %empty_72

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:2 %wp_superpoints_load = load i5 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:3 %icmp_ln878 = icmp_slt  i32 %wp_superpoints_load, i32 4272967196

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:4 %z1_min_V = select i1 %icmp_ln878, i32 4272967196, i32 %wp_superpoints_load

]]></Node>
<StgValue><ssdm name="z1_min_V"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="26" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:5 %trunc_ln28 = trunc i32 %z1_min_V

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:6 %wp_superpoints_load_1 = load i5 %wp_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:7 %icmp_ln878_1 = icmp_slt  i32 %wp_superpoints_load_1, i32 22000100

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:8 %z1_max_V = select i1 %icmp_ln878_1, i32 %wp_superpoints_load_1, i32 22000100

]]></Node>
<StgValue><ssdm name="z1_max_V"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="26" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:9 %trunc_ln29 = trunc i32 %z1_max_V

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:10 %icmp_ln886 = icmp_sgt  i32 %z1_min_V, i32 %z1_max_V

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
._crit_edge.loopexit:11 %z1_max_V_1 = select i1 %icmp_ln886, i26 23000100, i26 %trunc_ln29

]]></Node>
<StgValue><ssdm name="z1_max_V_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="26">
<![CDATA[
._crit_edge.loopexit:12 %sext_ln31 = sext i26 %z1_max_V_1

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
._crit_edge.loopexit:13 %z1_min_V_1 = select i1 %icmp_ln886, i26 23000100, i26 %trunc_ln28

]]></Node>
<StgValue><ssdm name="z1_min_V_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="26">
<![CDATA[
._crit_edge.loopexit:14 %sext_ln28 = sext i26 %z1_min_V_1

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:16 %wp_superpoints1_load = load i5 %wp_superpoints1_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:17 %wp_superpoints2_load = load i5 %wp_superpoints2_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:18 %wp_superpoints3_load = load i5 %wp_superpoints3_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:19 %wp_superpoints4_load = load i5 %wp_superpoints4_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:20 %wp_superpoints1_load_1 = load i5 %wp_superpoints1_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:21 %wp_superpoints2_load_1 = load i5 %wp_superpoints2_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:22 %wp_superpoints3_load_1 = load i5 %wp_superpoints3_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:23 %wp_superpoints4_load_1 = load i5 %wp_superpoints4_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:25 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i8 1, void %._crit_edge.loopexit, i8 %j, void %._crit_edge

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln44 = icmp_ult  i8 %i_1, i8 %superpoint_count_read

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln44 = br i1 %icmp_ln44, void %_Z17getParallelogramsRA5_A16_A2_6ap_intILi32EERA5_A4_A6_S0_.exit, void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1 %p_load221 = load i32 %empty_72

]]></Node>
<StgValue><ssdm name="p_load221"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="8">
<![CDATA[
:3 %trunc_ln46 = trunc i8 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %tmp_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_load221, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:12 %icmp_ln57 = icmp_slt  i30 %tmp_4, i30 1

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln57 = br i1 %icmp_ln57, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="32">
<![CDATA[
:0 %trunc_ln59 = trunc i32 %p_load221

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:1 %tmp_5_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln59, i3 0

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="32">
<![CDATA[
:2 %trunc_ln59_1 = trunc i32 %p_load221

]]></Node>
<StgValue><ssdm name="trunc_ln59_1"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:3 %tmp_6_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln59_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %sub_ln59 = sub i5 %tmp_5_cast, i5 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="sub_ln59"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
:8 %wp_parameters8_load = load i5 %wp_parameters8_addr_2

]]></Node>
<StgValue><ssdm name="wp_parameters8_load"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="174" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
:5 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load_1, i32 %wp_superpoints1_load_1, i32 %wp_superpoints2_load_1, i32 %wp_superpoints3_load_1, i32 %wp_superpoints4_load_1, i3 %trunc_ln46

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %add_ln51 = add i3 %trunc_ln46, i3 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
:8 %wp_parameters8_load = load i5 %wp_parameters8_addr_2

]]></Node>
<StgValue><ssdm name="wp_parameters8_load"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="32">
<![CDATA[
:9 %trunc_ln60 = trunc i32 %wp_parameters8_load

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:10 %tmp_7_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln60, i3 0

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="32">
<![CDATA[
:11 %trunc_ln60_1 = trunc i32 %wp_parameters8_load

]]></Node>
<StgValue><ssdm name="trunc_ln60_1"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:12 %tmp_8_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln60_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13 %sub_ln60 = sub i5 %tmp_7_cast, i5 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="sub_ln60"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:23 %add_ln63 = add i5 %sub_ln60, i5 4

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="5">
<![CDATA[
:24 %zext_ln63 = zext i5 %add_ln63

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %wp_parameters_addr_4 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_4"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:26 %add_ln64 = add i5 %sub_ln60, i5 5

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="5">
<![CDATA[
:27 %zext_ln64 = zext i5 %add_ln64

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %wp_parameters_addr_5 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_5"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:32 %store_ln63 = store i32 %sext_ln28, i5 %wp_parameters_addr_4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:33 %store_ln64 = store i32 %sext_ln31, i5 %wp_parameters_addr_5

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %add_ln691 = add i32 %wp_parameters8_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:35 %store_ln691 = store i32 %add_ln691, i5 %wp_parameters8_addr_2

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:36 %store_ln67 = store i32 %add_ln691, i32 %empty_72

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="195" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %j = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
:4 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load, i32 %wp_superpoints1_load, i32 %wp_superpoints2_load, i32 %wp_superpoints3_load, i32 %wp_superpoints4_load, i3 %trunc_ln46

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="201" st_id="10" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="205" st_id="11" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="209" st_id="12" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="213" st_id="13" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="221" st_id="15" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="225" st_id="16" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="229" st_id="17" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="233" st_id="18" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="237" st_id="19" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp_1, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="5">
<![CDATA[
:5 %zext_ln59 = zext i5 %sub_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="wp_parameters_addr"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7 %store_ln59 = store i32 %a_V, i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:14 %or_ln60 = or i5 %sub_ln60, i5 1

]]></Node>
<StgValue><ssdm name="or_ln60"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="5">
<![CDATA[
:15 %zext_ln60 = zext i5 %or_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %wp_parameters_addr_1 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:29 %store_ln60 = store i32 %b_V, i5 %wp_parameters_addr_1

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln28, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln31, i32 %tmp, i3 1, i3 %add_ln51, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="251" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17 %add_ln61 = add i5 %sub_ln60, i5 2

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="5">
<![CDATA[
:18 %zext_ln61 = zext i5 %add_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %wp_parameters_addr_2 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_2"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20 %add_ln62 = add i5 %sub_ln60, i5 3

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="5">
<![CDATA[
:21 %zext_ln62 = zext i5 %add_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %wp_parameters_addr_3 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_3"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:30 %store_ln61 = store i32 %c_V, i5 %wp_parameters_addr_2

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:31 %store_ln62 = store i32 %d_V, i5 %wp_parameters_addr_3

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:37 %br_ln67 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="260" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="32">
<![CDATA[
_Z17getParallelogramsRA5_A16_A2_6ap_intILi32EERA5_A4_A6_S0_.exit:0 %call_ln95 = call void @get_acceptanceCorners, i32 %wp_parameters, i32 %wp_parameters6, i1 %wp_parameters7, i32 %wp_parameters8

]]></Node>
<StgValue><ssdm name="call_ln95"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="261" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="32">
<![CDATA[
_Z17getParallelogramsRA5_A16_A2_6ap_intILi32EERA5_A4_A6_S0_.exit:0 %call_ln95 = call void @get_acceptanceCorners, i32 %wp_parameters, i32 %wp_parameters6, i1 %wp_parameters7, i32 %wp_parameters8

]]></Node>
<StgValue><ssdm name="call_ln95"/></StgValue>
</operation>

<operation id="262" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0">
<![CDATA[
_Z17getParallelogramsRA5_A16_A2_6ap_intILi32EERA5_A4_A6_S0_.exit:1 %ret_ln96 = ret

]]></Node>
<StgValue><ssdm name="ret_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
