-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity krnl_bp_krnl_bp_Pipeline_VITIS_LOOP_606_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    chunk : IN STD_LOGIC_VECTOR (31 downto 0);
    z_old_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_15_ce0 : OUT STD_LOGIC;
    z_old_15_we0 : OUT STD_LOGIC;
    z_old_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_14_ce0 : OUT STD_LOGIC;
    z_old_14_we0 : OUT STD_LOGIC;
    z_old_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_13_ce0 : OUT STD_LOGIC;
    z_old_13_we0 : OUT STD_LOGIC;
    z_old_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_12_ce0 : OUT STD_LOGIC;
    z_old_12_we0 : OUT STD_LOGIC;
    z_old_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_11_ce0 : OUT STD_LOGIC;
    z_old_11_we0 : OUT STD_LOGIC;
    z_old_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_10_ce0 : OUT STD_LOGIC;
    z_old_10_we0 : OUT STD_LOGIC;
    z_old_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_9_ce0 : OUT STD_LOGIC;
    z_old_9_we0 : OUT STD_LOGIC;
    z_old_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_8_ce0 : OUT STD_LOGIC;
    z_old_8_we0 : OUT STD_LOGIC;
    z_old_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_7_ce0 : OUT STD_LOGIC;
    z_old_7_we0 : OUT STD_LOGIC;
    z_old_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_6_ce0 : OUT STD_LOGIC;
    z_old_6_we0 : OUT STD_LOGIC;
    z_old_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_5_ce0 : OUT STD_LOGIC;
    z_old_5_we0 : OUT STD_LOGIC;
    z_old_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_4_ce0 : OUT STD_LOGIC;
    z_old_4_we0 : OUT STD_LOGIC;
    z_old_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_3_ce0 : OUT STD_LOGIC;
    z_old_3_we0 : OUT STD_LOGIC;
    z_old_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_2_ce0 : OUT STD_LOGIC;
    z_old_2_we0 : OUT STD_LOGIC;
    z_old_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_1_ce0 : OUT STD_LOGIC;
    z_old_1_we0 : OUT STD_LOGIC;
    z_old_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_old_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_old_ce0 : OUT STD_LOGIC;
    z_old_we0 : OUT STD_LOGIC;
    z_old_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_15_ce0 : OUT STD_LOGIC;
    u_15_we0 : OUT STD_LOGIC;
    u_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_14_ce0 : OUT STD_LOGIC;
    u_14_we0 : OUT STD_LOGIC;
    u_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_13_ce0 : OUT STD_LOGIC;
    u_13_we0 : OUT STD_LOGIC;
    u_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_12_ce0 : OUT STD_LOGIC;
    u_12_we0 : OUT STD_LOGIC;
    u_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_11_ce0 : OUT STD_LOGIC;
    u_11_we0 : OUT STD_LOGIC;
    u_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_10_ce0 : OUT STD_LOGIC;
    u_10_we0 : OUT STD_LOGIC;
    u_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_9_ce0 : OUT STD_LOGIC;
    u_9_we0 : OUT STD_LOGIC;
    u_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_8_ce0 : OUT STD_LOGIC;
    u_8_we0 : OUT STD_LOGIC;
    u_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_7_ce0 : OUT STD_LOGIC;
    u_7_we0 : OUT STD_LOGIC;
    u_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_6_ce0 : OUT STD_LOGIC;
    u_6_we0 : OUT STD_LOGIC;
    u_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_5_ce0 : OUT STD_LOGIC;
    u_5_we0 : OUT STD_LOGIC;
    u_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_4_ce0 : OUT STD_LOGIC;
    u_4_we0 : OUT STD_LOGIC;
    u_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_3_ce0 : OUT STD_LOGIC;
    u_3_we0 : OUT STD_LOGIC;
    u_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_2_ce0 : OUT STD_LOGIC;
    u_2_we0 : OUT STD_LOGIC;
    u_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_1_ce0 : OUT STD_LOGIC;
    u_1_we0 : OUT STD_LOGIC;
    u_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    u_ce0 : OUT STD_LOGIC;
    u_we0 : OUT STD_LOGIC;
    u_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_15_ce0 : OUT STD_LOGIC;
    z_15_we0 : OUT STD_LOGIC;
    z_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_14_ce0 : OUT STD_LOGIC;
    z_14_we0 : OUT STD_LOGIC;
    z_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_13_ce0 : OUT STD_LOGIC;
    z_13_we0 : OUT STD_LOGIC;
    z_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_12_ce0 : OUT STD_LOGIC;
    z_12_we0 : OUT STD_LOGIC;
    z_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_11_ce0 : OUT STD_LOGIC;
    z_11_we0 : OUT STD_LOGIC;
    z_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_10_ce0 : OUT STD_LOGIC;
    z_10_we0 : OUT STD_LOGIC;
    z_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_9_ce0 : OUT STD_LOGIC;
    z_9_we0 : OUT STD_LOGIC;
    z_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_8_ce0 : OUT STD_LOGIC;
    z_8_we0 : OUT STD_LOGIC;
    z_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_7_ce0 : OUT STD_LOGIC;
    z_7_we0 : OUT STD_LOGIC;
    z_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_6_ce0 : OUT STD_LOGIC;
    z_6_we0 : OUT STD_LOGIC;
    z_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_5_ce0 : OUT STD_LOGIC;
    z_5_we0 : OUT STD_LOGIC;
    z_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_4_ce0 : OUT STD_LOGIC;
    z_4_we0 : OUT STD_LOGIC;
    z_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_3_ce0 : OUT STD_LOGIC;
    z_3_we0 : OUT STD_LOGIC;
    z_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_2_ce0 : OUT STD_LOGIC;
    z_2_we0 : OUT STD_LOGIC;
    z_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_1_ce0 : OUT STD_LOGIC;
    z_1_we0 : OUT STD_LOGIC;
    z_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    z_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    z_ce0 : OUT STD_LOGIC;
    z_we0 : OUT STD_LOGIC;
    z_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_we0 : OUT STD_LOGIC;
    x_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_we0 : OUT STD_LOGIC;
    x_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_we0 : OUT STD_LOGIC;
    x_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_we0 : OUT STD_LOGIC;
    x_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_we0 : OUT STD_LOGIC;
    x_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_we0 : OUT STD_LOGIC;
    x_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_we0 : OUT STD_LOGIC;
    x_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_we0 : OUT STD_LOGIC;
    x_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_we0 : OUT STD_LOGIC;
    x_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_we0 : OUT STD_LOGIC;
    x_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_we0 : OUT STD_LOGIC;
    x_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_we0 : OUT STD_LOGIC;
    x_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_we0 : OUT STD_LOGIC;
    x_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_we0 : OUT STD_LOGIC;
    x_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_we0 : OUT STD_LOGIC;
    x_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    x_ce0 : OUT STD_LOGIC;
    x_we0 : OUT STD_LOGIC;
    x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of krnl_bp_krnl_bp_Pipeline_VITIS_LOOP_606_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln606_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal zext_ln606_1_fu_1132_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_188 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln606_fu_1112_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_6 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln606_fu_1118_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln606_fu_1102_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_1122_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component krnl_bp_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component krnl_bp_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln606_fu_1106_p2 = ap_const_lv1_1)) then 
                    i_fu_188 <= add_ln606_fu_1112_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_188 <= ap_const_lv31_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln606_fu_1112_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_6) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2)
    begin
        if (((icmp_ln606_fu_1106_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_6_assign_proc : process(ap_CS_fsm_state1, i_fu_188, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_i_6 <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_i_6 <= i_fu_188;
        end if; 
    end process;

    icmp_ln606_fu_1106_p2 <= "1" when (signed(zext_ln606_fu_1102_p1) < signed(chunk)) else "0";
    lshr_ln_fu_1122_p4 <= ap_sig_allocacmp_i_6(6 downto 4);
    trunc_ln606_fu_1118_p1 <= ap_sig_allocacmp_i_6(4 - 1 downto 0);
    u_10_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_10_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_10_ce0 <= ap_const_logic_1;
        else 
            u_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_10_d0 <= ap_const_lv32_0;

    u_10_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_A) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_10_we0 <= ap_const_logic_1;
        else 
            u_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_11_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_11_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_11_ce0 <= ap_const_logic_1;
        else 
            u_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_11_d0 <= ap_const_lv32_0;

    u_11_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_B) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_11_we0 <= ap_const_logic_1;
        else 
            u_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_12_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_12_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_12_ce0 <= ap_const_logic_1;
        else 
            u_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_12_d0 <= ap_const_lv32_0;

    u_12_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_C) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_12_we0 <= ap_const_logic_1;
        else 
            u_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_13_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_13_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_13_ce0 <= ap_const_logic_1;
        else 
            u_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_13_d0 <= ap_const_lv32_0;

    u_13_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_D) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_13_we0 <= ap_const_logic_1;
        else 
            u_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_14_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_14_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_14_ce0 <= ap_const_logic_1;
        else 
            u_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_14_d0 <= ap_const_lv32_0;

    u_14_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_E) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_14_we0 <= ap_const_logic_1;
        else 
            u_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_15_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_15_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_15_ce0 <= ap_const_logic_1;
        else 
            u_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_15_d0 <= ap_const_lv32_0;

    u_15_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_F) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_15_we0 <= ap_const_logic_1;
        else 
            u_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_1_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_1_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_1_ce0 <= ap_const_logic_1;
        else 
            u_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_1_d0 <= ap_const_lv32_0;

    u_1_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_1) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_1_we0 <= ap_const_logic_1;
        else 
            u_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_2_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_2_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_2_ce0 <= ap_const_logic_1;
        else 
            u_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_2_d0 <= ap_const_lv32_0;

    u_2_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_2) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_2_we0 <= ap_const_logic_1;
        else 
            u_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_3_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_3_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_3_ce0 <= ap_const_logic_1;
        else 
            u_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_3_d0 <= ap_const_lv32_0;

    u_3_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_3) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_3_we0 <= ap_const_logic_1;
        else 
            u_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_4_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_4_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_4_ce0 <= ap_const_logic_1;
        else 
            u_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_4_d0 <= ap_const_lv32_0;

    u_4_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_4) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_4_we0 <= ap_const_logic_1;
        else 
            u_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_5_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_5_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_5_ce0 <= ap_const_logic_1;
        else 
            u_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_5_d0 <= ap_const_lv32_0;

    u_5_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_5) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_5_we0 <= ap_const_logic_1;
        else 
            u_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_6_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_6_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_6_ce0 <= ap_const_logic_1;
        else 
            u_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_6_d0 <= ap_const_lv32_0;

    u_6_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_6) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_6_we0 <= ap_const_logic_1;
        else 
            u_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_7_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_7_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_7_ce0 <= ap_const_logic_1;
        else 
            u_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_7_d0 <= ap_const_lv32_0;

    u_7_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_7) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_7_we0 <= ap_const_logic_1;
        else 
            u_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_8_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_8_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_8_ce0 <= ap_const_logic_1;
        else 
            u_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_8_d0 <= ap_const_lv32_0;

    u_8_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_8) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_8_we0 <= ap_const_logic_1;
        else 
            u_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_9_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_9_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_9_ce0 <= ap_const_logic_1;
        else 
            u_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_9_d0 <= ap_const_lv32_0;

    u_9_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_9) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_9_we0 <= ap_const_logic_1;
        else 
            u_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    u_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    u_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_ce0 <= ap_const_logic_1;
        else 
            u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    u_d0 <= ap_const_lv32_0;

    u_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_0) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            u_we0 <= ap_const_logic_1;
        else 
            u_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_10_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_10_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_10_ce0 <= ap_const_logic_1;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_10_d0 <= ap_const_lv32_0;

    x_10_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_A) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_10_we0 <= ap_const_logic_1;
        else 
            x_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_11_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_11_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_11_ce0 <= ap_const_logic_1;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_11_d0 <= ap_const_lv32_0;

    x_11_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_B) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_11_we0 <= ap_const_logic_1;
        else 
            x_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_12_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_12_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_12_ce0 <= ap_const_logic_1;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_12_d0 <= ap_const_lv32_0;

    x_12_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_C) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_12_we0 <= ap_const_logic_1;
        else 
            x_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_13_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_13_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_13_ce0 <= ap_const_logic_1;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_13_d0 <= ap_const_lv32_0;

    x_13_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_D) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_13_we0 <= ap_const_logic_1;
        else 
            x_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_14_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_14_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_14_ce0 <= ap_const_logic_1;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_14_d0 <= ap_const_lv32_0;

    x_14_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_E) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_14_we0 <= ap_const_logic_1;
        else 
            x_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_15_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_15_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_15_ce0 <= ap_const_logic_1;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_15_d0 <= ap_const_lv32_0;

    x_15_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_F) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_15_we0 <= ap_const_logic_1;
        else 
            x_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_1_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_1_ce0 <= ap_const_logic_1;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_d0 <= ap_const_lv32_0;

    x_1_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_1) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_1_we0 <= ap_const_logic_1;
        else 
            x_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_d0 <= ap_const_lv32_0;

    x_2_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_2) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_2_we0 <= ap_const_logic_1;
        else 
            x_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_3_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_3_ce0 <= ap_const_logic_1;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_d0 <= ap_const_lv32_0;

    x_3_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_3) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_3_we0 <= ap_const_logic_1;
        else 
            x_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_4_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_4_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_4_ce0 <= ap_const_logic_1;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_4_d0 <= ap_const_lv32_0;

    x_4_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_4) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_4_we0 <= ap_const_logic_1;
        else 
            x_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_5_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_5_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_5_ce0 <= ap_const_logic_1;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_5_d0 <= ap_const_lv32_0;

    x_5_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_5) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_5_we0 <= ap_const_logic_1;
        else 
            x_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_6_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_6_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_6_ce0 <= ap_const_logic_1;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_6_d0 <= ap_const_lv32_0;

    x_6_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_6) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_6_we0 <= ap_const_logic_1;
        else 
            x_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_7_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_7_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_7_ce0 <= ap_const_logic_1;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_7_d0 <= ap_const_lv32_0;

    x_7_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_7) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_7_we0 <= ap_const_logic_1;
        else 
            x_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_8_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_8_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_8_ce0 <= ap_const_logic_1;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_8_d0 <= ap_const_lv32_0;

    x_8_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_8) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_8_we0 <= ap_const_logic_1;
        else 
            x_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_9_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_9_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_9_ce0 <= ap_const_logic_1;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_9_d0 <= ap_const_lv32_0;

    x_9_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_9) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_9_we0 <= ap_const_logic_1;
        else 
            x_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    x_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_ce0 <= ap_const_logic_1;
        else 
            x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_d0 <= ap_const_lv32_0;

    x_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_0) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_we0 <= ap_const_logic_1;
        else 
            x_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_10_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_10_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_10_ce0 <= ap_const_logic_1;
        else 
            z_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_10_d0 <= ap_const_lv32_0;

    z_10_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_A) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_10_we0 <= ap_const_logic_1;
        else 
            z_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_11_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_11_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_11_ce0 <= ap_const_logic_1;
        else 
            z_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_11_d0 <= ap_const_lv32_0;

    z_11_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_B) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_11_we0 <= ap_const_logic_1;
        else 
            z_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_12_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_12_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_12_ce0 <= ap_const_logic_1;
        else 
            z_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_12_d0 <= ap_const_lv32_0;

    z_12_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_C) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_12_we0 <= ap_const_logic_1;
        else 
            z_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_13_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_13_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_13_ce0 <= ap_const_logic_1;
        else 
            z_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_13_d0 <= ap_const_lv32_0;

    z_13_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_D) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_13_we0 <= ap_const_logic_1;
        else 
            z_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_14_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_14_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_14_ce0 <= ap_const_logic_1;
        else 
            z_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_14_d0 <= ap_const_lv32_0;

    z_14_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_E) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_14_we0 <= ap_const_logic_1;
        else 
            z_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_15_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_15_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_15_ce0 <= ap_const_logic_1;
        else 
            z_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_15_d0 <= ap_const_lv32_0;

    z_15_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_F) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_15_we0 <= ap_const_logic_1;
        else 
            z_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_1_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_1_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_1_ce0 <= ap_const_logic_1;
        else 
            z_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_1_d0 <= ap_const_lv32_0;

    z_1_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_1) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_1_we0 <= ap_const_logic_1;
        else 
            z_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_2_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_2_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_2_ce0 <= ap_const_logic_1;
        else 
            z_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_2_d0 <= ap_const_lv32_0;

    z_2_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_2) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_2_we0 <= ap_const_logic_1;
        else 
            z_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_3_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_3_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_3_ce0 <= ap_const_logic_1;
        else 
            z_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_3_d0 <= ap_const_lv32_0;

    z_3_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_3) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_3_we0 <= ap_const_logic_1;
        else 
            z_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_4_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_4_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_4_ce0 <= ap_const_logic_1;
        else 
            z_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_4_d0 <= ap_const_lv32_0;

    z_4_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_4) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_4_we0 <= ap_const_logic_1;
        else 
            z_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_5_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_5_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_5_ce0 <= ap_const_logic_1;
        else 
            z_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_5_d0 <= ap_const_lv32_0;

    z_5_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_5) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_5_we0 <= ap_const_logic_1;
        else 
            z_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_6_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_6_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_6_ce0 <= ap_const_logic_1;
        else 
            z_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_6_d0 <= ap_const_lv32_0;

    z_6_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_6) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_6_we0 <= ap_const_logic_1;
        else 
            z_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_7_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_7_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_7_ce0 <= ap_const_logic_1;
        else 
            z_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_7_d0 <= ap_const_lv32_0;

    z_7_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_7) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_7_we0 <= ap_const_logic_1;
        else 
            z_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_8_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_8_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_8_ce0 <= ap_const_logic_1;
        else 
            z_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_8_d0 <= ap_const_lv32_0;

    z_8_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_8) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_8_we0 <= ap_const_logic_1;
        else 
            z_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_9_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_9_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_9_ce0 <= ap_const_logic_1;
        else 
            z_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_9_d0 <= ap_const_lv32_0;

    z_9_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_9) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_9_we0 <= ap_const_logic_1;
        else 
            z_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_ce0 <= ap_const_logic_1;
        else 
            z_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_d0 <= ap_const_lv32_0;
    z_old_10_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_10_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_10_ce0 <= ap_const_logic_1;
        else 
            z_old_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_10_d0 <= ap_const_lv32_0;

    z_old_10_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_A) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_10_we0 <= ap_const_logic_1;
        else 
            z_old_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_11_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_11_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_11_ce0 <= ap_const_logic_1;
        else 
            z_old_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_11_d0 <= ap_const_lv32_0;

    z_old_11_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_B) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_11_we0 <= ap_const_logic_1;
        else 
            z_old_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_12_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_12_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_12_ce0 <= ap_const_logic_1;
        else 
            z_old_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_12_d0 <= ap_const_lv32_0;

    z_old_12_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_C) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_12_we0 <= ap_const_logic_1;
        else 
            z_old_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_13_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_13_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_13_ce0 <= ap_const_logic_1;
        else 
            z_old_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_13_d0 <= ap_const_lv32_0;

    z_old_13_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_D) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_13_we0 <= ap_const_logic_1;
        else 
            z_old_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_14_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_14_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_14_ce0 <= ap_const_logic_1;
        else 
            z_old_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_14_d0 <= ap_const_lv32_0;

    z_old_14_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_E) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_14_we0 <= ap_const_logic_1;
        else 
            z_old_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_15_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_15_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_15_ce0 <= ap_const_logic_1;
        else 
            z_old_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_15_d0 <= ap_const_lv32_0;

    z_old_15_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_F) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_15_we0 <= ap_const_logic_1;
        else 
            z_old_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_1_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_1_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_1_ce0 <= ap_const_logic_1;
        else 
            z_old_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_1_d0 <= ap_const_lv32_0;

    z_old_1_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_1) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_1_we0 <= ap_const_logic_1;
        else 
            z_old_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_2_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_2_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_2_ce0 <= ap_const_logic_1;
        else 
            z_old_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_2_d0 <= ap_const_lv32_0;

    z_old_2_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_2) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_2_we0 <= ap_const_logic_1;
        else 
            z_old_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_3_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_3_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_3_ce0 <= ap_const_logic_1;
        else 
            z_old_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_3_d0 <= ap_const_lv32_0;

    z_old_3_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_3) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_3_we0 <= ap_const_logic_1;
        else 
            z_old_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_4_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_4_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_4_ce0 <= ap_const_logic_1;
        else 
            z_old_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_4_d0 <= ap_const_lv32_0;

    z_old_4_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_4) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_4_we0 <= ap_const_logic_1;
        else 
            z_old_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_5_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_5_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_5_ce0 <= ap_const_logic_1;
        else 
            z_old_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_5_d0 <= ap_const_lv32_0;

    z_old_5_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_5) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_5_we0 <= ap_const_logic_1;
        else 
            z_old_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_6_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_6_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_6_ce0 <= ap_const_logic_1;
        else 
            z_old_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_6_d0 <= ap_const_lv32_0;

    z_old_6_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_6) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_6_we0 <= ap_const_logic_1;
        else 
            z_old_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_7_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_7_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_7_ce0 <= ap_const_logic_1;
        else 
            z_old_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_7_d0 <= ap_const_lv32_0;

    z_old_7_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_7) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_7_we0 <= ap_const_logic_1;
        else 
            z_old_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_8_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_8_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_8_ce0 <= ap_const_logic_1;
        else 
            z_old_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_8_d0 <= ap_const_lv32_0;

    z_old_8_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_8) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_8_we0 <= ap_const_logic_1;
        else 
            z_old_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_9_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_9_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_9_ce0 <= ap_const_logic_1;
        else 
            z_old_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_9_d0 <= ap_const_lv32_0;

    z_old_9_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_9) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_9_we0 <= ap_const_logic_1;
        else 
            z_old_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_address0 <= zext_ln606_1_fu_1132_p1(3 - 1 downto 0);

    z_old_ce0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_ce0 <= ap_const_logic_1;
        else 
            z_old_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_old_d0 <= ap_const_lv32_0;

    z_old_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_0) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_old_we0 <= ap_const_logic_1;
        else 
            z_old_we0 <= ap_const_logic_0;
        end if; 
    end process;


    z_we0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln606_fu_1106_p2, trunc_ln606_fu_1118_p1)
    begin
        if (((trunc_ln606_fu_1118_p1 = ap_const_lv4_0) and (icmp_ln606_fu_1106_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            z_we0 <= ap_const_logic_1;
        else 
            z_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln606_1_fu_1132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1122_p4),64));
    zext_ln606_fu_1102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_6),32));
end behav;
