$date
	Sun Oct 23 04:59:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#958792
b10100 !
1"
#958794
b10100 &
b10100 %
1$
#958795
0"
#958798
b1010 &
b1010 %
#958802
b101 &
b101 %
#958806
b10000 &
b10000 %
#958810
b1000 &
b1000 %
#958814
b100 &
b100 %
#958818
b10 &
b10 %
#958822
b1 &
1#
b1 %
#958826
b0 &
b0 %
0#
0$
#1938165
b1010 !
1"
#1938166
b1010 &
b1010 %
1$
#1938167
0"
#1938170
b101 &
b101 %
#1938174
b10000 &
b10000 %
#1938178
b1000 &
b1000 %
#1938182
b100 &
b100 %
#1938186
b10 &
b10 %
#1938190
b1 &
1#
b1 %
#1938194
b0 &
b0 %
0#
0$
#2874019
b10001 !
1"
#2874022
b10001 &
b10001 %
1$
#2874023
0"
#2874026
b110100 &
b110100 %
#2874030
b11010 &
b11010 %
#2874034
b1101 &
b1101 %
#2874038
b101000 &
b101000 %
#2874042
b10100 &
b10100 %
#2874046
b1010 &
b1010 %
#2874050
b101 &
b101 %
#2874054
b10000 &
b10000 %
#2874058
b1000 &
b1000 %
#2874062
b100 &
b100 %
#2874066
b10 &
b10 %
#2874070
b1 &
1#
b1 %
#2874074
b0 &
b0 %
0#
0$
#4500012
