Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 26 16:05:33 2020
| Host         : Prometheus running 64-bit Ubuntu 20.04 LTS
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 59 register/latch pins with no clock driven by root clock pin: XLXI_7/inst/DRDY (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.792     -190.870                     27                  210        0.227        0.000                      0                  210        4.500        0.000                       0                   146  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.792     -190.870                     27                  210        0.227        0.000                      0                  210        4.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           27  Failing Endpoints,  Worst Slack       -7.792ns,  Total Violation     -190.870ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.792ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.803ns  (logic 6.358ns (35.713%)  route 11.445ns (64.287%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=18, routed)          1.131     7.553    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.209 r  dig02/P[32]
                         net (fo=13, routed)          1.066    12.275    dig02_n_73
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.399 f  dig6[3]_i_47/O
                         net (fo=4, routed)           0.895    13.294    dig6[3]_i_47_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.418 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.960    14.378    dig6[3]_i_36_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I4_O)        0.124    14.502 r  dig6[3]_i_39/O
                         net (fo=3, routed)           0.814    15.316    dig6[3]_i_39_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I1_O)        0.124    15.440 f  dig3[3]_i_23/O
                         net (fo=2, routed)           0.861    16.301    dig3[3]_i_23_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.425 r  dig3[3]_i_19/O
                         net (fo=11, routed)          0.857    17.282    dig3[3]_i_19_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I1_O)        0.124    17.406 r  dig2[3]_i_13/O
                         net (fo=8, routed)           0.859    18.265    dig2[3]_i_13_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I1_O)        0.124    18.389 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.766    19.154    dig3[3]_i_9_n_0
    SLICE_X14Y128        LUT6 (Prop_lut6_I3_O)        0.124    19.278 r  dig1[3]_i_8/O
                         net (fo=8, routed)           0.840    20.119    dig1[3]_i_8_n_0
    SLICE_X15Y126        LUT6 (Prop_lut6_I5_O)        0.124    20.243 r  dig3[3]_i_4/O
                         net (fo=10, routed)          0.853    21.095    dig3[3]_i_4_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I1_O)        0.124    21.219 r  dig2[3]_i_4/O
                         net (fo=10, routed)          0.624    21.843    dig2[3]_i_4_n_0
    SLICE_X15Y126        LUT6 (Prop_lut6_I1_O)        0.124    21.967 r  dig2[3]_i_3/O
                         net (fo=8, routed)           0.920    22.887    dig2[3]_i_3_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I0_O)        0.124    23.011 r  dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    23.011    dig3[2]_i_1_n_0
    SLICE_X14Y126        FDRE                                         r  dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.493    14.915    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y126        FDRE                                         r  dig3_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X14Y126        FDRE (Setup_fdre_C_D)        0.081    15.220    dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -23.011    
  -------------------------------------------------------------------
                         slack                                 -7.792    

Slack (VIOLATED) :        -7.761ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.769ns  (logic 6.358ns (35.781%)  route 11.411ns (64.218%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=18, routed)          1.131     7.553    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.209 r  dig02/P[32]
                         net (fo=13, routed)          1.066    12.275    dig02_n_73
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.399 f  dig6[3]_i_47/O
                         net (fo=4, routed)           0.895    13.294    dig6[3]_i_47_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.418 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.960    14.378    dig6[3]_i_36_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I4_O)        0.124    14.502 r  dig6[3]_i_39/O
                         net (fo=3, routed)           0.814    15.316    dig6[3]_i_39_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I1_O)        0.124    15.440 f  dig3[3]_i_23/O
                         net (fo=2, routed)           0.861    16.301    dig3[3]_i_23_n_0
    SLICE_X10Y128        LUT6 (Prop_lut6_I0_O)        0.124    16.425 r  dig3[3]_i_19/O
                         net (fo=11, routed)          0.857    17.282    dig3[3]_i_19_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I1_O)        0.124    17.406 r  dig2[3]_i_13/O
                         net (fo=8, routed)           0.859    18.265    dig2[3]_i_13_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I1_O)        0.124    18.389 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.766    19.154    dig3[3]_i_9_n_0
    SLICE_X14Y128        LUT6 (Prop_lut6_I3_O)        0.124    19.278 r  dig1[3]_i_8/O
                         net (fo=8, routed)           0.840    20.119    dig1[3]_i_8_n_0
    SLICE_X15Y126        LUT6 (Prop_lut6_I5_O)        0.124    20.243 r  dig3[3]_i_4/O
                         net (fo=10, routed)          0.853    21.095    dig3[3]_i_4_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I1_O)        0.124    21.219 r  dig2[3]_i_4/O
                         net (fo=10, routed)          0.624    21.843    dig2[3]_i_4_n_0
    SLICE_X15Y126        LUT6 (Prop_lut6_I1_O)        0.124    21.967 r  dig2[3]_i_3/O
                         net (fo=8, routed)           0.886    22.853    dig2[3]_i_3_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I0_O)        0.124    22.977 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    22.977    dig3[1]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.491    14.913    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  dig3_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)        0.079    15.216    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -22.977    
  -------------------------------------------------------------------
                         slack                                 -7.761    

Slack (VIOLATED) :        -7.708ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig6_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.671ns  (logic 7.017ns (39.709%)  route 10.654ns (60.291%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=18, routed)          1.131     7.553    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.209 r  dig02/P[32]
                         net (fo=13, routed)          1.066    12.275    dig02_n_73
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.399 f  dig6[3]_i_47/O
                         net (fo=4, routed)           0.895    13.294    dig6[3]_i_47_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.418 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.518    13.936    dig6[3]_i_36_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    14.060 r  dig6[3]_i_38/O
                         net (fo=9, routed)           0.872    14.932    dig6[3]_i_38_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.124    15.056 r  dig6[3]_i_26/O
                         net (fo=11, routed)          0.502    15.559    dig6[3]_i_26_n_0
    SLICE_X9Y126         LUT3 (Prop_lut3_I0_O)        0.150    15.709 r  dig6[3]_i_25/O
                         net (fo=4, routed)           0.956    16.665    dig6[3]_i_25_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I3_O)        0.326    16.991 r  dig6[3]_i_14/O
                         net (fo=9, routed)           0.469    17.460    dig6[3]_i_14_n_0
    SLICE_X9Y125         LUT5 (Prop_lut5_I0_O)        0.119    17.579 r  dig6[3]_i_4/O
                         net (fo=12, routed)          0.788    18.367    dig6[3]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I4_O)        0.332    18.699 r  dig6[3]_i_9/O
                         net (fo=9, routed)           0.866    19.564    dig6[3]_i_9_n_0
    SLICE_X12Y124        LUT5 (Prop_lut5_I3_O)        0.148    19.712 f  dig5[3]_i_6/O
                         net (fo=2, routed)           0.675    20.387    dig5[3]_i_6_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.328    20.715 r  dig5[3]_i_2/O
                         net (fo=9, routed)           0.893    21.608    dig5[3]_i_2_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I1_O)        0.124    21.732 r  dig4[3]_i_4/O
                         net (fo=9, routed)           1.023    22.755    dig4[3]_i_4_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I0_O)        0.124    22.879 r  dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    22.879    dig6[0]_i_1_n_0
    SLICE_X15Y123        FDSE                                         r  dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.493    14.915    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y123        FDSE                                         r  dig6_reg[0]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X15Y123        FDSE (Setup_fdse_C_D)        0.032    15.171    dig6_reg[0]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -22.879    
  -------------------------------------------------------------------
                         slack                                 -7.708    

Slack (VIOLATED) :        -7.704ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.666ns  (logic 7.017ns (39.720%)  route 10.649ns (60.280%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=18, routed)          1.131     7.553    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.209 r  dig02/P[32]
                         net (fo=13, routed)          1.066    12.275    dig02_n_73
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.399 f  dig6[3]_i_47/O
                         net (fo=4, routed)           0.895    13.294    dig6[3]_i_47_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.418 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.518    13.936    dig6[3]_i_36_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.124    14.060 r  dig6[3]_i_38/O
                         net (fo=9, routed)           0.872    14.932    dig6[3]_i_38_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.124    15.056 r  dig6[3]_i_26/O
                         net (fo=11, routed)          0.502    15.559    dig6[3]_i_26_n_0
    SLICE_X9Y126         LUT3 (Prop_lut3_I0_O)        0.150    15.709 r  dig6[3]_i_25/O
                         net (fo=4, routed)           0.956    16.665    dig6[3]_i_25_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I3_O)        0.326    16.991 r  dig6[3]_i_14/O
                         net (fo=9, routed)           0.469    17.460    dig6[3]_i_14_n_0
    SLICE_X9Y125         LUT5 (Prop_lut5_I0_O)        0.119    17.579 r  dig6[3]_i_4/O
                         net (fo=12, routed)          0.788    18.367    dig6[3]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I4_O)        0.332    18.699 r  dig6[3]_i_9/O
                         net (fo=9, routed)           0.866    19.564    dig6[3]_i_9_n_0
    SLICE_X12Y124        LUT5 (Prop_lut5_I3_O)        0.148    19.712 f  dig5[3]_i_6/O
                         net (fo=2, routed)           0.675    20.387    dig5[3]_i_6_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.328    20.715 r  dig5[3]_i_2/O
                         net (fo=9, routed)           0.893    21.608    dig5[3]_i_2_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I1_O)        0.124    21.732 r  dig4[3]_i_4/O
                         net (fo=9, routed)           1.018    22.750    dig4[3]_i_4_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I0_O)        0.124    22.874 r  dig5[3]_i_1/O
                         net (fo=1, routed)           0.000    22.874    dig5[3]_i_1_n_0
    SLICE_X15Y123        FDRE                                         r  dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.493    14.915    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y123        FDRE                                         r  dig5_reg[3]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X15Y123        FDRE (Setup_fdre_C_D)        0.031    15.170    dig5_reg[3]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -22.874    
  -------------------------------------------------------------------
                         slack                                 -7.704    

Slack (VIOLATED) :        -7.700ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.660ns  (logic 6.586ns (37.292%)  route 11.074ns (62.708%))
  Logic Levels:           13  (DSP48E1=1 LUT2=2 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=18, routed)          1.131     7.553    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.209 r  dig02/P[32]
                         net (fo=13, routed)          1.066    12.275    dig02_n_73
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.399 f  dig6[3]_i_47/O
                         net (fo=4, routed)           0.895    13.294    dig6[3]_i_47_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.418 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.960    14.378    dig6[3]_i_36_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I4_O)        0.124    14.502 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.862    15.364    dig6[3]_i_39_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.488 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.655    16.143    dig6[3]_i_22_n_0
    SLICE_X10Y127        LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  dig2[3]_i_25/O
                         net (fo=2, routed)           0.858    17.125    dig2[3]_i_25_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  dig3[3]_i_14/O
                         net (fo=8, routed)           0.384    17.632    dig3[3]_i_14_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I5_O)        0.124    17.756 r  dig6[3]_i_8/O
                         net (fo=12, routed)          1.051    18.807    dig6[3]_i_8_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    18.931 r  dig3[3]_i_21/O
                         net (fo=2, routed)           0.979    19.910    dig3[3]_i_21_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    20.034 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.888    20.922    dig3[3]_i_12_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I1_O)        0.150    21.072 r  dig3[3]_i_6/O
                         net (fo=1, routed)           0.662    21.734    dig3[3]_i_6_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I0_O)        0.326    22.060 r  dig3[3]_i_3/O
                         net (fo=8, routed)           0.685    22.745    dig3[3]_i_3_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I0_O)        0.124    22.869 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    22.869    dig4[1]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.491    14.913    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y125        FDRE                                         r  dig4_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X13Y125        FDRE (Setup_fdre_C_D)        0.032    15.169    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -22.869    
  -------------------------------------------------------------------
                         slack                                 -7.700    

Slack (VIOLATED) :        -7.675ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.634ns  (logic 6.358ns (36.055%)  route 11.276ns (63.945%))
  Logic Levels:           13  (DSP48E1=1 LUT2=1 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=18, routed)          1.131     7.553    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.209 r  dig02/P[32]
                         net (fo=13, routed)          1.066    12.275    dig02_n_73
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.399 f  dig6[3]_i_47/O
                         net (fo=4, routed)           0.895    13.294    dig6[3]_i_47_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.418 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.960    14.378    dig6[3]_i_36_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I4_O)        0.124    14.502 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.862    15.364    dig6[3]_i_39_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.488 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.655    16.143    dig6[3]_i_22_n_0
    SLICE_X10Y127        LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  dig2[3]_i_25/O
                         net (fo=2, routed)           0.858    17.125    dig2[3]_i_25_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  dig3[3]_i_14/O
                         net (fo=8, routed)           0.384    17.632    dig3[3]_i_14_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I5_O)        0.124    17.756 r  dig6[3]_i_8/O
                         net (fo=12, routed)          1.051    18.807    dig6[3]_i_8_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    18.931 r  dig3[3]_i_21/O
                         net (fo=2, routed)           0.979    19.910    dig3[3]_i_21_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    20.034 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.904    20.938    dig3[3]_i_12_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I1_O)        0.124    21.062 r  dig3[3]_i_5/O
                         net (fo=10, routed)          0.695    21.757    dig3[3]_i_5_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.881 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.838    22.719    dig4[3]_i_3_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I0_O)        0.124    22.843 r  dig5[2]_i_1/O
                         net (fo=1, routed)           0.000    22.843    dig5[2]_i_1_n_0
    SLICE_X15Y123        FDRE                                         r  dig5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.493    14.915    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y123        FDRE                                         r  dig5_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X15Y123        FDRE (Setup_fdre_C_D)        0.029    15.168    dig5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -22.843    
  -------------------------------------------------------------------
                         slack                                 -7.675    

Slack (VIOLATED) :        -7.672ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.633ns  (logic 6.358ns (36.057%)  route 11.275ns (63.943%))
  Logic Levels:           13  (DSP48E1=1 LUT2=1 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=18, routed)          1.131     7.553    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.209 r  dig02/P[32]
                         net (fo=13, routed)          1.066    12.275    dig02_n_73
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.399 f  dig6[3]_i_47/O
                         net (fo=4, routed)           0.895    13.294    dig6[3]_i_47_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.418 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.960    14.378    dig6[3]_i_36_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I4_O)        0.124    14.502 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.862    15.364    dig6[3]_i_39_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.488 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.655    16.143    dig6[3]_i_22_n_0
    SLICE_X10Y127        LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  dig2[3]_i_25/O
                         net (fo=2, routed)           0.858    17.125    dig2[3]_i_25_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  dig3[3]_i_14/O
                         net (fo=8, routed)           0.384    17.632    dig3[3]_i_14_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I5_O)        0.124    17.756 r  dig6[3]_i_8/O
                         net (fo=12, routed)          1.051    18.807    dig6[3]_i_8_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    18.931 r  dig3[3]_i_21/O
                         net (fo=2, routed)           0.979    19.910    dig3[3]_i_21_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    20.034 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.904    20.938    dig3[3]_i_12_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I1_O)        0.124    21.062 r  dig3[3]_i_5/O
                         net (fo=10, routed)          0.695    21.757    dig3[3]_i_5_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    21.881 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.837    22.718    dig4[3]_i_3_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I0_O)        0.124    22.842 r  dig5[1]_i_1/O
                         net (fo=1, routed)           0.000    22.842    dig5[1]_i_1_n_0
    SLICE_X15Y123        FDRE                                         r  dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.493    14.915    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y123        FDRE                                         r  dig5_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X15Y123        FDRE (Setup_fdre_C_D)        0.031    15.170    dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -22.842    
  -------------------------------------------------------------------
                         slack                                 -7.672    

Slack (VIOLATED) :        -7.649ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.609ns  (logic 6.586ns (37.402%)  route 11.023ns (62.598%))
  Logic Levels:           13  (DSP48E1=1 LUT2=2 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=18, routed)          1.131     7.553    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.209 r  dig02/P[32]
                         net (fo=13, routed)          1.066    12.275    dig02_n_73
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.399 f  dig6[3]_i_47/O
                         net (fo=4, routed)           0.895    13.294    dig6[3]_i_47_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.418 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.960    14.378    dig6[3]_i_36_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I4_O)        0.124    14.502 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.862    15.364    dig6[3]_i_39_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.488 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.655    16.143    dig6[3]_i_22_n_0
    SLICE_X10Y127        LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  dig2[3]_i_25/O
                         net (fo=2, routed)           0.858    17.125    dig2[3]_i_25_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  dig3[3]_i_14/O
                         net (fo=8, routed)           0.384    17.632    dig3[3]_i_14_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I5_O)        0.124    17.756 r  dig6[3]_i_8/O
                         net (fo=12, routed)          1.051    18.807    dig6[3]_i_8_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    18.931 r  dig3[3]_i_21/O
                         net (fo=2, routed)           0.979    19.910    dig3[3]_i_21_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    20.034 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.888    20.922    dig3[3]_i_12_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I1_O)        0.150    21.072 r  dig3[3]_i_6/O
                         net (fo=1, routed)           0.662    21.734    dig3[3]_i_6_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I0_O)        0.326    22.060 r  dig3[3]_i_3/O
                         net (fo=8, routed)           0.633    22.693    dig3[3]_i_3_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I5_O)        0.124    22.817 r  dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    22.817    dig5[0]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.491    14.913    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y124        FDRE                                         r  dig5_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X15Y124        FDRE (Setup_fdre_C_D)        0.031    15.168    dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -22.817    
  -------------------------------------------------------------------
                         slack                                 -7.649    

Slack (VIOLATED) :        -7.647ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.605ns  (logic 6.586ns (37.411%)  route 11.019ns (62.589%))
  Logic Levels:           13  (DSP48E1=1 LUT2=2 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=18, routed)          1.131     7.553    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.209 r  dig02/P[32]
                         net (fo=13, routed)          1.066    12.275    dig02_n_73
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.399 f  dig6[3]_i_47/O
                         net (fo=4, routed)           0.895    13.294    dig6[3]_i_47_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.418 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.960    14.378    dig6[3]_i_36_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I4_O)        0.124    14.502 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.862    15.364    dig6[3]_i_39_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.488 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.655    16.143    dig6[3]_i_22_n_0
    SLICE_X10Y127        LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  dig2[3]_i_25/O
                         net (fo=2, routed)           0.858    17.125    dig2[3]_i_25_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  dig3[3]_i_14/O
                         net (fo=8, routed)           0.384    17.632    dig3[3]_i_14_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I5_O)        0.124    17.756 r  dig6[3]_i_8/O
                         net (fo=12, routed)          1.051    18.807    dig6[3]_i_8_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    18.931 r  dig3[3]_i_21/O
                         net (fo=2, routed)           0.979    19.910    dig3[3]_i_21_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    20.034 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.888    20.922    dig3[3]_i_12_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I1_O)        0.150    21.072 r  dig3[3]_i_6/O
                         net (fo=1, routed)           0.662    21.734    dig3[3]_i_6_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I0_O)        0.326    22.060 r  dig3[3]_i_3/O
                         net (fo=8, routed)           0.629    22.689    dig3[3]_i_3_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I5_O)        0.124    22.813 r  dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    22.813    dig4[3]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.491    14.913    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y124        FDRE                                         r  dig4_reg[3]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X15Y124        FDRE (Setup_fdre_C_D)        0.029    15.166    dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -22.813    
  -------------------------------------------------------------------
                         slack                                 -7.647    

Slack (VIOLATED) :        -7.644ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.604ns  (logic 6.586ns (37.411%)  route 11.018ns (62.589%))
  Logic Levels:           13  (DSP48E1=1 LUT2=2 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.422 r  XLXI_7/inst/DO[14]
                         net (fo=18, routed)          1.131     7.553    data[14]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[10]_P[32])
                                                      3.656    11.209 r  dig02/P[32]
                         net (fo=13, routed)          1.066    12.275    dig02_n_73
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.399 f  dig6[3]_i_47/O
                         net (fo=4, routed)           0.895    13.294    dig6[3]_i_47_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.418 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.960    14.378    dig6[3]_i_36_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I4_O)        0.124    14.502 f  dig6[3]_i_39/O
                         net (fo=3, routed)           0.862    15.364    dig6[3]_i_39_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.488 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.655    16.143    dig6[3]_i_22_n_0
    SLICE_X10Y127        LUT2 (Prop_lut2_I1_O)        0.124    16.267 r  dig2[3]_i_25/O
                         net (fo=2, routed)           0.858    17.125    dig2[3]_i_25_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  dig3[3]_i_14/O
                         net (fo=8, routed)           0.384    17.632    dig3[3]_i_14_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I5_O)        0.124    17.756 r  dig6[3]_i_8/O
                         net (fo=12, routed)          1.051    18.807    dig6[3]_i_8_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    18.931 r  dig3[3]_i_21/O
                         net (fo=2, routed)           0.979    19.910    dig3[3]_i_21_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124    20.034 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.888    20.922    dig3[3]_i_12_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I1_O)        0.150    21.072 r  dig3[3]_i_6/O
                         net (fo=1, routed)           0.662    21.734    dig3[3]_i_6_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I0_O)        0.326    22.060 r  dig3[3]_i_3/O
                         net (fo=8, routed)           0.629    22.689    dig3[3]_i_3_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.124    22.813 r  dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    22.813    dig4[2]_i_1_n_0
    SLICE_X15Y124        FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.491    14.913    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y124        FDRE                                         r  dig4_reg[2]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X15Y124        FDRE (Setup_fdre_C_D)        0.032    15.169    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -22.813    
  -------------------------------------------------------------------
                         slack                                 -7.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pwm/PWM_ramp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/PWM_ramp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.243%)  route 0.133ns (41.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.552     1.471    pwm/clk
    SLICE_X35Y123        FDRE                                         r  pwm/PWM_ramp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pwm/PWM_ramp_reg[8]/Q
                         net (fo=6, routed)           0.133     1.746    pwm/PWM_ramp_reg[8]
    SLICE_X35Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  pwm/PWM_ramp[10]_i_1/O
                         net (fo=1, routed)           0.000     1.791    pwm/PWM_ramp[10]_i_1_n_0
    SLICE_X35Y123        FDRE                                         r  pwm/PWM_ramp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.820     1.985    pwm/clk
    SLICE_X35Y123        FDRE                                         r  pwm/PWM_ramp_reg[10]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X35Y123        FDRE (Hold_fdre_C_D)         0.092     1.563    pwm/PWM_ramp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pwm/PWM_ramp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/PWM_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.297ns (74.955%)  route 0.099ns (25.045%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.552     1.471    pwm/clk
    SLICE_X35Y123        FDRE                                         r  pwm/PWM_ramp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.141     1.612 f  pwm/PWM_ramp_reg[8]/Q
                         net (fo=6, routed)           0.099     1.712    pwm/PWM_ramp_reg[8]
    SLICE_X34Y123        LUT4 (Prop_lut4_I1_O)        0.048     1.760 r  pwm/PWM_out_i_4/O
                         net (fo=1, routed)           0.000     1.760    pwm/PWM_out_i_4_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     1.868 r  pwm/PWM_out_reg_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.868    pwm/PWM_out_reg_i_1_n_2
    SLICE_X34Y123        FDRE                                         r  pwm/PWM_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.820     1.985    pwm/clk
    SLICE_X34Y123        FDRE                                         r  pwm/PWM_out_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X34Y123        FDRE (Hold_fdre_C_D)         0.129     1.613    pwm/PWM_out_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 pwm/PWM_ramp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/PWM_ramp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.313%)  route 0.155ns (40.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.555     1.474    pwm/clk
    SLICE_X33Y122        FDRE                                         r  pwm/PWM_ramp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.128     1.602 r  pwm/PWM_ramp_reg[3]/Q
                         net (fo=7, routed)           0.155     1.757    pwm/PWM_ramp_reg[3]
    SLICE_X35Y122        LUT6 (Prop_lut6_I0_O)        0.098     1.855 r  pwm/PWM_ramp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.855    pwm/PWM_ramp[5]_i_1_n_0
    SLICE_X35Y122        FDRE                                         r  pwm/PWM_ramp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.822     1.987    pwm/clk
    SLICE_X35Y122        FDRE                                         r  pwm/PWM_ramp_reg[5]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X35Y122        FDRE (Hold_fdre_C_D)         0.091     1.598    pwm/PWM_ramp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.549     1.468    segment1/XLXI_47/clk
    SLICE_X41Y124        FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  segment1/XLXI_47/clk_div_reg/Q
                         net (fo=4, routed)           0.170     1.779    segment1/XLXI_47/clk_div
    SLICE_X41Y124        LUT5 (Prop_lut5_I4_O)        0.045     1.824 r  segment1/XLXI_47/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.824    segment1/XLXI_47/clk_div_i_1_n_0
    SLICE_X41Y124        FDRE                                         r  segment1/XLXI_47/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.818     1.983    segment1/XLXI_47/clk
    SLICE_X41Y124        FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
                         clock pessimism             -0.514     1.468    
    SLICE_X41Y124        FDRE (Hold_fdre_C_D)         0.091     1.559    segment1/XLXI_47/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y130        FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  count_reg[22]/Q
                         net (fo=2, routed)           0.126     1.765    count_reg[22]
    SLICE_X34Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    count_reg[20]_i_1_n_5
    SLICE_X34Y130        FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.825     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y130        FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X34Y130        FDRE (Hold_fdre_C_D)         0.134     1.609    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.554     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y128        FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y128        FDRE (Prop_fdre_C_Q)         0.164     1.637 r  count_reg[14]/Q
                         net (fo=2, routed)           0.126     1.763    count_reg[14]
    SLICE_X34Y128        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    count_reg[12]_i_1_n_5
    SLICE_X34Y128        FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.823     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y128        FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X34Y128        FDRE (Hold_fdre_C_D)         0.134     1.607    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.552     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y126        FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        FDRE (Prop_fdre_C_Q)         0.164     1.635 r  count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.762    count_reg[6]
    SLICE_X34Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    count_reg[4]_i_1_n_5
    SLICE_X34Y126        FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.820     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y126        FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X34Y126        FDRE (Hold_fdre_C_D)         0.134     1.605    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.555     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y129        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y129        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.765    count_reg[18]
    SLICE_X34Y129        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    count_reg[16]_i_1_n_5
    SLICE_X34Y129        FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.824     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y129        FDRE                                         r  count_reg[18]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X34Y129        FDRE (Hold_fdre_C_D)         0.134     1.608    count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.557     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y131        FDRE                                         r  count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.767    count_reg[26]
    SLICE_X34Y131        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    count_reg[24]_i_1_n_5
    SLICE_X34Y131        FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.826     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y131        FDRE                                         r  count_reg[26]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X34Y131        FDRE (Hold_fdre_C_D)         0.134     1.610    count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.558     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  count_reg[30]/Q
                         net (fo=2, routed)           0.127     1.768    count_reg[30]
    SLICE_X34Y132        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    count_reg[28]_i_1_n_5
    SLICE_X34Y132        FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.827     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  count_reg[30]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X34Y132        FDRE (Hold_fdre_C_D)         0.134     1.611    count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y105   Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y105   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y107    LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y107    LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y106    LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y107    LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y106    LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y106    LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y124   segment1/XLXI_47/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y125   segment1/XLXI_47/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y107    LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y107    LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y107    LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y107    LED_reg[9]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y127   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y127   count_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y128   count_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y128   count_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y123   dig0_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y127   dig1_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y127   dig2_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X13Y127   dig2_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y127   dig2_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y126   dig3_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y126   dig4_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y132   count_reg[28]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y132   count_reg[29]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y132   count_reg[30]/C



