#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan  6 17:29:01 2026
# Process ID: 2772
# Current directory: C:/Users/Karina/Desktop/Õ»–/BM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1740 C:\Users\Karina\Desktop\Õ»–\BM\BM.xpr
# Log file: C:/Users/Karina/Desktop/Õ»–/BM/vivado.log
# Journal file: C:/Users/Karina/Desktop/Õ»–/BM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Karina/Desktop/Õ»–/BM/BM.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivivivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Tue Jan  6 17:29:36 2026] Launched synth_1...
Run output will be captured here: C:/Users/Karina/Desktop/Õ»–/BM/BM.runs/synth_1/runme.log
write_project_tcl -force -all_properties ./restore_project.tcl
INFO: [Vivado-projutils-8] Tcl script 'restore_project.tcl' generated in output directory 'C:/Users/Karina/Desktop/Õ»–/BM'

INFO: [Vivado-projutils-15] Please note that by default, the file path for the project source files were set wth respect to the 'origin_dir' variable in the
 generated script. When this script is executed from the output directory, these source files will be referenced with respect to this 'origin_dir' path value.
 In case this script was later moved to a different directory, the 'origin_dir' value must be set manually in the script with the path
 relative to the new output directory to make sure that the source files are referenced correctly from the original project. You can also set the
 'origin_dir' automatically by setting the 'origin_dir_loc' variable in the tcl shell before sourcing this generated script. The 'origin_dir_loc'
 variable should be set to the path relative to the new output directory. Alternatively, if you are sourcing the script from the Vivado command line,
 then set the origin dir using '-tclargs --origin_dir <path>'. For example, 'vivado -mode tcl -source restore_project.tcl -tclargs --origin_dir ".."

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

close_project
source ./restore_project.tcl
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set _xil_proj_name_ "BM"
# if { [info exists ::user_project_name] } {
#   set _xil_proj_name_ $::user_project_name
# }
# variable script_file
# set script_file "restore_project.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/"]"
# create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivivivado/Vivado/2018.2/data/ip'.
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_part" -value "" -objects $obj
# set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
# set_property -name "compxlib.funcsim" -value "1" -objects $obj
# set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/ies" -objects $obj
# set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/modelsim" -objects $obj
# set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
# set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/questa" -objects $obj
# set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
# set_property -name "compxlib.timesim" -value "1" -objects $obj
# set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/vcs" -objects $obj
# set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
# set_property -name "corecontainer.enable" -value "0" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "dsa.accelerator_binary_content" -value "bitstream" -objects $obj
# set_property -name "dsa.accelerator_binary_format" -value "xclbin2" -objects $obj
# set_property -name "dsa.description" -value "Vivado generated DSA" -objects $obj
# set_property -name "dsa.dr_bd_base_address" -value "0" -objects $obj
# set_property -name "dsa.emu_dir" -value "emu" -objects $obj
# set_property -name "dsa.flash_interface_type" -value "bpix16" -objects $obj
# set_property -name "dsa.flash_offset_address" -value "0" -objects $obj
# set_property -name "dsa.flash_size" -value "1024" -objects $obj
# set_property -name "dsa.host_architecture" -value "x86_64" -objects $obj
# set_property -name "dsa.host_interface" -value "pcie" -objects $obj
# set_property -name "dsa.num_compute_units" -value "60" -objects $obj
# set_property -name "dsa.platform_state" -value "pre_synth" -objects $obj
# set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
# set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
# set_property -name "dsa.uses_pr" -value "1" -objects $obj
# set_property -name "dsa.vendor" -value "xilinx" -objects $obj
# set_property -name "dsa.version" -value "0.0" -objects $obj
# set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_interface_inference_priority" -value "" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "part" -value "xc7a35tcpg236-1" -objects $obj
# set_property -name "project_type" -value "Default" -objects $obj
# set_property -name "pr_flow" -value "0" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "source_mgmt_mode" -value "All" -objects $obj
# set_property -name "target_language" -value "Verilog" -objects $obj
# set_property -name "target_simulator" -value "XSim" -objects $obj
# set_property -name "tool_flow" -value "Vivado" -objects $obj
# set_property -name "webtalk.xsim_launch_sim" -value "128" -objects $obj
# set_property -name "xpm_libraries" -value "" -objects $obj
# set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
# set_property -name "xsim.radix" -value "hex" -objects $obj
# set_property -name "xsim.time_unit" -value "ns" -objects $obj
# set_property -name "xsim.trace_limit" -value "65536" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/BM.srcs/sources_1/new/Control.sv" ]\
#  [file normalize "${origin_dir}/alg_op_pkg.sv" ]\
#  [file normalize "${origin_dir}/BM.srcs/sources_1/new/rDC.sv" ]\
#  [file normalize "${origin_dir}/BM.srcs/sources_1/new/main.sv" ]\
# ]
# set imported_files [import_files -fileset sources_1 $files]
# set file "new/Control.sv"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "BM/alg_op_pkg.sv"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "new/rDC.sv"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "new/main.sv"
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set obj [get_filesets sources_1]
# set_property -name "design_mode" -value "RTL" -objects $obj
# set_property -name "edif_extra_search_paths" -value "" -objects $obj
# set_property -name "elab_link_dcps" -value "1" -objects $obj
# set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
# set_property -name "generic" -value "" -objects $obj
# set_property -name "include_dirs" -value "" -objects $obj
# set_property -name "lib_map_file" -value "" -objects $obj
# set_property -name "loop_count" -value "1000" -objects $obj
# set_property -name "name" -value "sources_1" -objects $obj
# set_property -name "top" -value "main" -objects $obj
# set_property -name "verilog_define" -value "" -objects $obj
# set_property -name "verilog_uppercase" -value "0" -objects $obj
# set_property -name "verilog_version" -value "verilog_2001" -objects $obj
# set_property -name "vhdl_version" -value "vhdl_2k" -objects $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set file "[file normalize "$origin_dir/BM.srcs/constrs_1/new/RiBM.xdc"]"
# set file_imported [import_files -fileset constrs_1 [list $file]]
# set file "new/RiBM.xdc"
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property -name "file_type" -value "XDC" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "processing_order" -value "NORMAL" -objects $file_obj
# set_property -name "scoped_to_cells" -value "" -objects $file_obj
# set_property -name "scoped_to_ref" -value "" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set obj [get_filesets constrs_1]
# set_property -name "constrs_type" -value "XDC" -objects $obj
# set_property -name "name" -value "constrs_1" -objects $obj
# set_property -name "target_constrs_file" -value "" -objects $obj
# set_property -name "target_part" -value "xc7a35tcpg236-1" -objects $obj
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/BM.srcs/sim_1/new/test.sv" ]\
# ]
# set imported_files [import_files -fileset sim_1 $files]
# set file "new/test.sv"
# set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set obj [get_filesets sim_1]
# set_property -name "32bit" -value "0" -objects $obj
# set_property -name "generic" -value "" -objects $obj
# set_property -name "include_dirs" -value "" -objects $obj
# set_property -name "incremental" -value "1" -objects $obj
# set_property -name "name" -value "sim_1" -objects $obj
# set_property -name "nl.cell" -value "" -objects $obj
# set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
# set_property -name "nl.process_corner" -value "slow" -objects $obj
# set_property -name "nl.rename_top" -value "" -objects $obj
# set_property -name "nl.sdf_anno" -value "1" -objects $obj
# set_property -name "nl.write_all_overrides" -value "0" -objects $obj
# set_property -name "source_set" -value "sources_1" -objects $obj
# set_property -name "systemc_include_dirs" -value "" -objects $obj
# set_property -name "top" -value "test" -objects $obj
# set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "transport_int_delay" -value "0" -objects $obj
# set_property -name "transport_path_delay" -value "0" -objects $obj
# set_property -name "verilog_define" -value "" -objects $obj
# set_property -name "verilog_uppercase" -value "0" -objects $obj
# set_property -name "xelab.dll" -value "0" -objects $obj
# set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
# set_property -name "xsim.compile.xsc.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
# set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
# set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
# set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
# set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
# set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
# set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
# set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
# set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
# set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
# set_property -name "xsim.elaborate.xsc.more_options" -value "" -objects $obj
# set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
# set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
# set_property -name "xsim.simulate.saif" -value "" -objects $obj
# set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
# set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
# set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
# set_property -name "xsim.simulate.wdb" -value "" -objects $obj
# set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part xc7a35tcpg236-1 -flow {Vivado Synthesis 2018} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2018" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs synth_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "flow" -value "Vivado Synthesis 2018" -objects $obj
# set_property -name "name" -value "synth_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "part" -value "xc7a35tcpg236-1" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "incremental_checkpoint" -value "" -objects $obj
# set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "gen_full_bitstream" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
# set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
# set_property -name "steps.synth_design.args.fanout_limit" -value "10000" -objects $obj
# set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
# set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
# set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
# set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
# set_property -name "steps.synth_design.args.more options" -value "" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part xc7a35tcpg236-1 -flow {Vivado Implementation 2018} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2018" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.pblocks" -value "" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.slr" -value "0" -objects $obj
# set_property -name "options.packthru" -value "0" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.verbose" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.upgrade_cw" -value "0" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.ruledecks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.checks" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.advisory" -value "0" -objects $obj
# set_property -name "options.xpe" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.of_objects" -value "" -objects $obj
# set_property -name "options.route_type" -value "" -objects $obj
# set_property -name "options.list_all_nets" -value "0" -objects $obj
# set_property -name "options.show_all" -value "0" -objects $obj
# set_property -name "options.has_routing" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "0" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.cells" -value "" -objects $obj
# set_property -name "options.hierarchical" -value "0" -objects $obj
# set_property -name "options.hierarchical_depth" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.write_xdc" -value "0" -objects $obj
# set_property -name "options.clock_roots_only" -value "0" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.slack_greater_than" -value "" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.check_timing_verbose" -value "0" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.report_unconstrained" -value "0" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.cell" -value "" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "1" -objects $obj
# set_property -name "options.delay_type" -value "" -objects $obj
# set_property -name "options.setup" -value "0" -objects $obj
# set_property -name "options.hold" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "" -objects $obj
# set_property -name "options.nworst" -value "" -objects $obj
# set_property -name "options.unique_pins" -value "0" -objects $obj
# set_property -name "options.path_type" -value "" -objects $obj
# set_property -name "options.slack_lesser_than" -value "" -objects $obj
# set_property -name "options.slack_greater_than" -value "" -objects $obj
# set_property -name "options.significant_digits" -value "" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# set_property -name "options.more_options" -value "" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "constrset" -value "constrs_1" -objects $obj
# set_property -name "description" -value "Default settings for Implementation." -objects $obj
# set_property -name "flow" -value "Vivado Implementation 2018" -objects $obj
# set_property -name "name" -value "impl_1" -objects $obj
# set_property -name "needs_refresh" -value "0" -objects $obj
# set_property -name "part" -value "xc7a35tcpg236-1" -objects $obj
# set_property -name "pr_configuration" -value "" -objects $obj
# set_property -name "srcset" -value "sources_1" -objects $obj
# set_property -name "incremental_checkpoint" -value "" -objects $obj
# set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
# set_property -name "include_in_archive" -value "1" -objects $obj
# set_property -name "gen_full_bitstream" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.init_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.init_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.place_design.args.more options" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.route_design.args.more options" -value "" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
# set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
# set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
# set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
# set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:${_xil_proj_name_}"
INFO: Project created:BM
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Tue Jan  6 17:32:01 2026] Launched synth_1...
Run output will be captured here: C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.runs/synth_1/runme.log
reset_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jan  6 17:33:19 2026] Launched synth_1...
Run output will be captured here: C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8 -scripts_only
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jan  6 17:33:45 2026] Launched synth_1...
Run output will be captured here: C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.runs/synth_1/runme.log
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
update_ip_catalog
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jan  6 17:35:40 2026] Launched synth_1...
Run output will be captured here: C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.runs/synth_1/runme.log
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY rebuilt [get_runs synth_1]
update_ip_catalog
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/alg_op_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/rDC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rDC_combinational
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sim_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivivivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3635918ae2c943be90af6603778d7110 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/main.sv" Line 2. Module main_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/Control.sv" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/rDC.sv" Line 3. Module rDC_combinational doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/alg_op_pkg.sv" Line 1. Module alg_op_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.rDC_combinational
Compiling module xil_defaultlib.main_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.alg_op_pkg
Built simulation snapshot test_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan  6 17:37:34 2026...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 998.027 ; gain = 15.891
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Jan  6 17:37:39 2026] Launched synth_1...
Run output will be captured here: C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jan  6 17:38:54 2026] Launched synth_1...
Run output will be captured here: C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/alg_op_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/rDC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rDC_combinational
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sim_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivivivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3635918ae2c943be90af6603778d7110 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/main.sv" Line 2. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/Control.sv" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/rDC.sv" Line 3. Module rDC_combinational doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/alg_op_pkg.sv" Line 1. Module alg_op_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.rDC_combinational
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.alg_op_pkg
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/alg_op_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/rDC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rDC_combinational
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sim_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivivivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3635918ae2c943be90af6603778d7110 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/alg_op_pkg.sv" Line 1. Module alg_op_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.rDC_combinational
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.alg_op_pkg
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Jan  6 17:42:15 2026] Launched synth_1...
Run output will be captured here: C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/alg_op_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/rDC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rDC_combinational
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sim_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivivivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3635918ae2c943be90af6603778d7110 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.rDC_combinational
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.alg_op_pkg
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jan  6 17:43:17 2026] Launched synth_1...
Run output will be captured here: C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.runs/synth_1/runme.log
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/main.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/alg_op_pkg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/Control.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sim_1/imports/new/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/rDC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/main.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/alg_op_pkg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/Control.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sim_1/imports/new/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/rDC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/main.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/alg_op_pkg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/Control.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sim_1/imports/new/test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.srcs/sources_1/imports/BM/BM.srcs/sources_1/new/rDC.sv:]
update_ip_catalog
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jan  6 17:43:41 2026] Launched synth_1...
Run output will be captured here: C:/Users/Karina/Desktop/Õ»–/BM/BM/BM.runs/synth_1/runme.log
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY rebuilt [get_runs synth_1]
update_ip_catalog
update_ip_catalog
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  6 17:45:15 2026...
