# rv64im-simulator
This project is designed to test a fetch unit written in SystemVerilog using the SystemVerilog DPI interface. It can also be used as a regular RISC-V simulator.
