Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun 25 01:42:48 2025
| Host         : DESKTOP-388C9Q6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.818        0.000                      0                 1694        0.125        0.000                      0                 1694        7.000        0.000                       0                  1684  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             7.818        0.000                      0                 1694        0.125        0.000                      0                 1694        7.000        0.000                       0                  1684  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 fft_inst/data_real_in_reg_reg[5][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[4][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 3.406ns (48.022%)  route 3.687ns (51.978%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 20.044 - 15.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.792     5.554    fft_inst/clk_IBUF_BUFG
    SLICE_X92Y35         FDCE                                         r  fft_inst/data_real_in_reg_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDCE (Prop_fdce_C_Q)         0.478     6.032 r  fft_inst/data_real_in_reg_reg[5][9]/Q
                         net (fo=4, routed)           1.276     7.308    fft_inst/data_real_in_reg_reg_n_0_[5][9]
    SLICE_X90Y40         LUT2 (Prop_lut2_I1_O)        0.301     7.609 r  fft_inst/s1_real_reg[4][15]_i_13/O
                         net (fo=1, routed)           0.000     7.609    fft_inst/s1_real_reg[4][15]_i_13_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.142 r  fft_inst/s1_real_reg_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.142    fft_inst/s1_real_reg_reg[4][15]_i_10_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.361 r  fft_inst/s1_real_reg_reg[4][19]_i_10/O[0]
                         net (fo=4, routed)           1.548     9.909    fft_inst/stage1[1].b/t2r[12]
    SLICE_X88Y45         LUT3 (Prop_lut3_I1_O)        0.323    10.232 r  fft_inst/s1_real_reg[4][15]_i_4/O
                         net (fo=2, routed)           0.863    11.095    fft_inst/s1_real_reg[4][15]_i_4_n_0
    SLICE_X88Y45         LUT4 (Prop_lut4_I3_O)        0.326    11.421 r  fft_inst/s1_real_reg[4][15]_i_8/O
                         net (fo=1, routed)           0.000    11.421    fft_inst/s1_real_reg[4][15]_i_8_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.971 r  fft_inst/s1_real_reg_reg[4][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.971    fft_inst/s1_real_reg_reg[4][15]_i_1_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  fft_inst/s1_real_reg_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    fft_inst/s1_real_reg_reg[4][19]_i_1_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  fft_inst/s1_real_reg_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    fft_inst/s1_real_reg_reg[4][23]_i_1_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  fft_inst/s1_real_reg_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.313    fft_inst/s1_real_reg_reg[4][27]_i_1_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  fft_inst/s1_real_reg_reg[4][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.647    fft_inst/s1_real[4]_5[29]
    SLICE_X88Y49         FDCE                                         r  fft_inst/s1_real_reg_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.561    20.044    fft_inst/clk_IBUF_BUFG
    SLICE_X88Y49         FDCE                                         r  fft_inst/s1_real_reg_reg[4][29]/C
                         clock pessimism              0.394    20.438    
                         clock uncertainty           -0.035    20.403    
    SLICE_X88Y49         FDCE (Setup_fdce_C_D)        0.062    20.465    fft_inst/s1_real_reg_reg[4][29]
  -------------------------------------------------------------------
                         required time                         20.465    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 fft_inst/data_real_in_reg_reg[5][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[4][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 3.385ns (47.868%)  route 3.687ns (52.132%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 20.044 - 15.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.792     5.554    fft_inst/clk_IBUF_BUFG
    SLICE_X92Y35         FDCE                                         r  fft_inst/data_real_in_reg_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDCE (Prop_fdce_C_Q)         0.478     6.032 r  fft_inst/data_real_in_reg_reg[5][9]/Q
                         net (fo=4, routed)           1.276     7.308    fft_inst/data_real_in_reg_reg_n_0_[5][9]
    SLICE_X90Y40         LUT2 (Prop_lut2_I1_O)        0.301     7.609 r  fft_inst/s1_real_reg[4][15]_i_13/O
                         net (fo=1, routed)           0.000     7.609    fft_inst/s1_real_reg[4][15]_i_13_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.142 r  fft_inst/s1_real_reg_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.142    fft_inst/s1_real_reg_reg[4][15]_i_10_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.361 r  fft_inst/s1_real_reg_reg[4][19]_i_10/O[0]
                         net (fo=4, routed)           1.548     9.909    fft_inst/stage1[1].b/t2r[12]
    SLICE_X88Y45         LUT3 (Prop_lut3_I1_O)        0.323    10.232 r  fft_inst/s1_real_reg[4][15]_i_4/O
                         net (fo=2, routed)           0.863    11.095    fft_inst/s1_real_reg[4][15]_i_4_n_0
    SLICE_X88Y45         LUT4 (Prop_lut4_I3_O)        0.326    11.421 r  fft_inst/s1_real_reg[4][15]_i_8/O
                         net (fo=1, routed)           0.000    11.421    fft_inst/s1_real_reg[4][15]_i_8_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.971 r  fft_inst/s1_real_reg_reg[4][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.971    fft_inst/s1_real_reg_reg[4][15]_i_1_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  fft_inst/s1_real_reg_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    fft_inst/s1_real_reg_reg[4][19]_i_1_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  fft_inst/s1_real_reg_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    fft_inst/s1_real_reg_reg[4][23]_i_1_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  fft_inst/s1_real_reg_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.313    fft_inst/s1_real_reg_reg[4][27]_i_1_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.626 r  fft_inst/s1_real_reg_reg[4][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.626    fft_inst/s1_real[4]_5[31]
    SLICE_X88Y49         FDCE                                         r  fft_inst/s1_real_reg_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.561    20.044    fft_inst/clk_IBUF_BUFG
    SLICE_X88Y49         FDCE                                         r  fft_inst/s1_real_reg_reg[4][31]/C
                         clock pessimism              0.394    20.438    
                         clock uncertainty           -0.035    20.403    
    SLICE_X88Y49         FDCE (Setup_fdce_C_D)        0.062    20.465    fft_inst/s1_real_reg_reg[4][31]
  -------------------------------------------------------------------
                         required time                         20.465    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 fft_inst/data_real_in_reg_reg[5][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[4][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 3.311ns (47.316%)  route 3.687ns (52.684%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 20.044 - 15.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.792     5.554    fft_inst/clk_IBUF_BUFG
    SLICE_X92Y35         FDCE                                         r  fft_inst/data_real_in_reg_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDCE (Prop_fdce_C_Q)         0.478     6.032 r  fft_inst/data_real_in_reg_reg[5][9]/Q
                         net (fo=4, routed)           1.276     7.308    fft_inst/data_real_in_reg_reg_n_0_[5][9]
    SLICE_X90Y40         LUT2 (Prop_lut2_I1_O)        0.301     7.609 r  fft_inst/s1_real_reg[4][15]_i_13/O
                         net (fo=1, routed)           0.000     7.609    fft_inst/s1_real_reg[4][15]_i_13_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.142 r  fft_inst/s1_real_reg_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.142    fft_inst/s1_real_reg_reg[4][15]_i_10_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.361 r  fft_inst/s1_real_reg_reg[4][19]_i_10/O[0]
                         net (fo=4, routed)           1.548     9.909    fft_inst/stage1[1].b/t2r[12]
    SLICE_X88Y45         LUT3 (Prop_lut3_I1_O)        0.323    10.232 r  fft_inst/s1_real_reg[4][15]_i_4/O
                         net (fo=2, routed)           0.863    11.095    fft_inst/s1_real_reg[4][15]_i_4_n_0
    SLICE_X88Y45         LUT4 (Prop_lut4_I3_O)        0.326    11.421 r  fft_inst/s1_real_reg[4][15]_i_8/O
                         net (fo=1, routed)           0.000    11.421    fft_inst/s1_real_reg[4][15]_i_8_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.971 r  fft_inst/s1_real_reg_reg[4][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.971    fft_inst/s1_real_reg_reg[4][15]_i_1_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  fft_inst/s1_real_reg_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    fft_inst/s1_real_reg_reg[4][19]_i_1_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  fft_inst/s1_real_reg_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    fft_inst/s1_real_reg_reg[4][23]_i_1_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  fft_inst/s1_real_reg_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.313    fft_inst/s1_real_reg_reg[4][27]_i_1_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.552 r  fft_inst/s1_real_reg_reg[4][31]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.552    fft_inst/s1_real[4]_5[30]
    SLICE_X88Y49         FDCE                                         r  fft_inst/s1_real_reg_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.561    20.044    fft_inst/clk_IBUF_BUFG
    SLICE_X88Y49         FDCE                                         r  fft_inst/s1_real_reg_reg[4][30]/C
                         clock pessimism              0.394    20.438    
                         clock uncertainty           -0.035    20.403    
    SLICE_X88Y49         FDCE (Setup_fdce_C_D)        0.062    20.465    fft_inst/s1_real_reg_reg[4][30]
  -------------------------------------------------------------------
                         required time                         20.465    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 fft_inst/data_real_in_reg_reg[5][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[4][28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 3.295ns (47.196%)  route 3.687ns (52.804%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 20.044 - 15.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.792     5.554    fft_inst/clk_IBUF_BUFG
    SLICE_X92Y35         FDCE                                         r  fft_inst/data_real_in_reg_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDCE (Prop_fdce_C_Q)         0.478     6.032 r  fft_inst/data_real_in_reg_reg[5][9]/Q
                         net (fo=4, routed)           1.276     7.308    fft_inst/data_real_in_reg_reg_n_0_[5][9]
    SLICE_X90Y40         LUT2 (Prop_lut2_I1_O)        0.301     7.609 r  fft_inst/s1_real_reg[4][15]_i_13/O
                         net (fo=1, routed)           0.000     7.609    fft_inst/s1_real_reg[4][15]_i_13_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.142 r  fft_inst/s1_real_reg_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.142    fft_inst/s1_real_reg_reg[4][15]_i_10_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.361 r  fft_inst/s1_real_reg_reg[4][19]_i_10/O[0]
                         net (fo=4, routed)           1.548     9.909    fft_inst/stage1[1].b/t2r[12]
    SLICE_X88Y45         LUT3 (Prop_lut3_I1_O)        0.323    10.232 r  fft_inst/s1_real_reg[4][15]_i_4/O
                         net (fo=2, routed)           0.863    11.095    fft_inst/s1_real_reg[4][15]_i_4_n_0
    SLICE_X88Y45         LUT4 (Prop_lut4_I3_O)        0.326    11.421 r  fft_inst/s1_real_reg[4][15]_i_8/O
                         net (fo=1, routed)           0.000    11.421    fft_inst/s1_real_reg[4][15]_i_8_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.971 r  fft_inst/s1_real_reg_reg[4][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.971    fft_inst/s1_real_reg_reg[4][15]_i_1_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  fft_inst/s1_real_reg_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    fft_inst/s1_real_reg_reg[4][19]_i_1_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  fft_inst/s1_real_reg_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    fft_inst/s1_real_reg_reg[4][23]_i_1_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.313 r  fft_inst/s1_real_reg_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.313    fft_inst/s1_real_reg_reg[4][27]_i_1_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.536 r  fft_inst/s1_real_reg_reg[4][31]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.536    fft_inst/s1_real[4]_5[28]
    SLICE_X88Y49         FDCE                                         r  fft_inst/s1_real_reg_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.561    20.044    fft_inst/clk_IBUF_BUFG
    SLICE_X88Y49         FDCE                                         r  fft_inst/s1_real_reg_reg[4][28]/C
                         clock pessimism              0.394    20.438    
                         clock uncertainty           -0.035    20.403    
    SLICE_X88Y49         FDCE (Setup_fdce_C_D)        0.062    20.465    fft_inst/s1_real_reg_reg[4][28]
  -------------------------------------------------------------------
                         required time                         20.465    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  7.929    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 fft_inst/data_real_in_reg_reg[5][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[4][25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 3.292ns (47.173%)  route 3.687ns (52.827%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 20.044 - 15.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.792     5.554    fft_inst/clk_IBUF_BUFG
    SLICE_X92Y35         FDCE                                         r  fft_inst/data_real_in_reg_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDCE (Prop_fdce_C_Q)         0.478     6.032 r  fft_inst/data_real_in_reg_reg[5][9]/Q
                         net (fo=4, routed)           1.276     7.308    fft_inst/data_real_in_reg_reg_n_0_[5][9]
    SLICE_X90Y40         LUT2 (Prop_lut2_I1_O)        0.301     7.609 r  fft_inst/s1_real_reg[4][15]_i_13/O
                         net (fo=1, routed)           0.000     7.609    fft_inst/s1_real_reg[4][15]_i_13_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.142 r  fft_inst/s1_real_reg_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.142    fft_inst/s1_real_reg_reg[4][15]_i_10_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.361 r  fft_inst/s1_real_reg_reg[4][19]_i_10/O[0]
                         net (fo=4, routed)           1.548     9.909    fft_inst/stage1[1].b/t2r[12]
    SLICE_X88Y45         LUT3 (Prop_lut3_I1_O)        0.323    10.232 r  fft_inst/s1_real_reg[4][15]_i_4/O
                         net (fo=2, routed)           0.863    11.095    fft_inst/s1_real_reg[4][15]_i_4_n_0
    SLICE_X88Y45         LUT4 (Prop_lut4_I3_O)        0.326    11.421 r  fft_inst/s1_real_reg[4][15]_i_8/O
                         net (fo=1, routed)           0.000    11.421    fft_inst/s1_real_reg[4][15]_i_8_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.971 r  fft_inst/s1_real_reg_reg[4][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.971    fft_inst/s1_real_reg_reg[4][15]_i_1_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  fft_inst/s1_real_reg_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    fft_inst/s1_real_reg_reg[4][19]_i_1_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  fft_inst/s1_real_reg_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    fft_inst/s1_real_reg_reg[4][23]_i_1_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.533 r  fft_inst/s1_real_reg_reg[4][27]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.533    fft_inst/s1_real[4]_5[25]
    SLICE_X88Y48         FDCE                                         r  fft_inst/s1_real_reg_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.561    20.044    fft_inst/clk_IBUF_BUFG
    SLICE_X88Y48         FDCE                                         r  fft_inst/s1_real_reg_reg[4][25]/C
                         clock pessimism              0.394    20.438    
                         clock uncertainty           -0.035    20.403    
    SLICE_X88Y48         FDCE (Setup_fdce_C_D)        0.062    20.465    fft_inst/s1_real_reg_reg[4][25]
  -------------------------------------------------------------------
                         required time                         20.465    
                         arrival time                         -12.533    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 fft_inst/data_real_in_reg_reg[5][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[4][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 3.271ns (47.014%)  route 3.687ns (52.986%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 20.044 - 15.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.792     5.554    fft_inst/clk_IBUF_BUFG
    SLICE_X92Y35         FDCE                                         r  fft_inst/data_real_in_reg_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDCE (Prop_fdce_C_Q)         0.478     6.032 r  fft_inst/data_real_in_reg_reg[5][9]/Q
                         net (fo=4, routed)           1.276     7.308    fft_inst/data_real_in_reg_reg_n_0_[5][9]
    SLICE_X90Y40         LUT2 (Prop_lut2_I1_O)        0.301     7.609 r  fft_inst/s1_real_reg[4][15]_i_13/O
                         net (fo=1, routed)           0.000     7.609    fft_inst/s1_real_reg[4][15]_i_13_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.142 r  fft_inst/s1_real_reg_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.142    fft_inst/s1_real_reg_reg[4][15]_i_10_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.361 r  fft_inst/s1_real_reg_reg[4][19]_i_10/O[0]
                         net (fo=4, routed)           1.548     9.909    fft_inst/stage1[1].b/t2r[12]
    SLICE_X88Y45         LUT3 (Prop_lut3_I1_O)        0.323    10.232 r  fft_inst/s1_real_reg[4][15]_i_4/O
                         net (fo=2, routed)           0.863    11.095    fft_inst/s1_real_reg[4][15]_i_4_n_0
    SLICE_X88Y45         LUT4 (Prop_lut4_I3_O)        0.326    11.421 r  fft_inst/s1_real_reg[4][15]_i_8/O
                         net (fo=1, routed)           0.000    11.421    fft_inst/s1_real_reg[4][15]_i_8_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.971 r  fft_inst/s1_real_reg_reg[4][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.971    fft_inst/s1_real_reg_reg[4][15]_i_1_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  fft_inst/s1_real_reg_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    fft_inst/s1_real_reg_reg[4][19]_i_1_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  fft_inst/s1_real_reg_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    fft_inst/s1_real_reg_reg[4][23]_i_1_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.512 r  fft_inst/s1_real_reg_reg[4][27]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.512    fft_inst/s1_real[4]_5[27]
    SLICE_X88Y48         FDCE                                         r  fft_inst/s1_real_reg_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.561    20.044    fft_inst/clk_IBUF_BUFG
    SLICE_X88Y48         FDCE                                         r  fft_inst/s1_real_reg_reg[4][27]/C
                         clock pessimism              0.394    20.438    
                         clock uncertainty           -0.035    20.403    
    SLICE_X88Y48         FDCE (Setup_fdce_C_D)        0.062    20.465    fft_inst/s1_real_reg_reg[4][27]
  -------------------------------------------------------------------
                         required time                         20.465    
                         arrival time                         -12.512    
  -------------------------------------------------------------------
                         slack                                  7.953    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 fft_inst/data_real_in_reg_reg[5][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[4][26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 3.197ns (46.444%)  route 3.687ns (53.556%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 20.044 - 15.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.792     5.554    fft_inst/clk_IBUF_BUFG
    SLICE_X92Y35         FDCE                                         r  fft_inst/data_real_in_reg_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDCE (Prop_fdce_C_Q)         0.478     6.032 r  fft_inst/data_real_in_reg_reg[5][9]/Q
                         net (fo=4, routed)           1.276     7.308    fft_inst/data_real_in_reg_reg_n_0_[5][9]
    SLICE_X90Y40         LUT2 (Prop_lut2_I1_O)        0.301     7.609 r  fft_inst/s1_real_reg[4][15]_i_13/O
                         net (fo=1, routed)           0.000     7.609    fft_inst/s1_real_reg[4][15]_i_13_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.142 r  fft_inst/s1_real_reg_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.142    fft_inst/s1_real_reg_reg[4][15]_i_10_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.361 r  fft_inst/s1_real_reg_reg[4][19]_i_10/O[0]
                         net (fo=4, routed)           1.548     9.909    fft_inst/stage1[1].b/t2r[12]
    SLICE_X88Y45         LUT3 (Prop_lut3_I1_O)        0.323    10.232 r  fft_inst/s1_real_reg[4][15]_i_4/O
                         net (fo=2, routed)           0.863    11.095    fft_inst/s1_real_reg[4][15]_i_4_n_0
    SLICE_X88Y45         LUT4 (Prop_lut4_I3_O)        0.326    11.421 r  fft_inst/s1_real_reg[4][15]_i_8/O
                         net (fo=1, routed)           0.000    11.421    fft_inst/s1_real_reg[4][15]_i_8_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.971 r  fft_inst/s1_real_reg_reg[4][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.971    fft_inst/s1_real_reg_reg[4][15]_i_1_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  fft_inst/s1_real_reg_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    fft_inst/s1_real_reg_reg[4][19]_i_1_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  fft_inst/s1_real_reg_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    fft_inst/s1_real_reg_reg[4][23]_i_1_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.438 r  fft_inst/s1_real_reg_reg[4][27]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.438    fft_inst/s1_real[4]_5[26]
    SLICE_X88Y48         FDCE                                         r  fft_inst/s1_real_reg_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.561    20.044    fft_inst/clk_IBUF_BUFG
    SLICE_X88Y48         FDCE                                         r  fft_inst/s1_real_reg_reg[4][26]/C
                         clock pessimism              0.394    20.438    
                         clock uncertainty           -0.035    20.403    
    SLICE_X88Y48         FDCE (Setup_fdce_C_D)        0.062    20.465    fft_inst/s1_real_reg_reg[4][26]
  -------------------------------------------------------------------
                         required time                         20.465    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 fft_inst/data_real_in_reg_reg[5][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[4][24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 3.181ns (46.319%)  route 3.687ns (53.681%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 20.044 - 15.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.792     5.554    fft_inst/clk_IBUF_BUFG
    SLICE_X92Y35         FDCE                                         r  fft_inst/data_real_in_reg_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDCE (Prop_fdce_C_Q)         0.478     6.032 r  fft_inst/data_real_in_reg_reg[5][9]/Q
                         net (fo=4, routed)           1.276     7.308    fft_inst/data_real_in_reg_reg_n_0_[5][9]
    SLICE_X90Y40         LUT2 (Prop_lut2_I1_O)        0.301     7.609 r  fft_inst/s1_real_reg[4][15]_i_13/O
                         net (fo=1, routed)           0.000     7.609    fft_inst/s1_real_reg[4][15]_i_13_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.142 r  fft_inst/s1_real_reg_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.142    fft_inst/s1_real_reg_reg[4][15]_i_10_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.361 r  fft_inst/s1_real_reg_reg[4][19]_i_10/O[0]
                         net (fo=4, routed)           1.548     9.909    fft_inst/stage1[1].b/t2r[12]
    SLICE_X88Y45         LUT3 (Prop_lut3_I1_O)        0.323    10.232 r  fft_inst/s1_real_reg[4][15]_i_4/O
                         net (fo=2, routed)           0.863    11.095    fft_inst/s1_real_reg[4][15]_i_4_n_0
    SLICE_X88Y45         LUT4 (Prop_lut4_I3_O)        0.326    11.421 r  fft_inst/s1_real_reg[4][15]_i_8/O
                         net (fo=1, routed)           0.000    11.421    fft_inst/s1_real_reg[4][15]_i_8_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.971 r  fft_inst/s1_real_reg_reg[4][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.971    fft_inst/s1_real_reg_reg[4][15]_i_1_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  fft_inst/s1_real_reg_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    fft_inst/s1_real_reg_reg[4][19]_i_1_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.199 r  fft_inst/s1_real_reg_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.199    fft_inst/s1_real_reg_reg[4][23]_i_1_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.422 r  fft_inst/s1_real_reg_reg[4][27]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.422    fft_inst/s1_real[4]_5[24]
    SLICE_X88Y48         FDCE                                         r  fft_inst/s1_real_reg_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.561    20.044    fft_inst/clk_IBUF_BUFG
    SLICE_X88Y48         FDCE                                         r  fft_inst/s1_real_reg_reg[4][24]/C
                         clock pessimism              0.394    20.438    
                         clock uncertainty           -0.035    20.403    
    SLICE_X88Y48         FDCE (Setup_fdce_C_D)        0.062    20.465    fft_inst/s1_real_reg_reg[4][24]
  -------------------------------------------------------------------
                         required time                         20.465    
                         arrival time                         -12.422    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 fft_inst/data_real_in_reg_reg[5][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[4][21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 3.178ns (46.296%)  route 3.687ns (53.704%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 20.044 - 15.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.792     5.554    fft_inst/clk_IBUF_BUFG
    SLICE_X92Y35         FDCE                                         r  fft_inst/data_real_in_reg_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDCE (Prop_fdce_C_Q)         0.478     6.032 r  fft_inst/data_real_in_reg_reg[5][9]/Q
                         net (fo=4, routed)           1.276     7.308    fft_inst/data_real_in_reg_reg_n_0_[5][9]
    SLICE_X90Y40         LUT2 (Prop_lut2_I1_O)        0.301     7.609 r  fft_inst/s1_real_reg[4][15]_i_13/O
                         net (fo=1, routed)           0.000     7.609    fft_inst/s1_real_reg[4][15]_i_13_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.142 r  fft_inst/s1_real_reg_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.142    fft_inst/s1_real_reg_reg[4][15]_i_10_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.361 r  fft_inst/s1_real_reg_reg[4][19]_i_10/O[0]
                         net (fo=4, routed)           1.548     9.909    fft_inst/stage1[1].b/t2r[12]
    SLICE_X88Y45         LUT3 (Prop_lut3_I1_O)        0.323    10.232 r  fft_inst/s1_real_reg[4][15]_i_4/O
                         net (fo=2, routed)           0.863    11.095    fft_inst/s1_real_reg[4][15]_i_4_n_0
    SLICE_X88Y45         LUT4 (Prop_lut4_I3_O)        0.326    11.421 r  fft_inst/s1_real_reg[4][15]_i_8/O
                         net (fo=1, routed)           0.000    11.421    fft_inst/s1_real_reg[4][15]_i_8_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.971 r  fft_inst/s1_real_reg_reg[4][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.971    fft_inst/s1_real_reg_reg[4][15]_i_1_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.085 r  fft_inst/s1_real_reg_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.085    fft_inst/s1_real_reg_reg[4][19]_i_1_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.419 r  fft_inst/s1_real_reg_reg[4][23]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.419    fft_inst/s1_real[4]_5[21]
    SLICE_X88Y47         FDCE                                         r  fft_inst/s1_real_reg_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.561    20.044    fft_inst/clk_IBUF_BUFG
    SLICE_X88Y47         FDCE                                         r  fft_inst/s1_real_reg_reg[4][21]/C
                         clock pessimism              0.394    20.438    
                         clock uncertainty           -0.035    20.403    
    SLICE_X88Y47         FDCE (Setup_fdce_C_D)        0.062    20.465    fft_inst/s1_real_reg_reg[4][21]
  -------------------------------------------------------------------
                         required time                         20.465    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 fft_inst/data_real_in_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/s1_real_reg_reg[0][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 3.459ns (50.067%)  route 3.450ns (49.933%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 20.031 - 15.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.723     5.485    fft_inst/clk_IBUF_BUFG
    SLICE_X87Y20         FDCE                                         r  fft_inst/data_real_in_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y20         FDCE (Prop_fdce_C_Q)         0.456     5.941 r  fft_inst/data_real_in_reg_reg[1][1]/Q
                         net (fo=4, routed)           1.402     7.343    fft_inst/data_real_in_reg_reg_n_0_[1][1]
    SLICE_X84Y30         LUT2 (Prop_lut2_I1_O)        0.124     7.467 r  fft_inst/s1_real_reg[0][7]_i_13/O
                         net (fo=1, routed)           0.000     7.467    fft_inst/s1_real_reg[0][7]_i_13_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.017 r  fft_inst/s1_real_reg_reg[0][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.017    fft_inst/s1_real_reg_reg[0][7]_i_10_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  fft_inst/s1_real_reg_reg[0][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.131    fft_inst/s1_real_reg_reg[0][11]_i_10_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  fft_inst/s1_real_reg_reg[0][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.245    fft_inst/s1_real_reg_reg[0][15]_i_10_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  fft_inst/s1_real_reg_reg[0][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.359    fft_inst/s1_real_reg_reg[0][19]_i_10_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.473 r  fft_inst/s1_real_reg_reg[0][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.473    fft_inst/s1_real_reg_reg[0][23]_i_10_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.695 r  fft_inst/s1_real_reg_reg[0][27]_i_10/O[0]
                         net (fo=4, routed)           1.189     9.884    fft_inst/stage1[0].b/t2r[20]
    SLICE_X85Y28         LUT3 (Prop_lut3_I1_O)        0.327    10.211 r  fft_inst/s1_real_reg[0][23]_i_4/O
                         net (fo=2, routed)           0.859    11.070    fft_inst/s1_real_reg[0][23]_i_4_n_0
    SLICE_X85Y28         LUT4 (Prop_lut4_I3_O)        0.326    11.396 r  fft_inst/s1_real_reg[0][23]_i_8/O
                         net (fo=1, routed)           0.000    11.396    fft_inst/s1_real_reg[0][23]_i_8_n_0
    SLICE_X85Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.946 r  fft_inst/s1_real_reg_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.946    fft_inst/s1_real_reg_reg[0][23]_i_1_n_0
    SLICE_X85Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.060 r  fft_inst/s1_real_reg_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.060    fft_inst/s1_real_reg_reg[0][27]_i_1_n_0
    SLICE_X85Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.394 r  fft_inst/s1_real_reg_reg[0][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.394    fft_inst/s1_real[0]_0[29]
    SLICE_X85Y30         FDCE                                         r  fft_inst/s1_real_reg_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        1.548    20.031    fft_inst/clk_IBUF_BUFG
    SLICE_X85Y30         FDCE                                         r  fft_inst/s1_real_reg_reg[0][29]/C
                         clock pessimism              0.394    20.425    
                         clock uncertainty           -0.035    20.390    
    SLICE_X85Y30         FDCE (Setup_fdce_C_D)        0.062    20.452    fft_inst/s1_real_reg_reg[0][29]
  -------------------------------------------------------------------
                         required time                         20.452    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  8.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 serial_in/mem_real_reg[7][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/data_real_in_reg_reg[13][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.557     1.504    serial_in/clk_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  serial_in/mem_real_reg[7][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  serial_in/mem_real_reg[7][9]/Q
                         net (fo=1, routed)           0.080     1.725    fft_inst/data_real_in_flat[233]
    SLICE_X32Y33         FDCE                                         r  fft_inst/data_real_in_reg_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.821     2.015    fft_inst/clk_IBUF_BUFG
    SLICE_X32Y33         FDCE                                         r  fft_inst/data_real_in_reg_reg[13][9]/C
                         clock pessimism             -0.498     1.517    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.083     1.600    fft_inst/data_real_in_reg_reg[13][9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 serial_in/mem_real_reg[15][24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/data_real_in_reg_reg[15][24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.560     1.507    serial_in/clk_IBUF_BUFG
    SLICE_X33Y38         FDCE                                         r  serial_in/mem_real_reg[15][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  serial_in/mem_real_reg[15][24]/Q
                         net (fo=1, routed)           0.080     1.728    fft_inst/data_real_in_flat[504]
    SLICE_X32Y38         FDCE                                         r  fft_inst/data_real_in_reg_reg[15][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.826     2.020    fft_inst/clk_IBUF_BUFG
    SLICE_X32Y38         FDCE                                         r  fft_inst/data_real_in_reg_reg[15][24]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.083     1.603    fft_inst/data_real_in_reg_reg[15][24]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 serial_in/mem_real_reg[5][11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/data_real_in_reg_reg[5][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.607     1.554    serial_in/clk_IBUF_BUFG
    SLICE_X95Y36         FDCE                                         r  serial_in/mem_real_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  serial_in/mem_real_reg[5][11]/Q
                         net (fo=1, routed)           0.087     1.782    fft_inst/data_real_in_flat[171]
    SLICE_X94Y36         FDCE                                         r  fft_inst/data_real_in_reg_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.876     2.070    fft_inst/clk_IBUF_BUFG
    SLICE_X94Y36         FDCE                                         r  fft_inst/data_real_in_reg_reg[5][11]/C
                         clock pessimism             -0.503     1.567    
    SLICE_X94Y36         FDCE (Hold_fdce_C_D)         0.085     1.652    fft_inst/data_real_in_reg_reg[5][11]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 serial_in/mem_real_reg[7][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/data_real_in_reg_reg[13][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.557     1.504    serial_in/clk_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  serial_in/mem_real_reg[7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  serial_in/mem_real_reg[7][10]/Q
                         net (fo=1, routed)           0.087     1.732    fft_inst/data_real_in_flat[234]
    SLICE_X32Y33         FDCE                                         r  fft_inst/data_real_in_reg_reg[13][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.821     2.015    fft_inst/clk_IBUF_BUFG
    SLICE_X32Y33         FDCE                                         r  fft_inst/data_real_in_reg_reg[13][10]/C
                         clock pessimism             -0.498     1.517    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.085     1.602    fft_inst/data_real_in_reg_reg[13][10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 serial_in/mem_real_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/data_real_in_reg_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.597     1.544    serial_in/clk_IBUF_BUFG
    SLICE_X93Y24         FDCE                                         r  serial_in/mem_real_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDCE (Prop_fdce_C_Q)         0.141     1.685 r  serial_in/mem_real_reg[0][11]/Q
                         net (fo=1, routed)           0.087     1.772    fft_inst/data_real_in_flat[11]
    SLICE_X92Y24         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.864     2.058    fft_inst/clk_IBUF_BUFG
    SLICE_X92Y24         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][11]/C
                         clock pessimism             -0.501     1.557    
    SLICE_X92Y24         FDCE (Hold_fdce_C_D)         0.085     1.642    fft_inst/data_real_in_reg_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 serial_in/mem_real_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/data_real_in_reg_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.600     1.547    serial_in/clk_IBUF_BUFG
    SLICE_X93Y27         FDCE                                         r  serial_in/mem_real_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  serial_in/mem_real_reg[0][9]/Q
                         net (fo=1, routed)           0.087     1.775    fft_inst/data_real_in_flat[9]
    SLICE_X92Y27         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.867     2.061    fft_inst/clk_IBUF_BUFG
    SLICE_X92Y27         FDCE                                         r  fft_inst/data_real_in_reg_reg[0][9]/C
                         clock pessimism             -0.501     1.560    
    SLICE_X92Y27         FDCE (Hold_fdce_C_D)         0.085     1.645    fft_inst/data_real_in_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 serial_in/mem_real_reg[13][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/data_real_in_reg_reg[7][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.609     1.556    serial_in/clk_IBUF_BUFG
    SLICE_X95Y39         FDCE                                         r  serial_in/mem_real_reg[13][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y39         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  serial_in/mem_real_reg[13][16]/Q
                         net (fo=1, routed)           0.087     1.784    fft_inst/data_real_in_flat[432]
    SLICE_X94Y39         FDCE                                         r  fft_inst/data_real_in_reg_reg[7][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.879     2.073    fft_inst/clk_IBUF_BUFG
    SLICE_X94Y39         FDCE                                         r  fft_inst/data_real_in_reg_reg[7][16]/C
                         clock pessimism             -0.504     1.569    
    SLICE_X94Y39         FDCE (Hold_fdce_C_D)         0.085     1.654    fft_inst/data_real_in_reg_reg[7][16]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 serial_in/mem_real_reg[13][26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/data_real_in_reg_reg[7][26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.610     1.557    serial_in/clk_IBUF_BUFG
    SLICE_X95Y42         FDCE                                         r  serial_in/mem_real_reg[13][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  serial_in/mem_real_reg[13][26]/Q
                         net (fo=1, routed)           0.091     1.789    fft_inst/data_real_in_flat[442]
    SLICE_X94Y42         FDCE                                         r  fft_inst/data_real_in_reg_reg[7][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.880     2.074    fft_inst/clk_IBUF_BUFG
    SLICE_X94Y42         FDCE                                         r  fft_inst/data_real_in_reg_reg[7][26]/C
                         clock pessimism             -0.504     1.570    
    SLICE_X94Y42         FDCE (Hold_fdce_C_D)         0.085     1.655    fft_inst/data_real_in_reg_reg[7][26]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 serial_in/mem_real_reg[15][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/data_real_in_reg_reg[15][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.556     1.503    serial_in/clk_IBUF_BUFG
    SLICE_X33Y32         FDCE                                         r  serial_in/mem_real_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  serial_in/mem_real_reg[15][3]/Q
                         net (fo=1, routed)           0.091     1.735    fft_inst/data_real_in_flat[483]
    SLICE_X32Y32         FDCE                                         r  fft_inst/data_real_in_reg_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.820     2.014    fft_inst/clk_IBUF_BUFG
    SLICE_X32Y32         FDCE                                         r  fft_inst/data_real_in_reg_reg[15][3]/C
                         clock pessimism             -0.498     1.516    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.085     1.601    fft_inst/data_real_in_reg_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 serial_in/mem_real_reg[15][29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fft_inst/data_real_in_reg_reg[15][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.561     1.508    serial_in/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  serial_in/mem_real_reg[15][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  serial_in/mem_real_reg[15][29]/Q
                         net (fo=1, routed)           0.117     1.766    fft_inst/data_real_in_flat[509]
    SLICE_X35Y41         FDCE                                         r  fft_inst/data_real_in_reg_reg[15][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1683, routed)        0.827     2.021    fft_inst/clk_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  fft_inst/data_real_in_reg_reg[15][29]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X35Y41         FDCE (Hold_fdce_C_D)         0.076     1.617    fft_inst/data_real_in_reg_reg[15][29]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         15.000      14.000     SLICE_X76Y48   serial_in/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X76Y48   serial_in/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X76Y48   serial_in/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X84Y17   serial_in/mem_real_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X88Y24   serial_in/mem_real_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X93Y24   serial_in/mem_real_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X85Y21   serial_in/mem_real_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X93Y24   serial_in/mem_real_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X87Y27   serial_in/mem_real_reg[0][14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X84Y17   serial_in/mem_real_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X88Y24   serial_in/mem_real_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X93Y24   serial_in/mem_real_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X85Y21   serial_in/mem_real_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X93Y24   serial_in/mem_real_reg[0][13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X87Y27   serial_in/mem_real_reg[0][14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X77Y37   serial_in/mem_real_reg[0][18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X84Y17   serial_in/mem_real_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X77Y37   serial_in/mem_real_reg[0][20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X76Y37   serial_in/mem_real_reg[0][21]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         7.500       7.000      SLICE_X76Y48   serial_in/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         7.500       7.000      SLICE_X76Y48   serial_in/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X76Y48   serial_in/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X76Y48   serial_in/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X76Y48   serial_in/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X76Y48   serial_in/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X84Y31   serial_in/mem_real_reg[0][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X84Y31   serial_in/mem_real_reg[0][16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X84Y31   serial_in/mem_real_reg[0][17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X85Y31   serial_in/mem_real_reg[0][19]/C



