Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sat Sep 15 11:48:18 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1000 -input_pins -file .//fpga/mkfpu_compare_min_max_32/syn_timing.txt
| Design       : mkfpu_compare_min_max_32
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 77 input ports with no input delay specified. (HIGH)

EN__start
EN_get_result
RST_N
_start_cmp_or_min_max
_start_condFlags[0]
_start_condFlags[2]
_start_condFlags[3]
_start_condFlags[5]
_start_condFlags[7]
_start_condFlags[8]
_start_operand1[0]
_start_operand1[10]
_start_operand1[11]
_start_operand1[12]
_start_operand1[13]
_start_operand1[14]
_start_operand1[15]
_start_operand1[16]
_start_operand1[17]
_start_operand1[18]
_start_operand1[19]
_start_operand1[1]
_start_operand1[20]
_start_operand1[21]
_start_operand1[22]
_start_operand1[23]
_start_operand1[24]
_start_operand1[25]
_start_operand1[26]
_start_operand1[27]
_start_operand1[28]
_start_operand1[29]
_start_operand1[2]
_start_operand1[30]
_start_operand1[31]
_start_operand1[3]
_start_operand1[4]
_start_operand1[5]
_start_operand1[6]
_start_operand1[7]
_start_operand1[8]
_start_operand1[9]
_start_operand2[0]
_start_operand2[10]
_start_operand2[11]
_start_operand2[12]
_start_operand2[13]
_start_operand2[14]
_start_operand2[15]
_start_operand2[16]
_start_operand2[17]
_start_operand2[18]
_start_operand2[19]
_start_operand2[1]
_start_operand2[20]
_start_operand2[21]
_start_operand2[22]
_start_operand2[23]
_start_operand2[24]
_start_operand2[25]
_start_operand2[26]
_start_operand2[27]
_start_operand2[28]
_start_operand2[29]
_start_operand2[2]
_start_operand2[30]
_start_operand2[31]
_start_operand2[3]
_start_operand2[4]
_start_operand2[5]
_start_operand2[6]
_start_operand2[7]
_start_operand2[8]
_start_operand2[9]
_start_which_cmp_instr[0]
_start_which_cmp_instr[1]
_start_which_cmp_instr[2]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

RDY__start
RDY_get_result
get_result[10]
get_result[11]
get_result[12]
get_result[13]
get_result[14]
get_result[15]
get_result[16]
get_result[17]
get_result[18]
get_result[19]
get_result[20]
get_result[21]
get_result[22]
get_result[23]
get_result[24]
get_result[25]
get_result[26]
get_result[27]
get_result[28]
get_result[29]
get_result[30]
get_result[31]
get_result[32]
get_result[33]
get_result[34]
get_result[35]
get_result[36]
get_result[4]
get_result[5]
get_result[6]
get_result[7]
get_result[8]
get_result[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.611        0.000                      0                  251        0.213        0.000                      0                  251        4.500        0.000                       0                   219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 4.611        0.000                      0                  251        0.213        0.000                      0                  251        4.500        0.000                       0                   219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_27/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_27/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[10]
                                                                      r  ff_out/data0_reg[10]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[10]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[10]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_26/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_26/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[11]
                                                                      r  ff_out/data0_reg[11]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[11]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[11]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_25/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_25/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[12]
                                                                      r  ff_out/data0_reg[12]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[12]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[12]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_24/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_24/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[13]
                                                                      r  ff_out/data0_reg[13]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[13]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[13]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_23/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_23/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[14]
                                                                      r  ff_out/data0_reg[14]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[14]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[14]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_22/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[15]
                                                                      r  ff_out/data0_reg[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[15]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[15]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_21/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_21/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[16]
                                                                      r  ff_out/data0_reg[16]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[16]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[16]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_20/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_20/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[17]
                                                                      r  ff_out/data0_reg[17]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[17]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[17]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_19/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_19/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[18]
                                                                      r  ff_out/data0_reg[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[18]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[18]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_18/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[19]
                                                                      r  ff_out/data0_reg[19]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[19]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[19]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_17/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_17/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[20]
                                                                      r  ff_out/data0_reg[20]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[20]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[20]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_16/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[21]
                                                                      r  ff_out/data0_reg[21]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[21]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[21]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_15/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_15/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[22]
                                                                      r  ff_out/data0_reg[22]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[22]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[22]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_14/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_14/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[23]
                                                                      r  ff_out/data0_reg[23]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[23]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[23]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_13/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_13/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[24]
                                                                      r  ff_out/data0_reg[24]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[24]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[24]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_12/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[25]
                                                                      r  ff_out/data0_reg[25]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[25]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[25]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_11/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_11/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[26]
                                                                      r  ff_out/data0_reg[26]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[26]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[26]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_10/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[27]
                                                                      r  ff_out/data0_reg[27]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[27]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[27]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_9/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_9/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[28]
                                                                      r  ff_out/data0_reg[28]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[28]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[28]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_8/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[29]
                                                                      r  ff_out/data0_reg[29]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[29]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[29]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_7/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[30]
                                                                      r  ff_out/data0_reg[30]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[30]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[30]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_6/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[31]
                                                                      r  ff_out/data0_reg[31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[31]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[31]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_5/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_5/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[32]
                                                                      r  ff_out/data0_reg[32]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[32]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[32]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[32]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_4/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[33]
                                                                      r  ff_out/data0_reg[33]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[33]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[33]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_3/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[34]
                                                                      r  ff_out/data0_reg[34]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[34]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[34]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[34]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_2/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[35]
                                                                      r  ff_out/data0_reg[35]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[35]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[35]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[35]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_31/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_31/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[6]
                                                                      r  ff_out/data0_reg[6]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[6]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[6]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_30/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_30/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[7]
                                                                      r  ff_out/data0_reg[7]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[7]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[7]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_29/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_29/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[8]
                                                                      r  ff_out/data0_reg[8]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[8]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[8]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.869ns (35.580%)  route 3.384ns (64.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_28/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_28/O
                         net (fo=2, unplaced)         0.460     7.583    ff_out/D_IN[9]
                                                                      r  ff_out/data0_reg[9]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.707 r  ff_out/data0_reg[9]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    ff_out/data0_reg[9]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[9]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 1.869ns (35.784%)  route 3.354ns (64.216%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 f  ff_out_i_35/O
                         net (fo=31, unplaced)        0.489     6.969    ff_out_i_35_n_0
                                                                      f  ff_out_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.093 r  ff_out_i_1/O
                         net (fo=2, unplaced)         0.460     7.553    ff_out/D_IN[36]
                                                                      r  ff_out/data0_reg[36]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.677 r  ff_out/data0_reg[36]_i_1/O
                         net (fo=1, unplaced)         0.000     7.677    ff_out/data0_reg[36]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[36]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.869ns (36.060%)  route 3.314ns (63.940%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_47/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.883 r  ff_out_i_47/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_47_n_0
                                                                      r  ff_out_i_45/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.480 r  ff_out_i_45/O
                         net (fo=1, unplaced)         0.449     6.929    ff_out_i_45_n_0
                                                                      r  ff_out_i_32/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  ff_out_i_32/O
                         net (fo=2, unplaced)         0.460     7.513    ff_out/D_IN[5]
                                                                      r  ff_out/data0_reg[5]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.637 r  ff_out/data0_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     7.637    ff_out/data0_reg[5]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[5]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_27/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_27/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[10]
                         FDRE                                         r  ff_out/data1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[10]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_26/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_26/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[11]
                         FDRE                                         r  ff_out/data1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[11]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_25/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_25/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[12]
                         FDRE                                         r  ff_out/data1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[12]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_24/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_24/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[13]
                         FDRE                                         r  ff_out/data1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[13]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_23/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_23/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[14]
                         FDRE                                         r  ff_out/data1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[14]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_22/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[15]
                         FDRE                                         r  ff_out/data1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[15]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_21/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_21/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[16]
                         FDRE                                         r  ff_out/data1_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[16]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_20/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_20/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[17]
                         FDRE                                         r  ff_out/data1_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[17]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_19/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_19/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[18]
                         FDRE                                         r  ff_out/data1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[18]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_18/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[19]
                         FDRE                                         r  ff_out/data1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[19]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_17/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_17/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[20]
                         FDRE                                         r  ff_out/data1_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[20]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_16/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_16/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[21]
                         FDRE                                         r  ff_out/data1_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[21]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_15/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_15/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[22]
                         FDRE                                         r  ff_out/data1_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[22]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_14/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_14/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[23]
                         FDRE                                         r  ff_out/data1_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[23]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_13/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_13/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[24]
                         FDRE                                         r  ff_out/data1_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[24]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_12/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[25]
                         FDRE                                         r  ff_out/data1_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[25]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_11/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_11/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[26]
                         FDRE                                         r  ff_out/data1_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[26]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_10/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[27]
                         FDRE                                         r  ff_out/data1_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[27]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_9/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_9/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[28]
                         FDRE                                         r  ff_out/data1_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[28]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_8/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[29]
                         FDRE                                         r  ff_out/data1_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[29]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_7/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[30]
                         FDRE                                         r  ff_out/data1_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[30]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_6/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_6/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[31]
                         FDRE                                         r  ff_out/data1_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[31]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_5/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_5/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[32]
                         FDRE                                         r  ff_out/data1_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[32]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_4/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[33]
                         FDRE                                         r  ff_out/data1_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[33]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_3/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[34]
                         FDRE                                         r  ff_out/data1_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[34]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  ff_out_i_2/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[35]
                         FDRE                                         r  ff_out/data1_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[35]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_31/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_31/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[6]
                         FDRE                                         r  ff_out/data1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[6]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_30/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_30/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[7]
                         FDRE                                         r  ff_out/data1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[7]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_29/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_29/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[8]
                         FDRE                                         r  ff_out/data1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[8]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.745ns (37.374%)  route 2.924ns (62.626%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 r  ff_out_i_35/O
                         net (fo=31, unplaced)        0.519     6.999    ff_out_i_35_n_0
                                                                      r  ff_out_i_28/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  ff_out_i_28/O
                         net (fo=2, unplaced)         0.000     7.123    ff_out/D_IN[9]
                         FDRE                                         r  ff_out/data1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[9]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.745ns (37.616%)  route 2.894ns (62.384%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_48/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.883 r  ff_out_i_48/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_48_n_0
                                                                      r  ff_out_i_35/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.480 f  ff_out_i_35/O
                         net (fo=31, unplaced)        0.489     6.969    ff_out_i_35_n_0
                                                                      f  ff_out_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.093 r  ff_out_i_1/O
                         net (fo=2, unplaced)         0.000     7.093    ff_out/D_IN[36]
                         FDRE                                         r  ff_out/data1_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[36]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.745ns (37.943%)  route 2.854ns (62.057%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.791     3.723    ff_input$D_OUT[69]
                                                                      f  ff_out_i_60/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.042 r  ff_out_i_60/O
                         net (fo=1, unplaced)         0.000     4.042    ff_out_i_60_n_0
                                                                      r  ff_out_i_52/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.618 r  ff_out_i_52/CO[3]
                         net (fo=2, unplaced)         1.141     5.759    ff_out_i_52_n_0
                                                                      r  ff_out_i_47/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.883 r  ff_out_i_47/O
                         net (fo=4, unplaced)         0.473     6.356    ff_out_i_47_n_0
                                                                      r  ff_out_i_45/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.480 r  ff_out_i_45/O
                         net (fo=1, unplaced)         0.449     6.929    ff_out_i_45_n_0
                                                                      r  ff_out_i_32/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  ff_out_i_32/O
                         net (fo=2, unplaced)         0.000     7.053    ff_out/D_IN[5]
                         FDRE                                         r  ff_out/data1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[5]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 1.021ns (34.775%)  route 1.915ns (65.225%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/data0_reg_reg[0]/Q
                         net (fo=9, unplaced)         1.006     3.938    ff_input$D_OUT[0]
                                                                      r  ff_out_i_46/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.233 f  ff_out_i_46/O
                         net (fo=1, unplaced)         0.449     4.682    ff_out_i_46_n_0
                                                                      f  ff_out_i_33/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  ff_out_i_33/O
                         net (fo=2, unplaced)         0.460     5.266    ff_out/D_IN[4]
                                                                      r  ff_out/data0_reg[4]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.390 r  ff_out/data0_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.390    ff_out/data0_reg[4]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[4]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[0]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[0]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[0]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[10]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[10]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[10]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[11]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[11]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[12]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[12]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[12]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[13]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[13]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[13]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[14]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[14]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[14]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[15]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[15]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[15]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[16]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[16]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[16]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[17]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[17]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[17]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[18]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[18]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[18]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[19]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[19]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[19]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[20]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[20]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[20]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[21]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[21]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[21]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[22]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[22]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[22]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[23]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[23]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[23]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[24]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[24]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[24]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[25]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[25]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[25]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[26]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[26]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[26]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[27]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[27]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[27]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[28]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[28]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[28]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[29]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[29]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[29]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[2]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[2]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[2]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[30]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[30]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[30]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[31]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[31]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[32]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[32]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[32]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[32]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[33]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[33]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[33]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[34]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[34]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[34]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[34]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[35]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[35]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[35]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[35]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[36]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[36]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[36]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[36]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[37]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[37]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[37]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[37]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[38]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[38]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[38]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[38]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[39]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[39]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[39]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[39]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[3]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[3]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[40]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[40]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[40]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[40]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[41]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[41]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[41]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[41]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[42]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[42]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[42]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[42]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[43]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[43]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[43]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[43]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[44]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[44]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[44]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[44]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[45]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[45]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[45]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[45]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[46]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[46]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[46]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[46]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[47]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[47]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[47]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[47]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[48]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[48]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[48]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[48]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[49]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[49]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[49]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[50]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[50]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[50]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[50]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[51]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[51]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[51]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[51]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[52]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[52]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[52]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[52]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[53]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[53]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[53]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[53]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[54]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[54]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[54]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[54]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[55]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[55]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[55]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[55]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[56]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[56]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[56]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[56]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[57]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[57]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[57]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[57]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[58]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[58]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[58]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[58]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[59]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[59]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[59]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[59]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[5]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[5]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[60]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[60]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[60]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[60]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[61]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[61]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[61]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[61]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[62]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[62]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[62]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[62]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[63]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[63]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[63]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[63]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[64]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[64]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[64]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[64]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[65]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[65]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[65]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[65]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[66]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[66]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[66]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[66]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[67]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[67]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[67]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[67]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[67]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[68]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[68]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[68]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[68]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[69]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[69]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[69]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[69]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[70]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[70]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[70]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[70]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[70]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[71]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[71]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[71]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[71]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[71]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[72]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[72]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[72]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[72]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[72]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[73]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[73]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[73]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[73]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[73]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[74]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[74]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[74]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[74]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[74]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[75]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[75]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[75]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[75]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[75]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[76]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[76]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[76]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[76]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[77]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[77]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[77]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[77]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[77]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[7]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[7]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[7]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.021ns (35.963%)  route 1.818ns (64.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      f  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 f  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      f  ff_input/data0_reg[77]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.345 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     5.169    ff_input/d0h
                                                                      r  ff_input/data0_reg[8]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  ff_input/data0_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.000     5.293    ff_input/data0_reg[8]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[8]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/data0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[10]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[11]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[12]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[13]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[14]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[15]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[16]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[17]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[18]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[19]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[20]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[21]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[22]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[23]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[24]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[25]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[26]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[27]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[28]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[29]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[30]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[31]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[32]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[33]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[34]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[35]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[36]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[4]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[5]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[6]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[7]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[8]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.897ns (36.808%)  route 1.540ns (63.192%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/data1_reg[36]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.345 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.546     4.891    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[9]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_out/data1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.897ns (38.138%)  route 1.455ns (61.862%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/data0_reg_reg[0]/Q
                         net (fo=9, unplaced)         1.006     3.938    ff_input$D_OUT[0]
                                                                      r  ff_out_i_46/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.233 f  ff_out_i_46/O
                         net (fo=1, unplaced)         0.449     4.682    ff_out_i_46_n_0
                                                                      f  ff_out_i_33/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  ff_out_i_33/O
                         net (fo=2, unplaced)         0.000     4.806    ff_out/D_IN[4]
                         FDRE                                         r  ff_out/data1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[4]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/data1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[0]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[10]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[11]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[12]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[13]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[14]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[15]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[16]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[17]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[18]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[19]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[20]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[21]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[22]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[23]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[24]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[25]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[26]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[27]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[28]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[29]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[2]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[30]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[31]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[32]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[33]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[34]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[35]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[36]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[37]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[38]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[39]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[3]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[40]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[41]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[42]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[43]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[44]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[45]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[46]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[47]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[48]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[49]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[50]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[51]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[52]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[53]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[54]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[55]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[56]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[57]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[58]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[59]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[5]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[60]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[61]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[62]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[63]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[64]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[65]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[66]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[67]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[67]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[68]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[69]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[69]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[70]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[70]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[71]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[71]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[71]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[71]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[72]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[72]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[73]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[73]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[74]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[74]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[75]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[75]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[76]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[77]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[77]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[7]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.773ns (45.957%)  route 0.909ns (54.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.343     3.275    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.570 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     4.136    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[8]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.072    ff_input/data1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.897ns (47.435%)  route 0.994ns (52.565%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      r  ff_input/empty_reg_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.345 r  ff_input/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     4.345    ff_input/empty_reg_i_1_n_0
                         FDRE                                         r  ff_input/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.897ns (47.435%)  route 0.994ns (52.565%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/empty_reg_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.345 r  ff_out/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     4.345    ff_out/empty_reg_i_1_n_0
                         FDRE                                         r  ff_out/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.981ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.889ns (47.212%)  route 0.994ns (52.788%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_input/DEQ
                                                                      r  ff_input/full_reg_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.116     4.337 r  ff_input/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     4.337    ff_input/full_reg_i_1_n_0
                         FDRE                                         r  ff_input/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_input/CLK
                         FDRE                                         r  ff_input/full_reg_reg/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_input/full_reg_reg
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  7.981    

Slack (MET) :             7.981ns  (required time - arrival time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.889ns (47.212%)  route 0.994ns (52.788%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.502     3.434    ff_input$EMPTY_N
                                                                      r  ff_input_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.729 r  ff_input_i_1/O
                         net (fo=10, unplaced)        0.492     4.221    ff_out/ENQ
                                                                      r  ff_out/full_reg_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.337 r  ff_out/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     4.337    ff_out/full_reg_i_1_n_0
                         FDRE                                         r  ff_out/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    12.131    ff_out/CLK
                         FDRE                                         r  ff_out/full_reg_reg/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_out/full_reg_reg
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  7.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ff_input/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.245ns (53.657%)  route 0.212ns (46.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_input/full_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_input/FULL_N
                                                                      f  ff_input/empty_reg_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.135 r  ff_input/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.135    ff_input/empty_reg_i_1_n_0
                         FDRE                                         r  ff_input/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ff_out/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.245ns (53.657%)  route 0.212ns (46.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_out/full_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/FULL_N
                                                                      f  ff_out/empty_reg_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.135 r  ff_out/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.135    ff_out/empty_reg_i_1_n_0
                         FDRE                                         r  ff_out/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.245ns (53.509%)  route 0.213ns (46.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[7]/Q
                         net (fo=7, unplaced)         0.213     1.038    ff_input$D_OUT[7]
                                                                      r  ff_out_i_33/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.136 r  ff_out_i_33/O
                         net (fo=2, unplaced)         0.000     1.136    ff_out/D_IN[4]
                         FDRE                                         r  ff_out/data1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[4]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[0]
                                                                      r  ff_input/data0_reg[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[0]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[10]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[10]
                                                                      r  ff_input/data0_reg[10]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[10]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[11]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[11]
                                                                      r  ff_input/data0_reg[11]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[11]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[12]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[12]
                                                                      r  ff_input/data0_reg[12]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[12]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[13]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[13]
                                                                      r  ff_input/data0_reg[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[13]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[14]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[14]
                                                                      r  ff_input/data0_reg[14]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[14]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[15]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[15]
                                                                      r  ff_input/data0_reg[15]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[15]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[16]
                                                                      r  ff_input/data0_reg[16]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[16]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[17]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[17]
                                                                      r  ff_input/data0_reg[17]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[17]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[18]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[18]
                                                                      r  ff_input/data0_reg[18]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[18]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[19]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[19]
                                                                      r  ff_input/data0_reg[19]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[19]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[19]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[20]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[20]
                                                                      r  ff_input/data0_reg[20]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[20]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[20]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[21]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[21]
                                                                      r  ff_input/data0_reg[21]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[21]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[21]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[22]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[22]
                                                                      r  ff_input/data0_reg[22]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[22]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[22]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[23]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[23]
                                                                      r  ff_input/data0_reg[23]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[23]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[23]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[24]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[24]
                                                                      r  ff_input/data0_reg[24]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[24]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[24]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[25]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[25]
                                                                      r  ff_input/data0_reg[25]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[25]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[25]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[26]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[26]
                                                                      r  ff_input/data0_reg[26]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[26]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[26]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[27]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[27]
                                                                      r  ff_input/data0_reg[27]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[27]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[27]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[28]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[28]
                                                                      r  ff_input/data0_reg[28]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[28]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[28]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[29]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[29]
                                                                      r  ff_input/data0_reg[29]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[29]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[29]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[2]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[2]
                                                                      r  ff_input/data0_reg[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[2]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[2]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[30]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[30]
                                                                      r  ff_input/data0_reg[30]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[30]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[30]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[31]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[31]
                                                                      r  ff_input/data0_reg[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[31]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[31]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[32]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[32]
                                                                      r  ff_input/data0_reg[32]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[32]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[32]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[32]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[33]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[33]
                                                                      r  ff_input/data0_reg[33]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[33]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[33]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[34]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[34]
                                                                      r  ff_input/data0_reg[34]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[34]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[34]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[34]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[35]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[35]
                                                                      r  ff_input/data0_reg[35]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[35]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[35]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[35]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[36]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[36]
                                                                      r  ff_input/data0_reg[36]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[36]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[36]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[36]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[37]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[37]
                                                                      r  ff_input/data0_reg[37]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[37]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[37]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[37]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[38]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[38]
                                                                      r  ff_input/data0_reg[38]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[38]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[38]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[38]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[39]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[39]
                                                                      r  ff_input/data0_reg[39]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[39]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[39]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[39]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[3]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[3]
                                                                      r  ff_input/data0_reg[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[3]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[3]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[40]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[40]
                                                                      r  ff_input/data0_reg[40]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[40]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[40]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[40]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[41]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[41]
                                                                      r  ff_input/data0_reg[41]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[41]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[41]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[41]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[42]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[42]
                                                                      r  ff_input/data0_reg[42]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[42]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[42]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[42]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[43]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[43]
                                                                      r  ff_input/data0_reg[43]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[43]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[43]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[43]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[44]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[44]
                                                                      r  ff_input/data0_reg[44]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[44]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[44]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[44]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[45]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[45]
                                                                      r  ff_input/data0_reg[45]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[45]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[45]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[45]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[46]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[46]
                                                                      r  ff_input/data0_reg[46]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[46]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[46]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[46]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[47]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[47]
                                                                      r  ff_input/data0_reg[47]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[47]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[47]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[47]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[48]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[48]
                                                                      r  ff_input/data0_reg[48]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[48]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[48]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[48]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[49]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[49]
                                                                      r  ff_input/data0_reg[49]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[49]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[49]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[50]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[50]
                                                                      r  ff_input/data0_reg[50]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[50]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[50]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[50]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[51]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[51]
                                                                      r  ff_input/data0_reg[51]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[51]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[51]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[51]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[52]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[52]
                                                                      r  ff_input/data0_reg[52]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[52]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[52]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[52]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[53]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[53]
                                                                      r  ff_input/data0_reg[53]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[53]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[53]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[53]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[54]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[54]
                                                                      r  ff_input/data0_reg[54]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[54]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[54]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[54]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[55]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[55]
                                                                      r  ff_input/data0_reg[55]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[55]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[55]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[55]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[56]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[56]
                                                                      r  ff_input/data0_reg[56]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[56]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[56]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[56]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[57]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[57]
                                                                      r  ff_input/data0_reg[57]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[57]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[57]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[57]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[58]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[58]
                                                                      r  ff_input/data0_reg[58]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[58]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[58]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[58]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[59]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[59]
                                                                      r  ff_input/data0_reg[59]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[59]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[59]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[59]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[5]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[5]
                                                                      r  ff_input/data0_reg[5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[5]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[5]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[60]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[60]
                                                                      r  ff_input/data0_reg[60]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[60]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[60]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[60]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[61]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[61]
                                                                      r  ff_input/data0_reg[61]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[61]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[61]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[61]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[62]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[62]
                                                                      r  ff_input/data0_reg[62]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[62]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[62]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[62]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[63]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[63]
                                                                      r  ff_input/data0_reg[63]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[63]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[63]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[63]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[64]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[64]
                                                                      r  ff_input/data0_reg[64]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[64]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[64]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[64]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[65]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[65]
                                                                      r  ff_input/data0_reg[65]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[65]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[65]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[65]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[66]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[66]
                                                                      r  ff_input/data0_reg[66]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[66]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[66]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[66]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[67]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[67]
                                                                      r  ff_input/data0_reg[67]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[67]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[67]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[67]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[67]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[68]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[68]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[68]
                                                                      r  ff_input/data0_reg[68]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[68]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[68]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[68]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[69]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[69]
                                                                      r  ff_input/data0_reg[69]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[69]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[69]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[69]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[70]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[70]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[70]
                                                                      r  ff_input/data0_reg[70]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[70]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[70]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[70]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[70]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[71]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[71]
                                                                      r  ff_input/data0_reg[71]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[71]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[71]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[71]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[71]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[72]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[72]
                                                                      r  ff_input/data0_reg[72]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[72]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[72]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[72]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[72]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[73]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[73]
                                                                      r  ff_input/data0_reg[73]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[73]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[73]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[73]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[73]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[74]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[74]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[74]
                                                                      r  ff_input/data0_reg[74]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[74]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[74]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[74]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[74]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[75]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[75]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[75]
                                                                      r  ff_input/data0_reg[75]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[75]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[75]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[75]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[75]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[76]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[76]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[76]
                                                                      r  ff_input/data0_reg[76]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[76]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[76]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[76]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[77]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[77]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[77]
                                                                      r  ff_input/data0_reg[77]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[77]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[77]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[77]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[77]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[7]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[7]
                                                                      r  ff_input/data0_reg[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[7]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[7]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.245ns (46.602%)  route 0.281ns (53.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data1_reg_reg[8]/Q
                         net (fo=1, unplaced)         0.281     1.106    ff_input/data1_reg[8]
                                                                      r  ff_input/data0_reg[8]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.204 r  ff_input/data0_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.000     1.204    ff_input/data0_reg[8]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[8]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/data0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[19]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[19]
                                                                      r  ff_out_i_27/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_27/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[10]
                         FDRE                                         r  ff_out/data1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[20]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[20]
                                                                      r  ff_out_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_26/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[11]
                         FDRE                                         r  ff_out/data1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[21]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[21]
                                                                      r  ff_out_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_25/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[12]
                         FDRE                                         r  ff_out/data1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[22]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[22]
                                                                      r  ff_out_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_24/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[13]
                         FDRE                                         r  ff_out/data1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[23]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[23]
                                                                      r  ff_out_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_23/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[14]
                         FDRE                                         r  ff_out/data1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[24]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[24]
                                                                      r  ff_out_i_22/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_22/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[15]
                         FDRE                                         r  ff_out/data1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[25]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[25]
                                                                      r  ff_out_i_21/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_21/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[16]
                         FDRE                                         r  ff_out/data1_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[26]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[26]
                                                                      r  ff_out_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_20/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[17]
                         FDRE                                         r  ff_out/data1_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[27]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[27]
                                                                      r  ff_out_i_19/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_19/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[18]
                         FDRE                                         r  ff_out/data1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[28]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[28]
                                                                      r  ff_out_i_18/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_18/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[19]
                         FDRE                                         r  ff_out/data1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[19]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[29]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[29]
                                                                      r  ff_out_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_17/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[20]
                         FDRE                                         r  ff_out/data1_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[20]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[30]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[30]
                                                                      r  ff_out_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_16/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[21]
                         FDRE                                         r  ff_out/data1_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[21]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[31]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[31]
                                                                      r  ff_out_i_15/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_15/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[22]
                         FDRE                                         r  ff_out/data1_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[22]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[32]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[32]
                                                                      r  ff_out_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_14/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[23]
                         FDRE                                         r  ff_out/data1_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[23]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[33]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[33]
                                                                      r  ff_out_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_13/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[24]
                         FDRE                                         r  ff_out/data1_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[24]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[34]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[34]
                                                                      r  ff_out_i_12/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_12/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[25]
                         FDRE                                         r  ff_out/data1_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[25]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[35]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[35]
                                                                      r  ff_out_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_11/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[26]
                         FDRE                                         r  ff_out/data1_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[26]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[68]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[68]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[68]
                                                                      r  ff_out_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.216 r  ff_out_i_10/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[27]
                         FDRE                                         r  ff_out/data1_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[27]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[69]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[69]
                                                                      r  ff_out_i_9/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.216 r  ff_out_i_9/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[28]
                         FDRE                                         r  ff_out/data1_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[28]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[70]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[70]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[70]
                                                                      r  ff_out_i_8/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.216 r  ff_out_i_8/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[29]
                         FDRE                                         r  ff_out/data1_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[29]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[71]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[71]
                                                                      r  ff_out_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.216 r  ff_out_i_7/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[30]
                         FDRE                                         r  ff_out/data1_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[30]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[72]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[72]
                                                                      r  ff_out_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.216 r  ff_out_i_6/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[31]
                         FDRE                                         r  ff_out/data1_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[31]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[73]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[73]
                                                                      r  ff_out_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.216 r  ff_out_i_5/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[32]
                         FDRE                                         r  ff_out/data1_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[32]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[74]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[74]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[74]
                                                                      r  ff_out_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.216 r  ff_out_i_4/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[33]
                         FDRE                                         r  ff_out/data1_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[33]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[75]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[75]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[75]
                                                                      r  ff_out_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.216 r  ff_out_i_3/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[34]
                         FDRE                                         r  ff_out/data1_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[34]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[76]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[76]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[76]
                                                                      r  ff_out_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.216 r  ff_out_i_2/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[35]
                         FDRE                                         r  ff_out/data1_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[35]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[15]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[15]
                                                                      r  ff_out_i_31/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_31/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[6]
                         FDRE                                         r  ff_out/data1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[6]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[16]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[16]
                                                                      r  ff_out_i_30/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_30/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[7]
                         FDRE                                         r  ff_out/data1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[7]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[17]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[17]
                                                                      r  ff_out_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_29/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[8]
                         FDRE                                         r  ff_out/data1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[8]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[18]/Q
                         net (fo=5, unplaced)         0.293     1.118    ff_input$D_OUT[18]
                                                                      r  ff_out_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.216 r  ff_out_i_28/O
                         net (fo=2, unplaced)         0.000     1.216    ff_out/D_IN[9]
                         FDRE                                         r  ff_out/data1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[9]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.244ns (45.335%)  route 0.294ns (54.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.294     1.120    ff_input/EMPTY_N
                                                                      f  ff_input/full_reg_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.217 r  ff_input/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.217    ff_input/full_reg_i_1_n_0
                         FDRE                                         r  ff_input/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/full_reg_reg/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_input/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.244ns (45.335%)  route 0.294ns (54.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.294     1.120    ff_out/EMPTY_N
                                                                      f  ff_out/full_reg_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.097     1.217 r  ff_out/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.217    ff_out/full_reg_i_1_n_0
                         FDRE                                         r  ff_out/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/full_reg_reg/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[10]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[10]
                                                                      r  ff_out/data0_reg[10]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[10]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[11]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[11]
                                                                      r  ff_out/data0_reg[11]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[11]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[12]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[12]
                                                                      r  ff_out/data0_reg[12]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[12]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[13]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[13]
                                                                      r  ff_out/data0_reg[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[13]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[14]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[14]
                                                                      r  ff_out/data0_reg[14]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[14]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[15]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[15]
                                                                      r  ff_out/data0_reg[15]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[15]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[16]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[16]
                                                                      r  ff_out/data0_reg[16]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[16]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[17]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[17]
                                                                      r  ff_out/data0_reg[17]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[17]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[18]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[18]
                                                                      r  ff_out/data0_reg[18]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[18]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[19]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[19]
                                                                      r  ff_out/data0_reg[19]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[19]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[19]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[20]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[20]
                                                                      r  ff_out/data0_reg[20]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[20]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[20]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[21]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[21]
                                                                      r  ff_out/data0_reg[21]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[21]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[21]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[22]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[22]
                                                                      r  ff_out/data0_reg[22]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[22]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[22]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[23]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[23]
                                                                      r  ff_out/data0_reg[23]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[23]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[23]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[24]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[24]
                                                                      r  ff_out/data0_reg[24]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[24]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[24]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[25]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[25]
                                                                      r  ff_out/data0_reg[25]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[25]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[25]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[26]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[26]
                                                                      r  ff_out/data0_reg[26]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[26]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[26]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[27]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[27]
                                                                      r  ff_out/data0_reg[27]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[27]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[27]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[28]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[28]
                                                                      r  ff_out/data0_reg[28]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[28]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[28]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[29]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[29]
                                                                      r  ff_out/data0_reg[29]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[29]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[29]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[30]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[30]
                                                                      r  ff_out/data0_reg[30]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[30]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[30]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[31]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[31]
                                                                      r  ff_out/data0_reg[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[31]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[31]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[32]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[32]
                                                                      r  ff_out/data0_reg[32]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[32]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[32]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[32]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[33]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[33]
                                                                      r  ff_out/data0_reg[33]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[33]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[33]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[34]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[34]
                                                                      r  ff_out/data0_reg[34]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[34]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[34]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[34]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[35]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[35]
                                                                      r  ff_out/data0_reg[35]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[35]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[35]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[35]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[36]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[36]
                                                                      r  ff_out/data0_reg[36]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[36]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[36]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[36]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[4]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[4]
                                                                      r  ff_out/data0_reg[4]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[4]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[4]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[5]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[5]
                                                                      r  ff_out/data0_reg[5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[5]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[5]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[6]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[6]
                                                                      r  ff_out/data0_reg[6]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[6]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[6]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[7]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[7]
                                                                      r  ff_out/data0_reg[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[7]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[7]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[8]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[8]
                                                                      r  ff_out/data0_reg[8]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[8]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[8]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ff_out/data1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.245ns (41.899%)  route 0.340ns (58.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data1_reg_reg[9]/Q
                         net (fo=1, unplaced)         0.340     1.165    ff_out/data1_reg[9]
                                                                      r  ff_out/data0_reg[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.263 r  ff_out/data0_reg[9]_i_1/O
                         net (fo=1, unplaced)         0.000     1.263    ff_out/data0_reg[9]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[9]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.245ns (40.954%)  route 0.353ns (59.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[46]/Q
                         net (fo=6, unplaced)         0.353     1.179    ff_input$D_OUT[46]
                                                                      r  ff_out_i_32/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.277 r  ff_out_i_32/O
                         net (fo=2, unplaced)         0.000     1.277    ff_out/D_IN[5]
                         FDRE                                         r  ff_out/data1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[5]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.245ns (37.016%)  route 0.417ns (62.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[45]/Q
                         net (fo=4, unplaced)         0.417     1.242    ff_input$D_OUT[45]
                                                                      r  ff_out_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.340 r  ff_out_i_1/O
                         net (fo=2, unplaced)         0.000     1.340    ff_out/D_IN[36]
                         FDRE                                         r  ff_out/data1_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[36]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_out/data1_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[19]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[20]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[21]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[22]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[23]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[24]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[25]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[26]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[27]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[28]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[29]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[2]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[30]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[31]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[32]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[33]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[34]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[35]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[36]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[37]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[38]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[39]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[3]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[40]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[41]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[42]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[43]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[44]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[45]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[46]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[47]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[48]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[49]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[50]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[51]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[52]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[53]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[54]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[55]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[56]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[57]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[58]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[59]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[5]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[60]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[61]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[62]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[63]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[64]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[65]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[66]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[67]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[67]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[68]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[69]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[69]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[70]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[70]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[71]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[71]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[71]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[71]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[72]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[72]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[73]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[73]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[74]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[74]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[75]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[75]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[76]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[77]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[77]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[7]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ff_input/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data1_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.003%)  route 0.383ns (60.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_input/EMPTY_N
                                                                      r  ff_input/data1_reg[77]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     1.307    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[8]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_input/data1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[19]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[20]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[21]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[22]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[23]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[24]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[25]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[26]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[27]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[28]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[29]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[30]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[31]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[32]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[33]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[34]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[35]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[36]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[4]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[5]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[6]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[7]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[8]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_out/data1_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.245ns (35.675%)  route 0.442ns (64.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.212     1.037    ff_out/EMPTY_N
                                                                      r  ff_out/data1_reg[36]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.135 r  ff_out/data1_reg[36]_i_1/O
                         net (fo=33, unplaced)        0.230     1.365    ff_out/d1di
                         FDRE                                         r  ff_out/data1_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data1_reg_reg[9]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.787    ff_out/data1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[36]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[43]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[44]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[45]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[46]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[47]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[48]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[49]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[50]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[51]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[52]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[53]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[54]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[55]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[56]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[57]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[58]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[59]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[60]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[61]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[62]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[70]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[71]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[72]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[73]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[74]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[75]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[76]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[77]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[36]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[37]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[38]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[39]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[40]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[41]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[42]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[43]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[44]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[45]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[53]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[54]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[55]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[56]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[57]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[58]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[59]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[60]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[61]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[62]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[63]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[64]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[65]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[66]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[67]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[68]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[69]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[70]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[71]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[72]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/empty_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/full_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[36]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[36]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/empty_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/full_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[37]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[38]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[39]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[40]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[41]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[42]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[63]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[64]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[65]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[66]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[67]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[68]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[69]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[46]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[47]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[48]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[49]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[50]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[51]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[52]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[73]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[74]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[75]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[76]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[77]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data1_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data0_reg_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_out/data1_reg_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[35]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[43]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[44]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[48]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[49]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[50]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[51]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[52]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[53]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[54]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[55]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[56]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[57]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[58]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[59]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[60]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[61]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[62]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[70]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[71]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[72]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[73]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[74]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[75]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[76]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[77]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[35]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[38]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[40]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[41]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[42]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[43]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[44]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[53]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[54]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[55]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[56]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[57]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[58]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[59]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[60]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[61]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[62]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[63]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[64]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[65]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[66]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[67]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[68]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[69]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[70]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[71]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[72]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/empty_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/full_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[35]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[35]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/empty_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/full_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[38]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[40]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[41]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[42]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[63]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[64]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[65]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[66]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[67]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[68]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[69]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[48]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[49]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[50]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[51]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[52]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[73]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[74]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[75]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[76]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[77]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[32]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[33]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[34]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[35]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[36]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[43]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[44]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[45]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[46]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[47]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[48]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[49]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[50]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[51]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[52]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[53]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[54]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[55]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[56]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[57]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[58]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[59]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[60]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[61]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[62]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[70]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[71]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[72]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[73]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[74]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[75]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[76]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[77]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[32]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[33]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[34]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[35]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[36]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[37]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[38]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[39]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[40]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[41]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[42]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[43]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[44]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[45]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[53]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[54]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[55]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[56]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[57]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[58]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[59]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[60]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[61]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[62]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[63]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[64]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[65]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[66]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[67]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[68]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[69]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[70]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[71]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[72]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/empty_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/full_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[33]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[34]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[35]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[36]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[32]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[33]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[34]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[35]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[36]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/empty_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/full_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[37]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[38]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[39]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[40]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[41]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[42]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[63]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[64]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[65]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[66]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[67]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[68]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[69]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[46]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[47]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[48]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[49]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[50]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[51]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[52]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[73]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[74]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[75]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[76]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[77]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[32]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[32]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[33]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[34]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[35]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[36]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[43]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[44]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[45]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[46]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[47]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[48]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[49]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[50]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[51]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[52]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[53]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[54]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[55]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[56]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[57]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[58]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[59]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[60]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[61]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[62]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[70]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[71]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[72]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[73]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[74]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[75]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[76]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[77]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[32]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[33]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[34]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[35]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[36]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[37]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[38]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[39]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[40]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[41]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[42]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[43]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[44]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[45]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[53]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[54]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[55]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[56]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[57]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[58]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[59]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[60]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[61]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[62]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[63]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[64]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[65]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[66]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[67]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[68]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[69]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[70]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[71]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[72]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/empty_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/full_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[33]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[34]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[35]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[36]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[32]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[33]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[34]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[35]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[36]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/empty_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/full_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[37]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[38]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[39]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[40]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[41]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[42]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[63]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[64]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[65]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[66]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[67]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[68]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[69]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[46]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[47]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[48]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[49]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[50]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[51]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[52]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[73]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[74]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[75]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[76]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[77]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[32]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[32]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[43]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[44]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[45]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[46]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[47]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[48]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[49]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[50]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[51]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[52]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[53]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[54]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[55]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[56]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[57]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[58]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[59]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[60]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[61]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[62]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[70]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[71]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[72]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[73]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[74]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[75]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[76]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[77]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[32]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[37]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[38]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[39]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[40]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[41]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[42]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[43]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[44]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[45]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[53]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[54]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[55]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[56]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[57]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[58]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[59]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[60]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[61]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[62]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[63]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[64]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[65]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[66]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[67]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[68]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[69]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[70]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[71]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[72]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/empty_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/full_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[32]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/empty_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/full_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[37]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[38]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[39]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[40]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[41]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[42]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[63]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[64]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[65]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[66]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[67]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[68]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[69]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[46]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[47]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[48]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[49]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[50]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[51]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[52]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[73]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[74]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[75]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[76]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[77]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data1_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data0_reg_reg[32]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_out/data1_reg_reg[27]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff_input/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY__start
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/full_reg_reg/Q
                         net (fo=6, unplaced)         0.803     3.735    RDY__start_OBUF
                                                                      r  RDY__start_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  RDY__start_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    RDY__start
                                                                      r  RDY__start (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_get_result
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.803     3.735    RDY_get_result_OBUF
                                                                      r  RDY_get_result_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  RDY_get_result_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    RDY_get_result
                                                                      r  RDY_get_result (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[10]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[10]
                                                                      r  get_result_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[10]
                                                                      r  get_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[11]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[11]
                                                                      r  get_result_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[11]
                                                                      r  get_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[12]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[12]
                                                                      r  get_result_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[12]
                                                                      r  get_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[13]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[13]
                                                                      r  get_result_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[13]
                                                                      r  get_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[14]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[14]
                                                                      r  get_result_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[14]
                                                                      r  get_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[15]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[15]
                                                                      r  get_result_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[15]
                                                                      r  get_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[16]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[16]
                                                                      r  get_result_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[16]
                                                                      r  get_result[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[17]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[17]
                                                                      r  get_result_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[17]
                                                                      r  get_result[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[18]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[18]
                                                                      r  get_result_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[18]
                                                                      r  get_result[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[19]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[19]
                                                                      r  get_result_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[19]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[19]
                                                                      r  get_result[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[20]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[20]
                                                                      r  get_result_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[20]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[20]
                                                                      r  get_result[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[21]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[21]
                                                                      r  get_result_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[21]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[21]
                                                                      r  get_result[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[22]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[22]
                                                                      r  get_result_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[22]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[22]
                                                                      r  get_result[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[23]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[23]
                                                                      r  get_result_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[23]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[23]
                                                                      r  get_result[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[24]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[24]
                                                                      r  get_result_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[24]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[24]
                                                                      r  get_result[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[25]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[25]
                                                                      r  get_result_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[25]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[25]
                                                                      r  get_result[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[26]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[26]
                                                                      r  get_result_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[26]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[26]
                                                                      r  get_result[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[27]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[27]
                                                                      r  get_result_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[27]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[27]
                                                                      r  get_result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[28]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[28]
                                                                      r  get_result_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[28]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[28]
                                                                      r  get_result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[29]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[29]
                                                                      r  get_result_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[29]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[29]
                                                                      r  get_result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[30]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[30]
                                                                      r  get_result_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[30]
                                                                      r  get_result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[31]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[31]
                                                                      r  get_result_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[31]
                                                                      r  get_result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[32]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[32]
                                                                      r  get_result_OBUF[32]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[32]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[32]
                                                                      r  get_result[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[33]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[33]
                                                                      r  get_result_OBUF[33]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[33]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[33]
                                                                      r  get_result[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[34]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[34]
                                                                      r  get_result_OBUF[34]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[34]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[34]
                                                                      r  get_result[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[35]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[35]
                                                                      r  get_result_OBUF[35]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[35]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[35]
                                                                      r  get_result[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[36]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[36]
                                                                      r  get_result_OBUF[36]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[36]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[36]
                                                                      r  get_result[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[4]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[4]
                                                                      r  get_result_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[4]
                                                                      r  get_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[5]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[5]
                                                                      r  get_result_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[5]
                                                                      r  get_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[6]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[6]
                                                                      r  get_result_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[6]
                                                                      r  get_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[7]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[7]
                                                                      r  get_result_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[7]
                                                                      r  get_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[8]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[8]
                                                                      r  get_result_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[8]
                                                                      r  get_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.454    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_out/data0_reg_reg[9]/Q
                         net (fo=2, unplaced)         0.803     3.735    get_result_OBUF[9]
                                                                      r  get_result_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  get_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.544    get_result[9]
                                                                      r  get_result[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff_input/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY__start
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/full_reg_reg/Q
                         net (fo=6, unplaced)         0.338     1.164    RDY__start_OBUF
                                                                      r  RDY__start_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  RDY__start_OBUF_inst/O
                         net (fo=0)                   0.000     2.369    RDY__start
                                                                      r  RDY__start (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_get_result
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/empty_reg_reg/Q
                         net (fo=6, unplaced)         0.338     1.164    RDY_get_result_OBUF
                                                                      r  RDY_get_result_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  RDY_get_result_OBUF_inst/O
                         net (fo=0)                   0.000     2.369    RDY_get_result
                                                                      r  RDY_get_result (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[10]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[10]
                                                                      r  get_result_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[10]
                                                                      r  get_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[11]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[11]
                                                                      r  get_result_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[11]
                                                                      r  get_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[12]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[12]
                                                                      r  get_result_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[12]
                                                                      r  get_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[13]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[13]
                                                                      r  get_result_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[13]
                                                                      r  get_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[14]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[14]
                                                                      r  get_result_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[14]
                                                                      r  get_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[15]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[15]
                                                                      r  get_result_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[15]
                                                                      r  get_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[16]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[16]
                                                                      r  get_result_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[16]
                                                                      r  get_result[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[17]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[17]
                                                                      r  get_result_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[17]
                                                                      r  get_result[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[18]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[18]
                                                                      r  get_result_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[18]
                                                                      r  get_result[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[19]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[19]
                                                                      r  get_result_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[19]
                                                                      r  get_result[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[20]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[20]
                                                                      r  get_result_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[20]
                                                                      r  get_result[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[21]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[21]
                                                                      r  get_result_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[21]
                                                                      r  get_result[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[22]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[22]
                                                                      r  get_result_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[22]
                                                                      r  get_result[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[23]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[23]
                                                                      r  get_result_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[23]
                                                                      r  get_result[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[24]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[24]
                                                                      r  get_result_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[24]
                                                                      r  get_result[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[25]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[25]
                                                                      r  get_result_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[25]
                                                                      r  get_result[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[26]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[26]
                                                                      r  get_result_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[26]
                                                                      r  get_result[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[27]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[27]
                                                                      r  get_result_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[27]
                                                                      r  get_result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[28]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[28]
                                                                      r  get_result_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[28]
                                                                      r  get_result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[29]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[29]
                                                                      r  get_result_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[29]
                                                                      r  get_result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[30]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[30]
                                                                      r  get_result_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[30]
                                                                      r  get_result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[31]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[31]
                                                                      r  get_result_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[31]
                                                                      r  get_result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[32]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[32]
                                                                      r  get_result_OBUF[32]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[32]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[32]
                                                                      r  get_result[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[33]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[33]
                                                                      r  get_result_OBUF[33]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[33]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[33]
                                                                      r  get_result[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[34]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[34]
                                                                      r  get_result_OBUF[34]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[34]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[34]
                                                                      r  get_result[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[35]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[35]
                                                                      r  get_result_OBUF[35]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[35]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[35]
                                                                      r  get_result[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[36]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[36]
                                                                      r  get_result_OBUF[36]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[36]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[36]
                                                                      r  get_result[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[4]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[4]
                                                                      r  get_result_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[4]
                                                                      r  get_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[5]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[5]
                                                                      r  get_result_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[5]
                                                                      r  get_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[6]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[6]
                                                                      r  get_result_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[6]
                                                                      r  get_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[7]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[7]
                                                                      r  get_result_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[7]
                                                                      r  get_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[8]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[8]
                                                                      r  get_result_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[8]
                                                                      r  get_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_out/data0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.679    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_out/data0_reg_reg[9]/Q
                         net (fo=2, unplaced)         0.338     1.164    get_result_OBUF[9]
                                                                      r  get_result_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  get_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.369    get_result[9]
                                                                      r  get_result[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           259 Endpoints
Min Delay           259 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[0]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[0]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[0]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[10]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[10]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[10]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[11]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[11]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[12]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[12]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[12]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[13]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[13]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[13]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[14]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[14]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[14]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[15]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[15]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[15]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[16]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[16]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[16]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[17]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[17]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[17]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[18]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[18]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[18]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[19]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[19]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[19]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[20]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[20]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[20]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[21]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[21]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[21]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[22]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[22]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[22]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[23]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[23]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[23]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[24]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[24]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[24]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[25]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[25]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[25]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[26]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[26]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[26]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[27]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[27]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[27]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[28]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[28]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[28]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[29]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[29]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[29]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[2]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[2]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[2]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[30]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[30]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[30]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[31]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[31]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[32]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[32]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[32]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[32]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[33]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[33]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[33]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[34]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[34]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[34]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[34]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[35]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[35]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[35]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[35]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[36]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[36]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[36]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[36]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[37]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[37]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[37]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[37]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[38]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[38]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[38]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[38]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[39]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[39]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[39]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[39]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[3]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[3]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[3]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[40]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[40]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[40]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[40]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[41]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[41]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[41]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[41]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[42]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[42]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[42]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[42]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[43]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[43]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[43]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[43]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[44]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[44]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[44]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[44]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[45]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[45]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[45]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[45]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[46]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[46]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[46]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[46]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[47]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[47]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[47]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[47]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[48]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[48]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[48]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[48]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[49]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[49]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[49]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[50]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[50]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[50]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[50]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[51]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[51]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[51]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[51]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[52]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[52]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[52]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[52]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[53]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[53]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[53]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[53]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[54]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[54]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[54]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[54]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[55]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[55]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[55]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[55]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[56]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[56]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[56]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[56]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[57]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[57]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[57]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[57]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[58]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[58]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[58]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[58]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[59]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[59]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[59]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[59]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[5]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[5]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[60]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[60]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[60]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[60]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[61]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[61]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[61]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[61]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[62]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[62]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[62]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[62]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[63]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[63]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[63]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[63]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[64]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[64]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[64]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[64]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[65]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[65]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[65]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[65]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[66]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[66]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[66]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[66]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[67]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[67]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[67]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[67]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[68]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[68]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[68]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[68]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[69]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[69]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[69]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[70]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[70]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[70]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[70]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[71]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[71]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[71]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[71]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[72]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[72]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[72]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[72]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[73]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[73]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[73]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[73]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[74]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[74]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[74]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[74]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[75]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[75]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[75]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[75]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[76]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[76]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[76]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[76]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[77]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[77]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[77]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[77]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[7]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[7]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[7]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.219ns (42.839%)  route 1.627ns (57.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      f  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      f  ff_input/data0_reg[77]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  ff_input/data0_reg[77]_i_2/O
                         net (fo=74, unplaced)        0.824     2.722    ff_input/d0h
                                                                      r  ff_input/data0_reg[8]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.846 r  ff_input/data0_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    ff_input/data0_reg[8]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[8]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[10]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[10]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[10]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[11]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[11]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[11]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[12]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[12]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[12]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[13]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[13]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[13]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[14]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[14]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[14]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[15]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[15]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[15]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[16]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[16]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[16]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[17]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[17]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[17]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[18]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[18]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[18]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[19]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[19]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[19]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[20]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[20]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[20]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[21]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[21]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[21]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[22]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[22]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[22]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[23]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[23]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[23]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[24]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[24]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[24]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[25]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[25]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[25]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[26]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[26]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[26]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[27]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[27]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[27]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[28]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[28]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[28]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[29]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[29]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[29]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[30]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[30]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[30]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[31]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[31]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[32]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[32]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[32]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[32]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[33]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[33]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[33]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[34]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[34]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[34]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[34]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[35]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[35]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[35]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[35]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[36]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[36]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[36]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[36]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[4]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[4]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[4]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[5]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[5]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[6]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[6]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[6]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[7]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[7]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[7]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[8]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[8]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[8]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.219ns (43.142%)  route 1.607ns (56.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      f  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      f  ff_out/data0_reg[36]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  ff_out/data0_reg[36]_i_2/O
                         net (fo=33, unplaced)        0.804     2.702    ff_out/d0h
                                                                      r  ff_out/data0_reg[9]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.826 r  ff_out/data0_reg[9]_i_1/O
                         net (fo=1, unplaced)         0.000     2.826    ff_out/data0_reg[9]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[9]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[0]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[10]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[11]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[12]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[13]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[14]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[15]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[16]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[17]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[18]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[19]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[20]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[21]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[22]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[23]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[24]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[25]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[26]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[27]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[28]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[29]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[2]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[30]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[31]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[32]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[33]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[34]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[35]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[36]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[37]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[38]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[39]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[3]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[40]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[41]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[42]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[43]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[44]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[45]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[46]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[47]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[48]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[49]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[50]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[51]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[52]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[53]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[54]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[55]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[56]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[57]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[58]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[59]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[5]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[60]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[61]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[62]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[63]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[64]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[65]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[66]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[67]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[68]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[69]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[70]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[71]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[71]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[71]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[72]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[73]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[74]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[75]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[76]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[77]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[7]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.464ns  (logic 1.095ns (44.448%)  route 1.369ns (55.552%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.566     2.464    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[8]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.924ns  (logic 1.121ns (58.271%)  route 0.803ns (41.729%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/full_reg_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.150     1.924 r  ff_input/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.924    ff_input/full_reg_i_1_n_0
                         FDRE                                         r  ff_input/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/full_reg_reg/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.924ns  (logic 1.121ns (58.271%)  route 0.803ns (41.729%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      r  ff_out/full_reg_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.924 r  ff_out/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.924    ff_out/full_reg_i_1_n_0
                         FDRE                                         r  ff_out/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/full_reg_reg/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.898ns  (logic 1.095ns (57.700%)  route 0.803ns (42.300%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_input/ENQ
                                                                      r  ff_input/empty_reg_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     1.898 r  ff_input/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.898    ff_input/empty_reg_i_1_n_0
                         FDRE                                         r  ff_input/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.898ns  (logic 1.095ns (57.700%)  route 0.803ns (42.300%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ff_out/DEQ
                                                                      r  ff_out/empty_reg_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.898 r  ff_out/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.898    ff_out/empty_reg_i_1_n_0
                         FDRE                                         r  ff_out/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C

Slack:                    inf
  Source:                 _start_condFlags[0]
                            (input port)
  Destination:            ff_input/data1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[0]
                                                                      r  _start_condFlags_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_condFlags_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[0]
                         FDRE                                         r  ff_input/data1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[0]/C

Slack:                    inf
  Source:                 _start_cmp_or_min_max
                            (input port)
  Destination:            ff_input/data1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_cmp_or_min_max (IN)
                         net (fo=0)                   0.000     0.000    _start_cmp_or_min_max
                                                                      r  _start_cmp_or_min_max_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_cmp_or_min_max_IBUF_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[10]
                         FDRE                                         r  ff_input/data1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[10]/C

Slack:                    inf
  Source:                 _start_which_cmp_instr[0]
                            (input port)
  Destination:            ff_input/data1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_which_cmp_instr[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_which_cmp_instr[0]
                                                                      r  _start_which_cmp_instr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_which_cmp_instr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[11]
                         FDRE                                         r  ff_input/data1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[11]/C

Slack:                    inf
  Source:                 _start_which_cmp_instr[1]
                            (input port)
  Destination:            ff_input/data1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_which_cmp_instr[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_which_cmp_instr[1]
                                                                      r  _start_which_cmp_instr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_which_cmp_instr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[12]
                         FDRE                                         r  ff_input/data1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[12]/C

Slack:                    inf
  Source:                 _start_which_cmp_instr[2]
                            (input port)
  Destination:            ff_input/data1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_which_cmp_instr[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_which_cmp_instr[2]
                                                                      r  _start_which_cmp_instr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_which_cmp_instr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[13]
                         FDRE                                         r  ff_input/data1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[13]/C

Slack:                    inf
  Source:                 _start_operand2[0]
                            (input port)
  Destination:            ff_input/data1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[0]
                                                                      r  _start_operand2_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[14]
                         FDRE                                         r  ff_input/data1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[14]/C

Slack:                    inf
  Source:                 _start_operand2[1]
                            (input port)
  Destination:            ff_input/data1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[1]
                                                                      r  _start_operand2_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[15]
                         FDRE                                         r  ff_input/data1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[15]/C

Slack:                    inf
  Source:                 _start_operand2[2]
                            (input port)
  Destination:            ff_input/data1_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[2]
                                                                      r  _start_operand2_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[16]
                         FDRE                                         r  ff_input/data1_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[16]/C

Slack:                    inf
  Source:                 _start_operand2[3]
                            (input port)
  Destination:            ff_input/data1_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[3]
                                                                      r  _start_operand2_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[17]
                         FDRE                                         r  ff_input/data1_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[17]/C

Slack:                    inf
  Source:                 _start_operand2[4]
                            (input port)
  Destination:            ff_input/data1_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[4]
                                                                      r  _start_operand2_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[18]
                         FDRE                                         r  ff_input/data1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[18]/C

Slack:                    inf
  Source:                 _start_operand2[5]
                            (input port)
  Destination:            ff_input/data1_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[5] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[5]
                                                                      r  _start_operand2_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[19]
                         FDRE                                         r  ff_input/data1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[19]/C

Slack:                    inf
  Source:                 _start_operand2[6]
                            (input port)
  Destination:            ff_input/data1_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[6] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[6]
                                                                      r  _start_operand2_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[20]
                         FDRE                                         r  ff_input/data1_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[20]/C

Slack:                    inf
  Source:                 _start_operand2[7]
                            (input port)
  Destination:            ff_input/data1_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[7] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[7]
                                                                      r  _start_operand2_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[21]
                         FDRE                                         r  ff_input/data1_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[21]/C

Slack:                    inf
  Source:                 _start_operand2[8]
                            (input port)
  Destination:            ff_input/data1_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[8]
                                                                      r  _start_operand2_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[22]
                         FDRE                                         r  ff_input/data1_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[22]/C

Slack:                    inf
  Source:                 _start_operand2[9]
                            (input port)
  Destination:            ff_input/data1_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[9] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[9]
                                                                      r  _start_operand2_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[23]
                         FDRE                                         r  ff_input/data1_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[23]/C

Slack:                    inf
  Source:                 _start_operand2[10]
                            (input port)
  Destination:            ff_input/data1_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[10] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[10]
                                                                      r  _start_operand2_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[24]
                         FDRE                                         r  ff_input/data1_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[24]/C

Slack:                    inf
  Source:                 _start_operand2[11]
                            (input port)
  Destination:            ff_input/data1_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[11] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[11]
                                                                      r  _start_operand2_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[25]
                         FDRE                                         r  ff_input/data1_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[25]/C

Slack:                    inf
  Source:                 _start_operand2[12]
                            (input port)
  Destination:            ff_input/data1_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[12] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[12]
                                                                      r  _start_operand2_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[26]
                         FDRE                                         r  ff_input/data1_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[26]/C

Slack:                    inf
  Source:                 _start_operand2[13]
                            (input port)
  Destination:            ff_input/data1_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[13] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[13]
                                                                      r  _start_operand2_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[27]
                         FDRE                                         r  ff_input/data1_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[27]/C

Slack:                    inf
  Source:                 _start_operand2[14]
                            (input port)
  Destination:            ff_input/data1_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[14] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[14]
                                                                      r  _start_operand2_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[28]
                         FDRE                                         r  ff_input/data1_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[28]/C

Slack:                    inf
  Source:                 _start_operand2[15]
                            (input port)
  Destination:            ff_input/data1_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[15] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[15]
                                                                      r  _start_operand2_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[29]
                         FDRE                                         r  ff_input/data1_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[29]/C

Slack:                    inf
  Source:                 _start_condFlags[2]
                            (input port)
  Destination:            ff_input/data1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[2]
                                                                      r  _start_condFlags_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_condFlags_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[2]
                         FDRE                                         r  ff_input/data1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[2]/C

Slack:                    inf
  Source:                 _start_operand2[16]
                            (input port)
  Destination:            ff_input/data1_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[16]
                                                                      r  _start_operand2_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[30]
                         FDRE                                         r  ff_input/data1_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[30]/C

Slack:                    inf
  Source:                 _start_operand2[17]
                            (input port)
  Destination:            ff_input/data1_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[17]
                                                                      r  _start_operand2_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[31]
                         FDRE                                         r  ff_input/data1_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[31]/C

Slack:                    inf
  Source:                 _start_operand2[18]
                            (input port)
  Destination:            ff_input/data1_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[18] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[18]
                                                                      r  _start_operand2_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[32]
                         FDRE                                         r  ff_input/data1_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[32]/C

Slack:                    inf
  Source:                 _start_operand2[19]
                            (input port)
  Destination:            ff_input/data1_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[19] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[19]
                                                                      r  _start_operand2_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[19]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[33]
                         FDRE                                         r  ff_input/data1_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[33]/C

Slack:                    inf
  Source:                 _start_operand2[20]
                            (input port)
  Destination:            ff_input/data1_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[20] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[20]
                                                                      r  _start_operand2_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[20]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[34]
                         FDRE                                         r  ff_input/data1_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[34]/C

Slack:                    inf
  Source:                 _start_operand2[21]
                            (input port)
  Destination:            ff_input/data1_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[21] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[21]
                                                                      r  _start_operand2_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[21]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[35]
                         FDRE                                         r  ff_input/data1_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[35]/C

Slack:                    inf
  Source:                 _start_operand2[22]
                            (input port)
  Destination:            ff_input/data1_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[22] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[22]
                                                                      r  _start_operand2_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[36]
                         FDRE                                         r  ff_input/data1_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[36]/C

Slack:                    inf
  Source:                 _start_operand2[23]
                            (input port)
  Destination:            ff_input/data1_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[23] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[23]
                                                                      r  _start_operand2_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[23]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[37]
                         FDRE                                         r  ff_input/data1_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[37]/C

Slack:                    inf
  Source:                 _start_operand2[24]
                            (input port)
  Destination:            ff_input/data1_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[24] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[24]
                                                                      r  _start_operand2_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[24]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[38]
                         FDRE                                         r  ff_input/data1_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[38]/C

Slack:                    inf
  Source:                 _start_operand2[25]
                            (input port)
  Destination:            ff_input/data1_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[25] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[25]
                                                                      r  _start_operand2_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[39]
                         FDRE                                         r  ff_input/data1_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[39]/C

Slack:                    inf
  Source:                 _start_condFlags[3]
                            (input port)
  Destination:            ff_input/data1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[3]
                                                                      r  _start_condFlags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_condFlags_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[3]
                         FDRE                                         r  ff_input/data1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[3]/C

Slack:                    inf
  Source:                 _start_operand2[26]
                            (input port)
  Destination:            ff_input/data1_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[26] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[26]
                                                                      r  _start_operand2_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[40]
                         FDRE                                         r  ff_input/data1_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[40]/C

Slack:                    inf
  Source:                 _start_operand2[27]
                            (input port)
  Destination:            ff_input/data1_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[27] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[27]
                                                                      r  _start_operand2_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[41]
                         FDRE                                         r  ff_input/data1_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[41]/C

Slack:                    inf
  Source:                 _start_operand2[28]
                            (input port)
  Destination:            ff_input/data1_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[28] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[28]
                                                                      r  _start_operand2_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[28]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[42]
                         FDRE                                         r  ff_input/data1_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[42]/C

Slack:                    inf
  Source:                 _start_operand2[29]
                            (input port)
  Destination:            ff_input/data1_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[29] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[29]
                                                                      r  _start_operand2_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[29]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[43]
                         FDRE                                         r  ff_input/data1_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[43]/C

Slack:                    inf
  Source:                 _start_operand2[30]
                            (input port)
  Destination:            ff_input/data1_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[30] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[30]
                                                                      r  _start_operand2_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[30]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[44]
                         FDRE                                         r  ff_input/data1_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[44]/C

Slack:                    inf
  Source:                 _start_operand2[31]
                            (input port)
  Destination:            ff_input/data1_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[31] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[31]
                                                                      r  _start_operand2_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand2_IBUF[31]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[45]
                         FDRE                                         r  ff_input/data1_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[45]/C

Slack:                    inf
  Source:                 _start_operand1[0]
                            (input port)
  Destination:            ff_input/data1_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[0]
                                                                      r  _start_operand1_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[46]
                         FDRE                                         r  ff_input/data1_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[46]/C

Slack:                    inf
  Source:                 _start_operand1[1]
                            (input port)
  Destination:            ff_input/data1_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[1]
                                                                      r  _start_operand1_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[47]
                         FDRE                                         r  ff_input/data1_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[47]/C

Slack:                    inf
  Source:                 _start_operand1[2]
                            (input port)
  Destination:            ff_input/data1_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[2]
                                                                      r  _start_operand1_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[48]
                         FDRE                                         r  ff_input/data1_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[48]/C

Slack:                    inf
  Source:                 _start_operand1[3]
                            (input port)
  Destination:            ff_input/data1_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[3]
                                                                      r  _start_operand1_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[49]
                         FDRE                                         r  ff_input/data1_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[49]/C

Slack:                    inf
  Source:                 _start_operand1[4]
                            (input port)
  Destination:            ff_input/data1_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[4]
                                                                      r  _start_operand1_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[50]
                         FDRE                                         r  ff_input/data1_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[50]/C

Slack:                    inf
  Source:                 _start_operand1[5]
                            (input port)
  Destination:            ff_input/data1_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[5] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[5]
                                                                      r  _start_operand1_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[51]
                         FDRE                                         r  ff_input/data1_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[51]/C

Slack:                    inf
  Source:                 _start_operand1[6]
                            (input port)
  Destination:            ff_input/data1_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[6] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[6]
                                                                      r  _start_operand1_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[52]
                         FDRE                                         r  ff_input/data1_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[52]/C

Slack:                    inf
  Source:                 _start_operand1[7]
                            (input port)
  Destination:            ff_input/data1_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[7] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[7]
                                                                      r  _start_operand1_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[53]
                         FDRE                                         r  ff_input/data1_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[53]/C

Slack:                    inf
  Source:                 _start_operand1[8]
                            (input port)
  Destination:            ff_input/data1_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[8]
                                                                      r  _start_operand1_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[54]
                         FDRE                                         r  ff_input/data1_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[54]/C

Slack:                    inf
  Source:                 _start_operand1[9]
                            (input port)
  Destination:            ff_input/data1_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[9] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[9]
                                                                      r  _start_operand1_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[55]
                         FDRE                                         r  ff_input/data1_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[55]/C

Slack:                    inf
  Source:                 _start_operand1[10]
                            (input port)
  Destination:            ff_input/data1_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[10] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[10]
                                                                      r  _start_operand1_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[56]
                         FDRE                                         r  ff_input/data1_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[56]/C

Slack:                    inf
  Source:                 _start_operand1[11]
                            (input port)
  Destination:            ff_input/data1_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[11] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[11]
                                                                      r  _start_operand1_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[57]
                         FDRE                                         r  ff_input/data1_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[57]/C

Slack:                    inf
  Source:                 _start_operand1[12]
                            (input port)
  Destination:            ff_input/data1_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[12] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[12]
                                                                      r  _start_operand1_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[58]
                         FDRE                                         r  ff_input/data1_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[58]/C

Slack:                    inf
  Source:                 _start_operand1[13]
                            (input port)
  Destination:            ff_input/data1_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[13] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[13]
                                                                      r  _start_operand1_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[59]
                         FDRE                                         r  ff_input/data1_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[59]/C

Slack:                    inf
  Source:                 _start_condFlags[5]
                            (input port)
  Destination:            ff_input/data1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[5] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[5]
                                                                      r  _start_condFlags_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_condFlags_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[5]
                         FDRE                                         r  ff_input/data1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[5]/C

Slack:                    inf
  Source:                 _start_operand1[14]
                            (input port)
  Destination:            ff_input/data1_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[14] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[14]
                                                                      r  _start_operand1_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[60]
                         FDRE                                         r  ff_input/data1_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[60]/C

Slack:                    inf
  Source:                 _start_operand1[15]
                            (input port)
  Destination:            ff_input/data1_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[15] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[15]
                                                                      r  _start_operand1_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[61]
                         FDRE                                         r  ff_input/data1_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[61]/C

Slack:                    inf
  Source:                 _start_operand1[16]
                            (input port)
  Destination:            ff_input/data1_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[16]
                                                                      r  _start_operand1_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[62]
                         FDRE                                         r  ff_input/data1_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[62]/C

Slack:                    inf
  Source:                 _start_operand1[17]
                            (input port)
  Destination:            ff_input/data1_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[17]
                                                                      r  _start_operand1_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[63]
                         FDRE                                         r  ff_input/data1_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[63]/C

Slack:                    inf
  Source:                 _start_operand1[18]
                            (input port)
  Destination:            ff_input/data1_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[18] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[18]
                                                                      r  _start_operand1_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[64]
                         FDRE                                         r  ff_input/data1_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[64]/C

Slack:                    inf
  Source:                 _start_operand1[19]
                            (input port)
  Destination:            ff_input/data1_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[19] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[19]
                                                                      r  _start_operand1_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[19]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[65]
                         FDRE                                         r  ff_input/data1_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[65]/C

Slack:                    inf
  Source:                 _start_operand1[20]
                            (input port)
  Destination:            ff_input/data1_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[20] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[20]
                                                                      r  _start_operand1_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[20]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[66]
                         FDRE                                         r  ff_input/data1_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[66]/C

Slack:                    inf
  Source:                 _start_operand1[21]
                            (input port)
  Destination:            ff_input/data1_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[21] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[21]
                                                                      r  _start_operand1_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[21]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[67]
                         FDRE                                         r  ff_input/data1_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[67]/C

Slack:                    inf
  Source:                 _start_operand1[22]
                            (input port)
  Destination:            ff_input/data1_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[22] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[22]
                                                                      r  _start_operand1_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[68]
                         FDRE                                         r  ff_input/data1_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[68]/C

Slack:                    inf
  Source:                 _start_operand1[23]
                            (input port)
  Destination:            ff_input/data1_reg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[23] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[23]
                                                                      r  _start_operand1_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[23]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[69]
                         FDRE                                         r  ff_input/data1_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[69]/C

Slack:                    inf
  Source:                 _start_operand1[24]
                            (input port)
  Destination:            ff_input/data1_reg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[24] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[24]
                                                                      r  _start_operand1_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[24]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[70]
                         FDRE                                         r  ff_input/data1_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[70]/C

Slack:                    inf
  Source:                 _start_operand1[25]
                            (input port)
  Destination:            ff_input/data1_reg_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[25] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[25]
                                                                      r  _start_operand1_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[71]
                         FDRE                                         r  ff_input/data1_reg_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[71]/C

Slack:                    inf
  Source:                 _start_operand1[26]
                            (input port)
  Destination:            ff_input/data1_reg_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[26] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[26]
                                                                      r  _start_operand1_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[72]
                         FDRE                                         r  ff_input/data1_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[72]/C

Slack:                    inf
  Source:                 _start_operand1[27]
                            (input port)
  Destination:            ff_input/data1_reg_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[27] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[27]
                                                                      r  _start_operand1_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[73]
                         FDRE                                         r  ff_input/data1_reg_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[73]/C

Slack:                    inf
  Source:                 _start_operand1[28]
                            (input port)
  Destination:            ff_input/data1_reg_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[28] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[28]
                                                                      r  _start_operand1_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[28]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[74]
                         FDRE                                         r  ff_input/data1_reg_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[74]/C

Slack:                    inf
  Source:                 _start_operand1[29]
                            (input port)
  Destination:            ff_input/data1_reg_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[29] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[29]
                                                                      r  _start_operand1_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[29]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[75]
                         FDRE                                         r  ff_input/data1_reg_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[75]/C

Slack:                    inf
  Source:                 _start_operand1[30]
                            (input port)
  Destination:            ff_input/data1_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[30] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[30]
                                                                      r  _start_operand1_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[30]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[76]
                         FDRE                                         r  ff_input/data1_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[76]/C

Slack:                    inf
  Source:                 _start_operand1[31]
                            (input port)
  Destination:            ff_input/data1_reg_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[31] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[31]
                                                                      r  _start_operand1_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_operand1_IBUF[31]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[77]
                         FDRE                                         r  ff_input/data1_reg_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[77]/C

Slack:                    inf
  Source:                 _start_condFlags[7]
                            (input port)
  Destination:            ff_input/data1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[7] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[7]
                                                                      r  _start_condFlags_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_condFlags_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[7]
                         FDRE                                         r  ff_input/data1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[7]/C

Slack:                    inf
  Source:                 _start_condFlags[8]
                            (input port)
  Destination:            ff_input/data1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[8]
                                                                      r  _start_condFlags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_condFlags_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.803     1.774    ff_input/D_IN[8]
                         FDRE                                         r  ff_input/data1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start_condFlags[0]
                            (input port)
  Destination:            ff_input/data1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[0]
                                                                      r  _start_condFlags_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_condFlags_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[0]
                         FDRE                                         r  ff_input/data1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[0]/C

Slack:                    inf
  Source:                 _start_cmp_or_min_max
                            (input port)
  Destination:            ff_input/data1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_cmp_or_min_max (IN)
                         net (fo=0)                   0.000     0.000    _start_cmp_or_min_max
                                                                      r  _start_cmp_or_min_max_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_cmp_or_min_max_IBUF_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[10]
                         FDRE                                         r  ff_input/data1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[10]/C

Slack:                    inf
  Source:                 _start_which_cmp_instr[0]
                            (input port)
  Destination:            ff_input/data1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_which_cmp_instr[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_which_cmp_instr[0]
                                                                      r  _start_which_cmp_instr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_which_cmp_instr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[11]
                         FDRE                                         r  ff_input/data1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[11]/C

Slack:                    inf
  Source:                 _start_which_cmp_instr[1]
                            (input port)
  Destination:            ff_input/data1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_which_cmp_instr[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_which_cmp_instr[1]
                                                                      r  _start_which_cmp_instr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_which_cmp_instr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[12]
                         FDRE                                         r  ff_input/data1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[12]/C

Slack:                    inf
  Source:                 _start_which_cmp_instr[2]
                            (input port)
  Destination:            ff_input/data1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_which_cmp_instr[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_which_cmp_instr[2]
                                                                      r  _start_which_cmp_instr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_which_cmp_instr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[13]
                         FDRE                                         r  ff_input/data1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[13]/C

Slack:                    inf
  Source:                 _start_operand2[0]
                            (input port)
  Destination:            ff_input/data1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[0]
                                                                      r  _start_operand2_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[14]
                         FDRE                                         r  ff_input/data1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[14]/C

Slack:                    inf
  Source:                 _start_operand2[1]
                            (input port)
  Destination:            ff_input/data1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[1]
                                                                      r  _start_operand2_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[15]
                         FDRE                                         r  ff_input/data1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[15]/C

Slack:                    inf
  Source:                 _start_operand2[2]
                            (input port)
  Destination:            ff_input/data1_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[2]
                                                                      r  _start_operand2_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[16]
                         FDRE                                         r  ff_input/data1_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[16]/C

Slack:                    inf
  Source:                 _start_operand2[3]
                            (input port)
  Destination:            ff_input/data1_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[3]
                                                                      r  _start_operand2_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[17]
                         FDRE                                         r  ff_input/data1_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[17]/C

Slack:                    inf
  Source:                 _start_operand2[4]
                            (input port)
  Destination:            ff_input/data1_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[4]
                                                                      r  _start_operand2_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[18]
                         FDRE                                         r  ff_input/data1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[18]/C

Slack:                    inf
  Source:                 _start_operand2[5]
                            (input port)
  Destination:            ff_input/data1_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[5] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[5]
                                                                      r  _start_operand2_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[19]
                         FDRE                                         r  ff_input/data1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[19]/C

Slack:                    inf
  Source:                 _start_operand2[6]
                            (input port)
  Destination:            ff_input/data1_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[6] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[6]
                                                                      r  _start_operand2_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[20]
                         FDRE                                         r  ff_input/data1_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[20]/C

Slack:                    inf
  Source:                 _start_operand2[7]
                            (input port)
  Destination:            ff_input/data1_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[7] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[7]
                                                                      r  _start_operand2_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[21]
                         FDRE                                         r  ff_input/data1_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[21]/C

Slack:                    inf
  Source:                 _start_operand2[8]
                            (input port)
  Destination:            ff_input/data1_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[8]
                                                                      r  _start_operand2_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[22]
                         FDRE                                         r  ff_input/data1_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[22]/C

Slack:                    inf
  Source:                 _start_operand2[9]
                            (input port)
  Destination:            ff_input/data1_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[9] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[9]
                                                                      r  _start_operand2_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[23]
                         FDRE                                         r  ff_input/data1_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[23]/C

Slack:                    inf
  Source:                 _start_operand2[10]
                            (input port)
  Destination:            ff_input/data1_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[10] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[10]
                                                                      r  _start_operand2_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[24]
                         FDRE                                         r  ff_input/data1_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[24]/C

Slack:                    inf
  Source:                 _start_operand2[11]
                            (input port)
  Destination:            ff_input/data1_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[11] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[11]
                                                                      r  _start_operand2_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[25]
                         FDRE                                         r  ff_input/data1_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[25]/C

Slack:                    inf
  Source:                 _start_operand2[12]
                            (input port)
  Destination:            ff_input/data1_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[12] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[12]
                                                                      r  _start_operand2_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[26]
                         FDRE                                         r  ff_input/data1_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[26]/C

Slack:                    inf
  Source:                 _start_operand2[13]
                            (input port)
  Destination:            ff_input/data1_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[13] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[13]
                                                                      r  _start_operand2_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[27]
                         FDRE                                         r  ff_input/data1_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[27]/C

Slack:                    inf
  Source:                 _start_operand2[14]
                            (input port)
  Destination:            ff_input/data1_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[14] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[14]
                                                                      r  _start_operand2_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[28]
                         FDRE                                         r  ff_input/data1_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[28]/C

Slack:                    inf
  Source:                 _start_operand2[15]
                            (input port)
  Destination:            ff_input/data1_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[15] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[15]
                                                                      r  _start_operand2_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[29]
                         FDRE                                         r  ff_input/data1_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[29]/C

Slack:                    inf
  Source:                 _start_condFlags[2]
                            (input port)
  Destination:            ff_input/data1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[2]
                                                                      r  _start_condFlags_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_condFlags_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[2]
                         FDRE                                         r  ff_input/data1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[2]/C

Slack:                    inf
  Source:                 _start_operand2[16]
                            (input port)
  Destination:            ff_input/data1_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[16]
                                                                      r  _start_operand2_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[30]
                         FDRE                                         r  ff_input/data1_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[30]/C

Slack:                    inf
  Source:                 _start_operand2[17]
                            (input port)
  Destination:            ff_input/data1_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[17]
                                                                      r  _start_operand2_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[31]
                         FDRE                                         r  ff_input/data1_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[31]/C

Slack:                    inf
  Source:                 _start_operand2[18]
                            (input port)
  Destination:            ff_input/data1_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[18] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[18]
                                                                      r  _start_operand2_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[32]
                         FDRE                                         r  ff_input/data1_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[32]/C

Slack:                    inf
  Source:                 _start_operand2[19]
                            (input port)
  Destination:            ff_input/data1_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[19] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[19]
                                                                      r  _start_operand2_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[19]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[33]
                         FDRE                                         r  ff_input/data1_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[33]/C

Slack:                    inf
  Source:                 _start_operand2[20]
                            (input port)
  Destination:            ff_input/data1_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[20] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[20]
                                                                      r  _start_operand2_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[20]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[34]
                         FDRE                                         r  ff_input/data1_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[34]/C

Slack:                    inf
  Source:                 _start_operand2[21]
                            (input port)
  Destination:            ff_input/data1_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[21] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[21]
                                                                      r  _start_operand2_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[21]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[35]
                         FDRE                                         r  ff_input/data1_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[35]/C

Slack:                    inf
  Source:                 _start_operand2[22]
                            (input port)
  Destination:            ff_input/data1_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[22] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[22]
                                                                      r  _start_operand2_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[36]
                         FDRE                                         r  ff_input/data1_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[36]/C

Slack:                    inf
  Source:                 _start_operand2[23]
                            (input port)
  Destination:            ff_input/data1_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[23] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[23]
                                                                      r  _start_operand2_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[23]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[37]
                         FDRE                                         r  ff_input/data1_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[37]/C

Slack:                    inf
  Source:                 _start_operand2[24]
                            (input port)
  Destination:            ff_input/data1_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[24] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[24]
                                                                      r  _start_operand2_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[24]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[38]
                         FDRE                                         r  ff_input/data1_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[38]/C

Slack:                    inf
  Source:                 _start_operand2[25]
                            (input port)
  Destination:            ff_input/data1_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[25] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[25]
                                                                      r  _start_operand2_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[39]
                         FDRE                                         r  ff_input/data1_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[39]/C

Slack:                    inf
  Source:                 _start_condFlags[3]
                            (input port)
  Destination:            ff_input/data1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[3]
                                                                      r  _start_condFlags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_condFlags_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[3]
                         FDRE                                         r  ff_input/data1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[3]/C

Slack:                    inf
  Source:                 _start_operand2[26]
                            (input port)
  Destination:            ff_input/data1_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[26] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[26]
                                                                      r  _start_operand2_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[40]
                         FDRE                                         r  ff_input/data1_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[40]/C

Slack:                    inf
  Source:                 _start_operand2[27]
                            (input port)
  Destination:            ff_input/data1_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[27] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[27]
                                                                      r  _start_operand2_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[41]
                         FDRE                                         r  ff_input/data1_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[41]/C

Slack:                    inf
  Source:                 _start_operand2[28]
                            (input port)
  Destination:            ff_input/data1_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[28] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[28]
                                                                      r  _start_operand2_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[28]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[42]
                         FDRE                                         r  ff_input/data1_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[42]/C

Slack:                    inf
  Source:                 _start_operand2[29]
                            (input port)
  Destination:            ff_input/data1_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[29] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[29]
                                                                      r  _start_operand2_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[29]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[43]
                         FDRE                                         r  ff_input/data1_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[43]/C

Slack:                    inf
  Source:                 _start_operand2[30]
                            (input port)
  Destination:            ff_input/data1_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[30] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[30]
                                                                      r  _start_operand2_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[30]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[44]
                         FDRE                                         r  ff_input/data1_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[44]/C

Slack:                    inf
  Source:                 _start_operand2[31]
                            (input port)
  Destination:            ff_input/data1_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[31] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[31]
                                                                      r  _start_operand2_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[31]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[45]
                         FDRE                                         r  ff_input/data1_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[45]/C

Slack:                    inf
  Source:                 _start_operand1[0]
                            (input port)
  Destination:            ff_input/data1_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[0]
                                                                      r  _start_operand1_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[46]
                         FDRE                                         r  ff_input/data1_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[46]/C

Slack:                    inf
  Source:                 _start_operand1[1]
                            (input port)
  Destination:            ff_input/data1_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[1]
                                                                      r  _start_operand1_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[47]
                         FDRE                                         r  ff_input/data1_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[47]/C

Slack:                    inf
  Source:                 _start_operand1[2]
                            (input port)
  Destination:            ff_input/data1_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[2]
                                                                      r  _start_operand1_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[48]
                         FDRE                                         r  ff_input/data1_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[48]/C

Slack:                    inf
  Source:                 _start_operand1[3]
                            (input port)
  Destination:            ff_input/data1_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[3]
                                                                      r  _start_operand1_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[49]
                         FDRE                                         r  ff_input/data1_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[49]/C

Slack:                    inf
  Source:                 _start_operand1[4]
                            (input port)
  Destination:            ff_input/data1_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[4]
                                                                      r  _start_operand1_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[50]
                         FDRE                                         r  ff_input/data1_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[50]/C

Slack:                    inf
  Source:                 _start_operand1[5]
                            (input port)
  Destination:            ff_input/data1_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[5] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[5]
                                                                      r  _start_operand1_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[51]
                         FDRE                                         r  ff_input/data1_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[51]/C

Slack:                    inf
  Source:                 _start_operand1[6]
                            (input port)
  Destination:            ff_input/data1_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[6] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[6]
                                                                      r  _start_operand1_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[52]
                         FDRE                                         r  ff_input/data1_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[52]/C

Slack:                    inf
  Source:                 _start_operand1[7]
                            (input port)
  Destination:            ff_input/data1_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[7] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[7]
                                                                      r  _start_operand1_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[53]
                         FDRE                                         r  ff_input/data1_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[53]/C

Slack:                    inf
  Source:                 _start_operand1[8]
                            (input port)
  Destination:            ff_input/data1_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[8]
                                                                      r  _start_operand1_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[54]
                         FDRE                                         r  ff_input/data1_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[54]/C

Slack:                    inf
  Source:                 _start_operand1[9]
                            (input port)
  Destination:            ff_input/data1_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[9] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[9]
                                                                      r  _start_operand1_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[55]
                         FDRE                                         r  ff_input/data1_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[55]/C

Slack:                    inf
  Source:                 _start_operand1[10]
                            (input port)
  Destination:            ff_input/data1_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[10] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[10]
                                                                      r  _start_operand1_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[56]
                         FDRE                                         r  ff_input/data1_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[56]/C

Slack:                    inf
  Source:                 _start_operand1[11]
                            (input port)
  Destination:            ff_input/data1_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[11] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[11]
                                                                      r  _start_operand1_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[57]
                         FDRE                                         r  ff_input/data1_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[57]/C

Slack:                    inf
  Source:                 _start_operand1[12]
                            (input port)
  Destination:            ff_input/data1_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[12] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[12]
                                                                      r  _start_operand1_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[58]
                         FDRE                                         r  ff_input/data1_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[58]/C

Slack:                    inf
  Source:                 _start_operand1[13]
                            (input port)
  Destination:            ff_input/data1_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[13] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[13]
                                                                      r  _start_operand1_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[59]
                         FDRE                                         r  ff_input/data1_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[59]/C

Slack:                    inf
  Source:                 _start_condFlags[5]
                            (input port)
  Destination:            ff_input/data1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[5] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[5]
                                                                      r  _start_condFlags_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_condFlags_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[5]
                         FDRE                                         r  ff_input/data1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[5]/C

Slack:                    inf
  Source:                 _start_operand1[14]
                            (input port)
  Destination:            ff_input/data1_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[14] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[14]
                                                                      r  _start_operand1_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[60]
                         FDRE                                         r  ff_input/data1_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[60]/C

Slack:                    inf
  Source:                 _start_operand1[15]
                            (input port)
  Destination:            ff_input/data1_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[15] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[15]
                                                                      r  _start_operand1_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[61]
                         FDRE                                         r  ff_input/data1_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[61]/C

Slack:                    inf
  Source:                 _start_operand1[16]
                            (input port)
  Destination:            ff_input/data1_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[16]
                                                                      r  _start_operand1_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[62]
                         FDRE                                         r  ff_input/data1_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[62]/C

Slack:                    inf
  Source:                 _start_operand1[17]
                            (input port)
  Destination:            ff_input/data1_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[17]
                                                                      r  _start_operand1_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[63]
                         FDRE                                         r  ff_input/data1_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[63]/C

Slack:                    inf
  Source:                 _start_operand1[18]
                            (input port)
  Destination:            ff_input/data1_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[18] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[18]
                                                                      r  _start_operand1_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[64]
                         FDRE                                         r  ff_input/data1_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[64]/C

Slack:                    inf
  Source:                 _start_operand1[19]
                            (input port)
  Destination:            ff_input/data1_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[19] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[19]
                                                                      r  _start_operand1_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[19]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[65]
                         FDRE                                         r  ff_input/data1_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[65]/C

Slack:                    inf
  Source:                 _start_operand1[20]
                            (input port)
  Destination:            ff_input/data1_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[20] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[20]
                                                                      r  _start_operand1_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[20]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[66]
                         FDRE                                         r  ff_input/data1_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[66]/C

Slack:                    inf
  Source:                 _start_operand1[21]
                            (input port)
  Destination:            ff_input/data1_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[21] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[21]
                                                                      r  _start_operand1_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[21]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[67]
                         FDRE                                         r  ff_input/data1_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[67]/C

Slack:                    inf
  Source:                 _start_operand1[22]
                            (input port)
  Destination:            ff_input/data1_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[22] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[22]
                                                                      r  _start_operand1_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[68]
                         FDRE                                         r  ff_input/data1_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[68]/C

Slack:                    inf
  Source:                 _start_operand1[23]
                            (input port)
  Destination:            ff_input/data1_reg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[23] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[23]
                                                                      r  _start_operand1_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[23]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[69]
                         FDRE                                         r  ff_input/data1_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[69]/C

Slack:                    inf
  Source:                 _start_operand1[24]
                            (input port)
  Destination:            ff_input/data1_reg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[24] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[24]
                                                                      r  _start_operand1_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[24]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[70]
                         FDRE                                         r  ff_input/data1_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[70]/C

Slack:                    inf
  Source:                 _start_operand1[25]
                            (input port)
  Destination:            ff_input/data1_reg_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[25] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[25]
                                                                      r  _start_operand1_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[71]
                         FDRE                                         r  ff_input/data1_reg_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[71]/C

Slack:                    inf
  Source:                 _start_operand1[26]
                            (input port)
  Destination:            ff_input/data1_reg_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[26] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[26]
                                                                      r  _start_operand1_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[72]
                         FDRE                                         r  ff_input/data1_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[72]/C

Slack:                    inf
  Source:                 _start_operand1[27]
                            (input port)
  Destination:            ff_input/data1_reg_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[27] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[27]
                                                                      r  _start_operand1_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[73]
                         FDRE                                         r  ff_input/data1_reg_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[73]/C

Slack:                    inf
  Source:                 _start_operand1[28]
                            (input port)
  Destination:            ff_input/data1_reg_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[28] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[28]
                                                                      r  _start_operand1_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[28]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[74]
                         FDRE                                         r  ff_input/data1_reg_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[74]/C

Slack:                    inf
  Source:                 _start_operand1[29]
                            (input port)
  Destination:            ff_input/data1_reg_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[29] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[29]
                                                                      r  _start_operand1_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[29]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[75]
                         FDRE                                         r  ff_input/data1_reg_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[75]/C

Slack:                    inf
  Source:                 _start_operand1[30]
                            (input port)
  Destination:            ff_input/data1_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[30] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[30]
                                                                      r  _start_operand1_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[30]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[76]
                         FDRE                                         r  ff_input/data1_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[76]/C

Slack:                    inf
  Source:                 _start_operand1[31]
                            (input port)
  Destination:            ff_input/data1_reg_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[31] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[31]
                                                                      r  _start_operand1_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[31]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[77]
                         FDRE                                         r  ff_input/data1_reg_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[77]/C

Slack:                    inf
  Source:                 _start_condFlags[7]
                            (input port)
  Destination:            ff_input/data1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[7] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[7]
                                                                      r  _start_condFlags_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_condFlags_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[7]
                         FDRE                                         r  ff_input/data1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[7]/C

Slack:                    inf
  Source:                 _start_condFlags[8]
                            (input port)
  Destination:            ff_input/data1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[8]
                                                                      r  _start_condFlags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_condFlags_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[8]
                         FDRE                                         r  ff_input/data1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[8]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ff_input/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
                                                                      f  RST_N_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  RST_N_IBUF_inst/O
                         net (fo=4, unplaced)         0.338     0.539    ff_input/RST
                                                                      f  ff_input/full_reg_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     0.582 r  ff_input/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    ff_input/full_reg_i_1_n_0
                         FDRE                                         r  ff_input/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/full_reg_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ff_out/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
                                                                      f  RST_N_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  RST_N_IBUF_inst/O
                         net (fo=4, unplaced)         0.338     0.539    ff_out/RST
                                                                      f  ff_out/full_reg_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     0.582 r  ff_out/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    ff_out/full_reg_i_1_n_0
                         FDRE                                         r  ff_out/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/full_reg_reg/C

Slack:                    inf
  Source:                 _start_condFlags[0]
                            (input port)
  Destination:            ff_input/data0_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[0]
                                                                      r  _start_condFlags_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_condFlags_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[0]
                                                                      r  ff_input/data0_reg[0]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[0]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[0]/C

Slack:                    inf
  Source:                 _start_cmp_or_min_max
                            (input port)
  Destination:            ff_input/data0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_cmp_or_min_max (IN)
                         net (fo=0)                   0.000     0.000    _start_cmp_or_min_max
                                                                      r  _start_cmp_or_min_max_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_cmp_or_min_max_IBUF_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[10]
                                                                      r  ff_input/data0_reg[10]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[10]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[10]/C

Slack:                    inf
  Source:                 _start_which_cmp_instr[0]
                            (input port)
  Destination:            ff_input/data0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_which_cmp_instr[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_which_cmp_instr[0]
                                                                      r  _start_which_cmp_instr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_which_cmp_instr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[11]
                                                                      r  ff_input/data0_reg[11]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[11]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[11]/C

Slack:                    inf
  Source:                 _start_which_cmp_instr[1]
                            (input port)
  Destination:            ff_input/data0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_which_cmp_instr[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_which_cmp_instr[1]
                                                                      r  _start_which_cmp_instr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_which_cmp_instr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[12]
                                                                      r  ff_input/data0_reg[12]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[12]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[12]/C

Slack:                    inf
  Source:                 _start_which_cmp_instr[2]
                            (input port)
  Destination:            ff_input/data0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_which_cmp_instr[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_which_cmp_instr[2]
                                                                      r  _start_which_cmp_instr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_which_cmp_instr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[13]
                                                                      r  ff_input/data0_reg[13]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[13]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[13]/C

Slack:                    inf
  Source:                 _start_operand2[0]
                            (input port)
  Destination:            ff_input/data0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[0]
                                                                      r  _start_operand2_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[14]
                                                                      r  ff_input/data0_reg[14]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[14]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[14]/C

Slack:                    inf
  Source:                 _start_operand2[1]
                            (input port)
  Destination:            ff_input/data0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[1]
                                                                      r  _start_operand2_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[15]
                                                                      r  ff_input/data0_reg[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[15]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[15]/C

Slack:                    inf
  Source:                 _start_operand2[2]
                            (input port)
  Destination:            ff_input/data0_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[2]
                                                                      r  _start_operand2_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[16]
                                                                      r  ff_input/data0_reg[16]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[16]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[16]/C

Slack:                    inf
  Source:                 _start_operand2[3]
                            (input port)
  Destination:            ff_input/data0_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[3]
                                                                      r  _start_operand2_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[17]
                                                                      r  ff_input/data0_reg[17]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[17]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[17]/C

Slack:                    inf
  Source:                 _start_operand2[4]
                            (input port)
  Destination:            ff_input/data0_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[4]
                                                                      r  _start_operand2_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[18]
                                                                      r  ff_input/data0_reg[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[18]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[18]/C

Slack:                    inf
  Source:                 _start_operand2[5]
                            (input port)
  Destination:            ff_input/data0_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[5] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[5]
                                                                      r  _start_operand2_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[19]
                                                                      r  ff_input/data0_reg[19]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[19]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[19]/C

Slack:                    inf
  Source:                 _start_operand2[6]
                            (input port)
  Destination:            ff_input/data0_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[6] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[6]
                                                                      r  _start_operand2_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[20]
                                                                      r  ff_input/data0_reg[20]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[20]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[20]/C

Slack:                    inf
  Source:                 _start_operand2[7]
                            (input port)
  Destination:            ff_input/data0_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[7] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[7]
                                                                      r  _start_operand2_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[21]
                                                                      r  ff_input/data0_reg[21]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[21]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[21]/C

Slack:                    inf
  Source:                 _start_operand2[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[8]
                                                                      r  _start_operand2_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[22]
                                                                      r  ff_input/data0_reg[22]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[22]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[22]/C

Slack:                    inf
  Source:                 _start_operand2[9]
                            (input port)
  Destination:            ff_input/data0_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[9] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[9]
                                                                      r  _start_operand2_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[23]
                                                                      r  ff_input/data0_reg[23]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[23]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[23]/C

Slack:                    inf
  Source:                 _start_operand2[10]
                            (input port)
  Destination:            ff_input/data0_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[10] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[10]
                                                                      r  _start_operand2_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[24]
                                                                      r  ff_input/data0_reg[24]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[24]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[24]/C

Slack:                    inf
  Source:                 _start_operand2[11]
                            (input port)
  Destination:            ff_input/data0_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[11] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[11]
                                                                      r  _start_operand2_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[25]
                                                                      r  ff_input/data0_reg[25]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[25]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[25]/C

Slack:                    inf
  Source:                 _start_operand2[12]
                            (input port)
  Destination:            ff_input/data0_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[12] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[12]
                                                                      r  _start_operand2_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[26]
                                                                      r  ff_input/data0_reg[26]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[26]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[26]/C

Slack:                    inf
  Source:                 _start_operand2[13]
                            (input port)
  Destination:            ff_input/data0_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[13] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[13]
                                                                      r  _start_operand2_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[27]
                                                                      r  ff_input/data0_reg[27]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[27]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[27]/C

Slack:                    inf
  Source:                 _start_operand2[14]
                            (input port)
  Destination:            ff_input/data0_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[14] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[14]
                                                                      r  _start_operand2_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[28]
                                                                      r  ff_input/data0_reg[28]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[28]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[28]/C

Slack:                    inf
  Source:                 _start_operand2[15]
                            (input port)
  Destination:            ff_input/data0_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[15] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[15]
                                                                      r  _start_operand2_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[29]
                                                                      r  ff_input/data0_reg[29]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[29]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[29]/C

Slack:                    inf
  Source:                 _start_condFlags[2]
                            (input port)
  Destination:            ff_input/data0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[2]
                                                                      r  _start_condFlags_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_condFlags_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[2]
                                                                      r  ff_input/data0_reg[2]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[2]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[2]/C

Slack:                    inf
  Source:                 _start_operand2[16]
                            (input port)
  Destination:            ff_input/data0_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[16]
                                                                      r  _start_operand2_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[30]
                                                                      r  ff_input/data0_reg[30]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[30]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[30]/C

Slack:                    inf
  Source:                 _start_operand2[17]
                            (input port)
  Destination:            ff_input/data0_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[17]
                                                                      r  _start_operand2_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[31]
                                                                      r  ff_input/data0_reg[31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[31]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[31]/C

Slack:                    inf
  Source:                 _start_operand2[18]
                            (input port)
  Destination:            ff_input/data0_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[18] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[18]
                                                                      r  _start_operand2_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[32]
                                                                      r  ff_input/data0_reg[32]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[32]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[32]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[32]/C

Slack:                    inf
  Source:                 _start_operand2[19]
                            (input port)
  Destination:            ff_input/data0_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[19] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[19]
                                                                      r  _start_operand2_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[19]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[33]
                                                                      r  ff_input/data0_reg[33]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[33]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[33]/C

Slack:                    inf
  Source:                 _start_operand2[20]
                            (input port)
  Destination:            ff_input/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[20] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[20]
                                                                      r  _start_operand2_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[20]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[34]
                                                                      r  ff_input/data0_reg[34]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[34]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[34]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[34]/C

Slack:                    inf
  Source:                 _start_operand2[21]
                            (input port)
  Destination:            ff_input/data0_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[21] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[21]
                                                                      r  _start_operand2_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[21]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[35]
                                                                      r  ff_input/data0_reg[35]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[35]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[35]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[35]/C

Slack:                    inf
  Source:                 _start_operand2[22]
                            (input port)
  Destination:            ff_input/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[22] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[22]
                                                                      r  _start_operand2_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[36]
                                                                      r  ff_input/data0_reg[36]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[36]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[36]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[36]/C

Slack:                    inf
  Source:                 _start_operand2[23]
                            (input port)
  Destination:            ff_input/data0_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[23] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[23]
                                                                      r  _start_operand2_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[23]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[37]
                                                                      r  ff_input/data0_reg[37]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[37]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[37]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[37]/C

Slack:                    inf
  Source:                 _start_operand2[24]
                            (input port)
  Destination:            ff_input/data0_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[24] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[24]
                                                                      r  _start_operand2_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[24]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[38]
                                                                      r  ff_input/data0_reg[38]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[38]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[38]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[38]/C

Slack:                    inf
  Source:                 _start_operand2[25]
                            (input port)
  Destination:            ff_input/data0_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[25] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[25]
                                                                      r  _start_operand2_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[39]
                                                                      r  ff_input/data0_reg[39]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[39]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[39]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[39]/C

Slack:                    inf
  Source:                 _start_condFlags[3]
                            (input port)
  Destination:            ff_input/data0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[3]
                                                                      r  _start_condFlags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_condFlags_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[3]
                                                                      r  ff_input/data0_reg[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[3]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[3]/C

Slack:                    inf
  Source:                 _start_operand2[26]
                            (input port)
  Destination:            ff_input/data0_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[26] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[26]
                                                                      r  _start_operand2_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[40]
                                                                      r  ff_input/data0_reg[40]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[40]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[40]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[40]/C

Slack:                    inf
  Source:                 _start_operand2[27]
                            (input port)
  Destination:            ff_input/data0_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[27] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[27]
                                                                      r  _start_operand2_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[41]
                                                                      r  ff_input/data0_reg[41]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[41]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[41]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[41]/C

Slack:                    inf
  Source:                 _start_operand2[28]
                            (input port)
  Destination:            ff_input/data0_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[28] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[28]
                                                                      r  _start_operand2_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[28]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[42]
                                                                      r  ff_input/data0_reg[42]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[42]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[42]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[42]/C

Slack:                    inf
  Source:                 _start_operand2[29]
                            (input port)
  Destination:            ff_input/data0_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[29] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[29]
                                                                      r  _start_operand2_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[29]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[43]
                                                                      r  ff_input/data0_reg[43]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[43]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[43]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[43]/C

Slack:                    inf
  Source:                 _start_operand2[30]
                            (input port)
  Destination:            ff_input/data0_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[30] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[30]
                                                                      r  _start_operand2_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[30]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[44]
                                                                      r  ff_input/data0_reg[44]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[44]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[44]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[44]/C

Slack:                    inf
  Source:                 _start_operand2[31]
                            (input port)
  Destination:            ff_input/data0_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand2[31] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand2[31]
                                                                      r  _start_operand2_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand2_IBUF[31]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[45]
                                                                      r  ff_input/data0_reg[45]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[45]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[45]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[45]/C

Slack:                    inf
  Source:                 _start_operand1[0]
                            (input port)
  Destination:            ff_input/data0_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[0]
                                                                      r  _start_operand1_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[46]
                                                                      r  ff_input/data0_reg[46]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[46]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[46]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[46]/C

Slack:                    inf
  Source:                 _start_operand1[1]
                            (input port)
  Destination:            ff_input/data0_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[1]
                                                                      r  _start_operand1_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[47]
                                                                      r  ff_input/data0_reg[47]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[47]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[47]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[47]/C

Slack:                    inf
  Source:                 _start_operand1[2]
                            (input port)
  Destination:            ff_input/data0_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[2]
                                                                      r  _start_operand1_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[48]
                                                                      r  ff_input/data0_reg[48]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[48]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[48]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[48]/C

Slack:                    inf
  Source:                 _start_operand1[3]
                            (input port)
  Destination:            ff_input/data0_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[3]
                                                                      r  _start_operand1_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[49]
                                                                      r  ff_input/data0_reg[49]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[49]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[49]/C

Slack:                    inf
  Source:                 _start_operand1[4]
                            (input port)
  Destination:            ff_input/data0_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[4]
                                                                      r  _start_operand1_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[50]
                                                                      r  ff_input/data0_reg[50]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[50]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[50]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[50]/C

Slack:                    inf
  Source:                 _start_operand1[5]
                            (input port)
  Destination:            ff_input/data0_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[5] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[5]
                                                                      r  _start_operand1_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[51]
                                                                      r  ff_input/data0_reg[51]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[51]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[51]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[51]/C

Slack:                    inf
  Source:                 _start_operand1[6]
                            (input port)
  Destination:            ff_input/data0_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[6] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[6]
                                                                      r  _start_operand1_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[52]
                                                                      r  ff_input/data0_reg[52]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[52]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[52]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[52]/C

Slack:                    inf
  Source:                 _start_operand1[7]
                            (input port)
  Destination:            ff_input/data0_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[7] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[7]
                                                                      r  _start_operand1_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[53]
                                                                      r  ff_input/data0_reg[53]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[53]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[53]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[53]/C

Slack:                    inf
  Source:                 _start_operand1[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[8]
                                                                      r  _start_operand1_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[54]
                                                                      r  ff_input/data0_reg[54]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[54]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[54]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[54]/C

Slack:                    inf
  Source:                 _start_operand1[9]
                            (input port)
  Destination:            ff_input/data0_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[9] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[9]
                                                                      r  _start_operand1_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[55]
                                                                      r  ff_input/data0_reg[55]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[55]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[55]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[55]/C

Slack:                    inf
  Source:                 _start_operand1[10]
                            (input port)
  Destination:            ff_input/data0_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[10] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[10]
                                                                      r  _start_operand1_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[56]
                                                                      r  ff_input/data0_reg[56]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[56]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[56]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[56]/C

Slack:                    inf
  Source:                 _start_operand1[11]
                            (input port)
  Destination:            ff_input/data0_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[11] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[11]
                                                                      r  _start_operand1_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[57]
                                                                      r  ff_input/data0_reg[57]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[57]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[57]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[57]/C

Slack:                    inf
  Source:                 _start_operand1[12]
                            (input port)
  Destination:            ff_input/data0_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[12] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[12]
                                                                      r  _start_operand1_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[58]
                                                                      r  ff_input/data0_reg[58]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[58]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[58]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[58]/C

Slack:                    inf
  Source:                 _start_operand1[13]
                            (input port)
  Destination:            ff_input/data0_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[13] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[13]
                                                                      r  _start_operand1_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[59]
                                                                      r  ff_input/data0_reg[59]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[59]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[59]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[59]/C

Slack:                    inf
  Source:                 _start_condFlags[5]
                            (input port)
  Destination:            ff_input/data0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[5] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[5]
                                                                      r  _start_condFlags_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_condFlags_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[5]
                                                                      r  ff_input/data0_reg[5]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[5]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[5]/C

Slack:                    inf
  Source:                 _start_operand1[14]
                            (input port)
  Destination:            ff_input/data0_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[14] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[14]
                                                                      r  _start_operand1_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[60]
                                                                      r  ff_input/data0_reg[60]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[60]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[60]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[60]/C

Slack:                    inf
  Source:                 _start_operand1[15]
                            (input port)
  Destination:            ff_input/data0_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[15] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[15]
                                                                      r  _start_operand1_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[61]
                                                                      r  ff_input/data0_reg[61]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[61]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[61]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[61]/C

Slack:                    inf
  Source:                 _start_operand1[16]
                            (input port)
  Destination:            ff_input/data0_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[16] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[16]
                                                                      r  _start_operand1_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[62]
                                                                      r  ff_input/data0_reg[62]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[62]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[62]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[62]/C

Slack:                    inf
  Source:                 _start_operand1[17]
                            (input port)
  Destination:            ff_input/data0_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[17]
                                                                      r  _start_operand1_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[63]
                                                                      r  ff_input/data0_reg[63]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[63]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[63]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[63]/C

Slack:                    inf
  Source:                 _start_operand1[18]
                            (input port)
  Destination:            ff_input/data0_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[18] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[18]
                                                                      r  _start_operand1_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[64]
                                                                      r  ff_input/data0_reg[64]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[64]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[64]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[64]/C

Slack:                    inf
  Source:                 _start_operand1[19]
                            (input port)
  Destination:            ff_input/data0_reg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[19] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[19]
                                                                      r  _start_operand1_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[19]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[65]
                                                                      r  ff_input/data0_reg[65]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[65]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[65]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[65]/C

Slack:                    inf
  Source:                 _start_operand1[20]
                            (input port)
  Destination:            ff_input/data0_reg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[20] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[20]
                                                                      r  _start_operand1_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[20]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[66]
                                                                      r  ff_input/data0_reg[66]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[66]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[66]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[66]/C

Slack:                    inf
  Source:                 _start_operand1[21]
                            (input port)
  Destination:            ff_input/data0_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[21] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[21]
                                                                      r  _start_operand1_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[21]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[67]
                                                                      r  ff_input/data0_reg[67]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[67]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[67]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[67]/C

Slack:                    inf
  Source:                 _start_operand1[22]
                            (input port)
  Destination:            ff_input/data0_reg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[22] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[22]
                                                                      r  _start_operand1_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[68]
                                                                      r  ff_input/data0_reg[68]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[68]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[68]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[68]/C

Slack:                    inf
  Source:                 _start_operand1[23]
                            (input port)
  Destination:            ff_input/data0_reg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[23] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[23]
                                                                      r  _start_operand1_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[23]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[69]
                                                                      r  ff_input/data0_reg[69]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[69]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[69]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[69]/C

Slack:                    inf
  Source:                 _start_operand1[24]
                            (input port)
  Destination:            ff_input/data0_reg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[24] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[24]
                                                                      r  _start_operand1_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[24]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[70]
                                                                      r  ff_input/data0_reg[70]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[70]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[70]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[70]/C

Slack:                    inf
  Source:                 _start_operand1[25]
                            (input port)
  Destination:            ff_input/data0_reg_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[25] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[25]
                                                                      r  _start_operand1_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[71]
                                                                      r  ff_input/data0_reg[71]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[71]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[71]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[71]/C

Slack:                    inf
  Source:                 _start_operand1[26]
                            (input port)
  Destination:            ff_input/data0_reg_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[26] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[26]
                                                                      r  _start_operand1_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[72]
                                                                      r  ff_input/data0_reg[72]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[72]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[72]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[72]/C

Slack:                    inf
  Source:                 _start_operand1[27]
                            (input port)
  Destination:            ff_input/data0_reg_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[27] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[27]
                                                                      r  _start_operand1_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[27]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[73]
                                                                      r  ff_input/data0_reg[73]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[73]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[73]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[73]/C

Slack:                    inf
  Source:                 _start_operand1[28]
                            (input port)
  Destination:            ff_input/data0_reg_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[28] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[28]
                                                                      r  _start_operand1_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[28]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[74]
                                                                      r  ff_input/data0_reg[74]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[74]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[74]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[74]/C

Slack:                    inf
  Source:                 _start_operand1[29]
                            (input port)
  Destination:            ff_input/data0_reg_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[29] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[29]
                                                                      r  _start_operand1_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[29]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[75]
                                                                      r  ff_input/data0_reg[75]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[75]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[75]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[75]/C

Slack:                    inf
  Source:                 _start_operand1[30]
                            (input port)
  Destination:            ff_input/data0_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[30] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[30]
                                                                      r  _start_operand1_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[30]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[76]
                                                                      r  ff_input/data0_reg[76]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[76]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[76]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[76]/C

Slack:                    inf
  Source:                 _start_operand1[31]
                            (input port)
  Destination:            ff_input/data0_reg_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_operand1[31] (IN)
                         net (fo=0)                   0.000     0.000    _start_operand1[31]
                                                                      r  _start_operand1_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_operand1_IBUF[31]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[77]
                                                                      r  ff_input/data0_reg[77]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[77]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[77]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[77]/C

Slack:                    inf
  Source:                 _start_condFlags[7]
                            (input port)
  Destination:            ff_input/data0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[7] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[7]
                                                                      r  _start_condFlags_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_condFlags_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[7]
                                                                      r  ff_input/data0_reg[7]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[7]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[7]/C

Slack:                    inf
  Source:                 _start_condFlags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_condFlags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_condFlags[8]
                                                                      r  _start_condFlags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_condFlags_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[8]
                                                                      r  ff_input/data0_reg[8]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  ff_input/data0_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/data0_reg[8]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[8]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/empty_reg_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.584 r  ff_input/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_input/empty_reg_i_1_n_0
                         FDRE                                         r  ff_input/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/empty_reg_reg/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/empty_reg_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  ff_out/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    ff_out/empty_reg_i_1_n_0
                         FDRE                                         r  ff_out/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/empty_reg_reg/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[0]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[10]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[11]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[12]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[13]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[14]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[15]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[16]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[17]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[18]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[19]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[20]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[21]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[22]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[23]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[24]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[25]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[26]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[27]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[28]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[29]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[2]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[30]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[31]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[32]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[33]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[34]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[35]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[36]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[37]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[38]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[39]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[3]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[40]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[41]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[42]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[43]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[44]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[45]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[46]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[47]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[48]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[49]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[50]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[51]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[52]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[53]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[54]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[55]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[56]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[57]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[58]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[59]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[5]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[60]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[61]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[62]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[63]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[64]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[65]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[66]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[67]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[68]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[69]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[70]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[71]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[71]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[71]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[72]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[73]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[74]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[75]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[76]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[77]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[7]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            ff_input/data1_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.245ns (29.813%)  route 0.577ns (70.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_input/ENQ
                                                                      r  ff_input/data1_reg[77]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  ff_input/data1_reg[77]_i_1/O
                         net (fo=74, unplaced)        0.239     0.822    ff_input/d1di
                         FDRE                                         r  ff_input/data1_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[8]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[10]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[10]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[10]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[11]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[11]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[11]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[12]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[12]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[12]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[13]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[13]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[13]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[14]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[14]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[14]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[15]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[15]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[16]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[16]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[16]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[17]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[17]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[17]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[18]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[18]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[18]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[19]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[19]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[19]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[20]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[20]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[20]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[21]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[21]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[21]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[22]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[22]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[22]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[23]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[23]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[24]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[24]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[24]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[25]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[25]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[25]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[26]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[26]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[26]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[27]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[27]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[27]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[28]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[28]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[28]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[29]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[29]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[29]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[30]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[30]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[30]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[31]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[31]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[31]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[32]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[32]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[32]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[32]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[33]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[33]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[33]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[34]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[34]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[34]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[34]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[35]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[35]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[35]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[35]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[36]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[36]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[36]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[36]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[4]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[4]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[4]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[5]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[5]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[5]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[6]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[6]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[6]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[7]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[7]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[7]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[8]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[8]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[8]/C

Slack:                    inf
  Source:                 EN_get_result
                            (input port)
  Destination:            ff_out/data0_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.290ns (34.721%)  route 0.545ns (65.279%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_get_result (IN)
                         net (fo=0)                   0.000     0.000    EN_get_result
                                                                      r  EN_get_result_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_get_result_IBUF_inst/O
                         net (fo=5, unplaced)         0.338     0.539    ff_out/DEQ
                                                                      r  ff_out/data0_reg[36]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ff_out/data0_reg[36]_i_3/O
                         net (fo=33, unplaced)        0.207     0.791    ff_out/d0di
                                                                      r  ff_out/data0_reg[9]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.836 r  ff_out/data0_reg[9]_i_1/O
                         net (fo=1, unplaced)         0.000     0.836    ff_out/data0_reg[9]_i_1_n_0
                         FDRE                                         r  ff_out/data0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.033    ff_out/CLK
                         FDRE                                         r  ff_out/data0_reg_reg[9]/C





