<?xml version="1.0" ?>
<RadiantModule architecture="LFCPNX" date="2022 06 15 10:17:35" device="LFCPNX-100" generator="ipgen" library="module" module="mpcs" name="phy" package="LFG672" source_format="Verilog" speed="9_High-Performance_1.0V" vendor="latticesemi.com" version="1.2.0">
 <Package>
  <File modified="2022 06 15 10:17:35" name="rtl/phy_bb.v" type="black_box_verilog"/>
  <File modified="2022 06 15 10:17:35" name="phy.cfg" type="cfg"/>
  <File modified="2022 06 15 10:17:35" name="misc/phy_tmpl.v" type="template_verilog"/>
  <File modified="2022 06 15 10:17:35" name="misc/phy_tmpl.vhd" type="template_vhdl"/>
  <File modified="2022 06 15 10:17:35" name="rtl/phy.v" type="top_level_verilog"/>
  <File modified="2022 06 15 10:17:35" name="constraints/phy.ldc" type="timing_constraints"/>
  <File modified="2022 06 15 10:17:35" name="testbench/dut_params.v" type="dependency_file"/>
  <File modified="2022 06 15 10:17:35" name="testbench/dut_inst.v" type="dependency_file"/>
  <File modified="2022 06 15 10:17:35" name="component.xml" type="IP-XACT_component"/>
  <File modified="2022 06 15 10:17:35" name="design.xml" type="IP-XACT_design"/>
  <File modified="2021 03 30 22:47:43" name="testbench/tb_clkgen.v" type="testbench_verilog"/>
  <File modified="2021 03 16 01:25:50" name="testbench/tb_lmmi_mst.v" type="testbench_verilog"/>
  <File modified="2021 11 09 01:29:04" name="testbench/tb_top.v" type="testbench_verilog"/>
 </Package>
</RadiantModule>
