Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  8 11:38:34 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GameController_timing_summary_routed.rpt -pb GameController_timing_summary_routed.pb -rpx GameController_timing_summary_routed.rpx -warn_on_violation
| Design       : GameController
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Player1/moveClock/CLK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Player2/moveClock/CLK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ScoreBoard/clk/CLK_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: sqBall/moveClock/CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 298 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.639        0.000                      0                  164        0.099        0.000                      0                  164        3.000        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clkgen/inst/CLK100MHZ      {0.000 5.000}        10.000          100.000         
  CLKGame_clockGenerator   {0.000 50.000}       100.000         10.000          
  CLKPixel_clockGenerator  {0.000 19.861}       39.722          25.175          
  clkfbout_clockGenerator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkgen/inst/CLK100MHZ                                                                                                                                                        3.000        0.000                       0                     1  
  CLKGame_clockGenerator        95.613        0.000                      0                  114        0.099        0.000                      0                  114       49.500        0.000                       0                    63  
  CLKPixel_clockGenerator       34.639        0.000                      0                   50        0.239        0.000                      0                   50       19.361        0.000                       0                    22  
  clkfbout_clockGenerator                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkgen/inst/CLK100MHZ
  To Clock:  clkgen/inst/CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen/inst/CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKGame_clockGenerator
  To Clock:  CLKGame_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack       95.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.613ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.828ns (22.178%)  route 2.905ns (77.822%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 101.512 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.619     1.621    Player1/moveClock/CLKGame
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456     2.077 r  Player1/moveClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.996     3.073    Player1/moveClock/counter[8]
    SLICE_X50Y100        LUT4 (Prop_lut4_I0_O)        0.124     3.197 f  Player1/moveClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.494     3.691    Player1/moveClock/counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.815 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     3.997    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.121 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          1.234     5.354    Player1/moveClock/CLK
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.509   101.512    Player1/moveClock/CLKGame
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[1]/C
                         clock pessimism             -0.001   101.511    
                         clock uncertainty           -0.115   101.396    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429   100.967    Player1/moveClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        100.967    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                 95.613    

Slack (MET) :             95.613ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.828ns (22.178%)  route 2.905ns (77.822%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 101.512 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.619     1.621    Player1/moveClock/CLKGame
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456     2.077 r  Player1/moveClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.996     3.073    Player1/moveClock/counter[8]
    SLICE_X50Y100        LUT4 (Prop_lut4_I0_O)        0.124     3.197 f  Player1/moveClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.494     3.691    Player1/moveClock/counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.815 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     3.997    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.121 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          1.234     5.354    Player1/moveClock/CLK
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.509   101.512    Player1/moveClock/CLKGame
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[2]/C
                         clock pessimism             -0.001   101.511    
                         clock uncertainty           -0.115   101.396    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429   100.967    Player1/moveClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        100.967    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                 95.613    

Slack (MET) :             95.613ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.828ns (22.178%)  route 2.905ns (77.822%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 101.512 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.619     1.621    Player1/moveClock/CLKGame
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456     2.077 r  Player1/moveClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.996     3.073    Player1/moveClock/counter[8]
    SLICE_X50Y100        LUT4 (Prop_lut4_I0_O)        0.124     3.197 f  Player1/moveClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.494     3.691    Player1/moveClock/counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.815 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     3.997    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.121 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          1.234     5.354    Player1/moveClock/CLK
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.509   101.512    Player1/moveClock/CLKGame
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[3]/C
                         clock pessimism             -0.001   101.511    
                         clock uncertainty           -0.115   101.396    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429   100.967    Player1/moveClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        100.967    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                 95.613    

Slack (MET) :             95.613ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.828ns (22.178%)  route 2.905ns (77.822%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 101.512 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.619     1.621    Player1/moveClock/CLKGame
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456     2.077 r  Player1/moveClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.996     3.073    Player1/moveClock/counter[8]
    SLICE_X50Y100        LUT4 (Prop_lut4_I0_O)        0.124     3.197 f  Player1/moveClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.494     3.691    Player1/moveClock/counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.815 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     3.997    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.121 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          1.234     5.354    Player1/moveClock/CLK
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.509   101.512    Player1/moveClock/CLKGame
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[4]/C
                         clock pessimism             -0.001   101.511    
                         clock uncertainty           -0.115   101.396    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429   100.967    Player1/moveClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        100.967    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                 95.613    

Slack (MET) :             95.816ns  (required time - arrival time)
  Source:                 Player2/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.828ns (23.456%)  route 2.702ns (76.544%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 101.514 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.621     1.623    Player2/moveClock/CLKGame
    SLICE_X49Y100        FDRE                                         r  Player2/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  Player2/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.876     2.955    Player2/moveClock/counter[14]
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.079 f  Player2/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.783     3.863    Player2/moveClock/counter[0]_i_4__0_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     3.987 f  Player2/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.172     4.159    Player2/moveClock/counter[0]_i_2__0_n_0
    SLICE_X48Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.283 r  Player2/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.870     5.153    Player2/moveClock/CLK
    SLICE_X49Y98         FDRE                                         r  Player2/moveClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.511   101.514    Player2/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player2/moveClock/counter_reg[5]/C
                         clock pessimism             -0.001   101.513    
                         clock uncertainty           -0.115   101.398    
    SLICE_X49Y98         FDRE (Setup_fdre_C_R)       -0.429   100.969    Player2/moveClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        100.969    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 95.816    

Slack (MET) :             95.816ns  (required time - arrival time)
  Source:                 Player2/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.828ns (23.456%)  route 2.702ns (76.544%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 101.514 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.621     1.623    Player2/moveClock/CLKGame
    SLICE_X49Y100        FDRE                                         r  Player2/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  Player2/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.876     2.955    Player2/moveClock/counter[14]
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.079 f  Player2/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.783     3.863    Player2/moveClock/counter[0]_i_4__0_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     3.987 f  Player2/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.172     4.159    Player2/moveClock/counter[0]_i_2__0_n_0
    SLICE_X48Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.283 r  Player2/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.870     5.153    Player2/moveClock/CLK
    SLICE_X49Y98         FDRE                                         r  Player2/moveClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.511   101.514    Player2/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player2/moveClock/counter_reg[6]/C
                         clock pessimism             -0.001   101.513    
                         clock uncertainty           -0.115   101.398    
    SLICE_X49Y98         FDRE (Setup_fdre_C_R)       -0.429   100.969    Player2/moveClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        100.969    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 95.816    

Slack (MET) :             95.816ns  (required time - arrival time)
  Source:                 Player2/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.828ns (23.456%)  route 2.702ns (76.544%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 101.514 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.621     1.623    Player2/moveClock/CLKGame
    SLICE_X49Y100        FDRE                                         r  Player2/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  Player2/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.876     2.955    Player2/moveClock/counter[14]
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.079 f  Player2/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.783     3.863    Player2/moveClock/counter[0]_i_4__0_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     3.987 f  Player2/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.172     4.159    Player2/moveClock/counter[0]_i_2__0_n_0
    SLICE_X48Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.283 r  Player2/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.870     5.153    Player2/moveClock/CLK
    SLICE_X49Y98         FDRE                                         r  Player2/moveClock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.511   101.514    Player2/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player2/moveClock/counter_reg[7]/C
                         clock pessimism             -0.001   101.513    
                         clock uncertainty           -0.115   101.398    
    SLICE_X49Y98         FDRE (Setup_fdre_C_R)       -0.429   100.969    Player2/moveClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        100.969    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 95.816    

Slack (MET) :             95.816ns  (required time - arrival time)
  Source:                 Player2/moveClock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.828ns (23.456%)  route 2.702ns (76.544%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 101.514 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.621     1.623    Player2/moveClock/CLKGame
    SLICE_X49Y100        FDRE                                         r  Player2/moveClock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     2.079 r  Player2/moveClock/counter_reg[14]/Q
                         net (fo=2, routed)           0.876     2.955    Player2/moveClock/counter[14]
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     3.079 f  Player2/moveClock/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.783     3.863    Player2/moveClock/counter[0]_i_4__0_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     3.987 f  Player2/moveClock/counter[0]_i_2__0/O
                         net (fo=3, routed)           0.172     4.159    Player2/moveClock/counter[0]_i_2__0_n_0
    SLICE_X48Y98         LUT2 (Prop_lut2_I0_O)        0.124     4.283 r  Player2/moveClock/counter[14]_i_1__0/O
                         net (fo=14, routed)          0.870     5.153    Player2/moveClock/CLK
    SLICE_X49Y98         FDRE                                         r  Player2/moveClock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.511   101.514    Player2/moveClock/CLKGame
    SLICE_X49Y98         FDRE                                         r  Player2/moveClock/counter_reg[8]/C
                         clock pessimism             -0.001   101.513    
                         clock uncertainty           -0.115   101.398    
    SLICE_X49Y98         FDRE (Setup_fdre_C_R)       -0.429   100.969    Player2/moveClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        100.969    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 95.816    

Slack (MET) :             96.003ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.828ns (23.981%)  route 2.625ns (76.019%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.619     1.621    Player1/moveClock/CLKGame
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456     2.077 r  Player1/moveClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.996     3.073    Player1/moveClock/counter[8]
    SLICE_X50Y100        LUT4 (Prop_lut4_I0_O)        0.124     3.197 f  Player1/moveClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.494     3.691    Player1/moveClock/counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.815 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     3.997    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.121 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.953     5.074    Player1/moveClock/CLK
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.499   101.502    Player1/moveClock/CLKGame
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[5]/C
                         clock pessimism              0.119   101.621    
                         clock uncertainty           -0.115   101.506    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429   101.077    Player1/moveClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        101.077    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                 96.003    

Slack (MET) :             96.003ns  (required time - arrival time)
  Source:                 Player1/moveClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLKGame_clockGenerator rise@100.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.828ns (23.981%)  route 2.625ns (76.019%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.619     1.621    Player1/moveClock/CLKGame
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.456     2.077 r  Player1/moveClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.996     3.073    Player1/moveClock/counter[8]
    SLICE_X50Y100        LUT4 (Prop_lut4_I0_O)        0.124     3.197 f  Player1/moveClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.494     3.691    Player1/moveClock/counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     3.815 f  Player1/moveClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     3.997    Player1/moveClock/counter[0]_i_2_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.121 r  Player1/moveClock/counter[14]_i_1/O
                         net (fo=14, routed)          0.953     5.074    Player1/moveClock/CLK
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683   101.683    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.989 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.912    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          1.499   101.502    Player1/moveClock/CLKGame
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[6]/C
                         clock pessimism              0.119   101.621    
                         clock uncertainty           -0.115   101.506    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429   101.077    Player1/moveClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        101.077    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                 96.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Player2/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.565     0.567    Player2/moveClock/CLKGame
    SLICE_X49Y99         FDRE                                         r  Player2/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Player2/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     0.825    Player2/moveClock/counter[12]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.985 r  Player2/moveClock/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.986    Player2/moveClock/counter0_carry__1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.040 r  Player2/moveClock/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.040    Player2/moveClock/data0[13]
    SLICE_X49Y100        FDRE                                         r  Player2/moveClock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.833     0.835    Player2/moveClock/CLKGame
    SLICE_X49Y100        FDRE                                         r  Player2/moveClock/counter_reg[13]/C
                         clock pessimism              0.000     0.835    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     0.940    Player2/moveClock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.564     0.566    Player1/moveClock/CLKGame
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Player1/moveClock/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     0.827    Player1/moveClock/counter[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.987 r  Player1/moveClock/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.988    Player1/moveClock/counter0_carry_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.042 r  Player1/moveClock/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.042    Player1/moveClock/data0[5]
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.832     0.834    Player1/moveClock/CLKGame
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[5]/C
                         clock pessimism              0.000     0.834    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     0.939    Player1/moveClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.564     0.566    Player1/moveClock/CLKGame
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Player1/moveClock/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     0.827    Player1/moveClock/counter[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.987 r  Player1/moveClock/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.988    Player1/moveClock/counter0_carry_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.053 r  Player1/moveClock/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.053    Player1/moveClock/data0[7]
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.832     0.834    Player1/moveClock/CLKGame
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[7]/C
                         clock pessimism              0.000     0.834    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     0.939    Player1/moveClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Player2/moveClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player2/moveClock/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.565     0.567    Player2/moveClock/CLKGame
    SLICE_X49Y99         FDRE                                         r  Player2/moveClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Player2/moveClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     0.825    Player2/moveClock/counter[12]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.985 r  Player2/moveClock/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.986    Player2/moveClock/counter0_carry__1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.076 r  Player2/moveClock/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.076    Player2/moveClock/data0[14]
    SLICE_X49Y100        FDRE                                         r  Player2/moveClock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.833     0.835    Player2/moveClock/CLKGame
    SLICE_X49Y100        FDRE                                         r  Player2/moveClock/counter_reg[14]/C
                         clock pessimism              0.000     0.835    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     0.940    Player2/moveClock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.564     0.566    Player1/moveClock/CLKGame
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Player1/moveClock/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     0.827    Player1/moveClock/counter[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.987 r  Player1/moveClock/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.988    Player1/moveClock/counter0_carry_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.078 r  Player1/moveClock/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.078    Player1/moveClock/data0[6]
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.832     0.834    Player1/moveClock/CLKGame
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[6]/C
                         clock pessimism              0.000     0.834    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     0.939    Player1/moveClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.564     0.566    Player1/moveClock/CLKGame
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Player1/moveClock/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     0.827    Player1/moveClock/counter[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.987 r  Player1/moveClock/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.988    Player1/moveClock/counter0_carry_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.078 r  Player1/moveClock/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.078    Player1/moveClock/data0[8]
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.832     0.834    Player1/moveClock/CLKGame
    SLICE_X51Y100        FDRE                                         r  Player1/moveClock/counter_reg[8]/C
                         clock pessimism              0.000     0.834    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     0.939    Player1/moveClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.564     0.566    Player1/moveClock/CLKGame
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Player1/moveClock/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     0.827    Player1/moveClock/counter[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.987 r  Player1/moveClock/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.988    Player1/moveClock/counter0_carry_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.027 r  Player1/moveClock/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.027    Player1/moveClock/counter0_carry__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.081 r  Player1/moveClock/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.081    Player1/moveClock/data0[9]
    SLICE_X51Y101        FDRE                                         r  Player1/moveClock/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.832     0.834    Player1/moveClock/CLKGame
    SLICE_X51Y101        FDRE                                         r  Player1/moveClock/counter_reg[9]/C
                         clock pessimism              0.000     0.834    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     0.939    Player1/moveClock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.564     0.566    Player1/moveClock/CLKGame
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Player1/moveClock/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     0.827    Player1/moveClock/counter[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.987 r  Player1/moveClock/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.988    Player1/moveClock/counter0_carry_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.027 r  Player1/moveClock/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.027    Player1/moveClock/counter0_carry__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.092 r  Player1/moveClock/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.092    Player1/moveClock/data0[11]
    SLICE_X51Y101        FDRE                                         r  Player1/moveClock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.832     0.834    Player1/moveClock/CLKGame
    SLICE_X51Y101        FDRE                                         r  Player1/moveClock/counter_reg[11]/C
                         clock pessimism              0.000     0.834    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     0.939    Player1/moveClock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.564     0.566    Player1/moveClock/CLKGame
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Player1/moveClock/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     0.827    Player1/moveClock/counter[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.987 r  Player1/moveClock/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.988    Player1/moveClock/counter0_carry_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.027 r  Player1/moveClock/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.027    Player1/moveClock/counter0_carry__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.117 r  Player1/moveClock/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.117    Player1/moveClock/data0[10]
    SLICE_X51Y101        FDRE                                         r  Player1/moveClock/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.832     0.834    Player1/moveClock/CLKGame
    SLICE_X51Y101        FDRE                                         r  Player1/moveClock/counter_reg[10]/C
                         clock pessimism              0.000     0.834    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     0.939    Player1/moveClock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Player1/moveClock/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Player1/moveClock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLKGame_clockGenerator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLKGame_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKGame_clockGenerator rise@0.000ns - CLKGame_clockGenerator rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.564     0.566    Player1/moveClock/CLKGame
    SLICE_X51Y99         FDRE                                         r  Player1/moveClock/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Player1/moveClock/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     0.827    Player1/moveClock/counter[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.987 r  Player1/moveClock/counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.988    Player1/moveClock/counter0_carry_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.027 r  Player1/moveClock/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.027    Player1/moveClock/counter0_carry__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.117 r  Player1/moveClock/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.117    Player1/moveClock/data0[12]
    SLICE_X51Y101        FDRE                                         r  Player1/moveClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKGame_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKGame_clockGenerator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout2_buf/O
                         net (fo=61, routed)          0.832     0.834    Player1/moveClock/CLKGame
    SLICE_X51Y101        FDRE                                         r  Player1/moveClock/counter_reg[12]/C
                         clock pessimism              0.000     0.834    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     0.939    Player1/moveClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKGame_clockGenerator
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    clkgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y98     Player2/moveClock/CLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y98     Player2/moveClock/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y99     Player2/moveClock/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y99     Player2/moveClock/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y99     Player2/moveClock/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y100    Player2/moveClock/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     sqBall/moveClock/CLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y100    Player2/moveClock/counter_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y100    Player2/moveClock/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y96     sqBall/moveClock/CLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y100    Player2/moveClock/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y96     sqBall/moveClock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y97     sqBall/moveClock/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y97     sqBall/moveClock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y97     sqBall/moveClock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y97     sqBall/moveClock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y97     sqBall/moveClock/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y97     sqBall/moveClock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y98     Player2/moveClock/CLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y98     Player2/moveClock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y99     Player2/moveClock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y99     Player2/moveClock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y99     Player2/moveClock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y100    Player2/moveClock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y100    Player2/moveClock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y96     sqBall/moveClock/CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y96     sqBall/moveClock/CLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y100    Player2/moveClock/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKPixel_clockGenerator
  To Clock:  CLKPixel_clockGenerator

Setup :            0  Failing Endpoints,  Worst Slack       34.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.639ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.828ns (19.027%)  route 3.524ns (80.973%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.328 - 39.722 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.712     1.714    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=26, routed)          1.564     3.734    VSync/HS/HCounter_reg__0[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.124     3.858 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.652     4.509    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.426     5.060    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.882     6.066    VSync/VCounter
    SLICE_X2Y94          FDRE                                         r  VSync/VCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602    41.328    VSync/CLK
    SLICE_X2Y94          FDRE                                         r  VSync/VCounter_reg[3]/C
                         clock pessimism             -0.001    41.327    
                         clock uncertainty           -0.098    41.228    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.524    40.704    VSync/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                 34.639    

Slack (MET) :             34.639ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.828ns (19.027%)  route 3.524ns (80.973%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.328 - 39.722 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.712     1.714    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=26, routed)          1.564     3.734    VSync/HS/HCounter_reg__0[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.124     3.858 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.652     4.509    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.426     5.060    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.882     6.066    VSync/VCounter
    SLICE_X2Y94          FDRE                                         r  VSync/VCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602    41.328    VSync/CLK
    SLICE_X2Y94          FDRE                                         r  VSync/VCounter_reg[4]/C
                         clock pessimism             -0.001    41.327    
                         clock uncertainty           -0.098    41.228    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.524    40.704    VSync/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                 34.639    

Slack (MET) :             34.639ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.828ns (19.027%)  route 3.524ns (80.973%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.328 - 39.722 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.712     1.714    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=26, routed)          1.564     3.734    VSync/HS/HCounter_reg__0[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.124     3.858 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.652     4.509    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.426     5.060    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.882     6.066    VSync/VCounter
    SLICE_X2Y94          FDRE                                         r  VSync/VCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602    41.328    VSync/CLK
    SLICE_X2Y94          FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism             -0.001    41.327    
                         clock uncertainty           -0.098    41.228    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.524    40.704    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                 34.639    

Slack (MET) :             34.639ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.828ns (19.027%)  route 3.524ns (80.973%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.328 - 39.722 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.712     1.714    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=26, routed)          1.564     3.734    VSync/HS/HCounter_reg__0[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.124     3.858 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.652     4.509    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.426     5.060    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.882     6.066    VSync/VCounter
    SLICE_X2Y94          FDRE                                         r  VSync/VCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602    41.328    VSync/CLK
    SLICE_X2Y94          FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism             -0.001    41.327    
                         clock uncertainty           -0.098    41.228    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.524    40.704    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                 34.639    

Slack (MET) :             34.731ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.828ns (19.438%)  route 3.432ns (80.562%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.328 - 39.722 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.712     1.714    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=26, routed)          1.564     3.734    VSync/HS/HCounter_reg__0[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.124     3.858 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.652     4.509    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.426     5.060    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.790     5.974    VSync/VCounter
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602    41.328    VSync/CLK
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[2]/C
                         clock pessimism             -0.001    41.327    
                         clock uncertainty           -0.098    41.228    
    SLICE_X2Y95          FDRE (Setup_fdre_C_R)       -0.524    40.704    VSync/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 34.731    

Slack (MET) :             34.731ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.828ns (19.438%)  route 3.432ns (80.562%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.328 - 39.722 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.712     1.714    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=26, routed)          1.564     3.734    VSync/HS/HCounter_reg__0[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.124     3.858 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.652     4.509    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.426     5.060    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.790     5.974    VSync/VCounter
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602    41.328    VSync/CLK
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[7]/C
                         clock pessimism             -0.001    41.327    
                         clock uncertainty           -0.098    41.228    
    SLICE_X2Y95          FDRE (Setup_fdre_C_R)       -0.524    40.704    VSync/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 34.731    

Slack (MET) :             34.731ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.828ns (19.438%)  route 3.432ns (80.562%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.328 - 39.722 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.712     1.714    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=26, routed)          1.564     3.734    VSync/HS/HCounter_reg__0[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.124     3.858 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.652     4.509    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.426     5.060    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.790     5.974    VSync/VCounter
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602    41.328    VSync/CLK
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[8]/C
                         clock pessimism             -0.001    41.327    
                         clock uncertainty           -0.098    41.228    
    SLICE_X2Y95          FDRE (Setup_fdre_C_R)       -0.524    40.704    VSync/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 34.731    

Slack (MET) :             34.731ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.828ns (19.438%)  route 3.432ns (80.562%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 41.328 - 39.722 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.712     1.714    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=26, routed)          1.564     3.734    VSync/HS/HCounter_reg__0[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.124     3.858 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.652     4.509    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.426     5.060    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.790     5.974    VSync/VCounter
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602    41.328    VSync/CLK
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism             -0.001    41.327    
                         clock uncertainty           -0.098    41.228    
    SLICE_X2Y95          FDRE (Setup_fdre_C_R)       -0.524    40.704    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 34.731    

Slack (MET) :             34.900ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.828ns (19.794%)  route 3.355ns (80.206%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.326 - 39.722 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.712     1.714    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=26, routed)          1.564     3.734    VSync/HS/HCounter_reg__0[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.124     3.858 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.652     4.509    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.426     5.060    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.713     5.897    VSync/VCounter
    SLICE_X4Y95          FDRE                                         r  VSync/VCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.600    41.326    VSync/CLK
    SLICE_X4Y95          FDRE                                         r  VSync/VCounter_reg[0]/C
                         clock pessimism             -0.001    41.325    
                         clock uncertainty           -0.098    41.226    
    SLICE_X4Y95          FDRE (Setup_fdre_C_R)       -0.429    40.797    VSync/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         40.797    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 34.900    

Slack (MET) :             34.900ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (CLKPixel_clockGenerator rise@39.722ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.828ns (19.794%)  route 3.355ns (80.206%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.326 - 39.722 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.809     1.809    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.712     1.714    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     2.170 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=26, routed)          1.564     3.734    VSync/HS/HCounter_reg__0[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I2_O)        0.124     3.858 f  VSync/HS/VGA_HS_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.652     4.509    VSync/HS/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124     4.633 r  VSync/HS/VCounter[9]_i_4/O
                         net (fo=1, routed)           0.426     5.060    VSync/HS/VCounter[9]_i_4_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  VSync/HS/VCounter[9]_i_1/O
                         net (fo=10, routed)          0.713     5.897    VSync/VCounter
    SLICE_X4Y95          FDRE                                         r  VSync/VCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.683    41.405    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.711 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.634    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    39.725 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          1.600    41.326    VSync/CLK
    SLICE_X4Y95          FDRE                                         r  VSync/VCounter_reg[1]/C
                         clock pessimism             -0.001    41.325    
                         clock uncertainty           -0.098    41.226    
    SLICE_X4Y95          FDRE (Setup_fdre_C_R)       -0.429    40.797    VSync/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         40.797    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 34.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.187ns (52.036%)  route 0.172ns (47.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.601     0.603    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     0.744 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=26, routed)          0.172     0.916    VSync/HS/HCounter_reg__0[6]
    SLICE_X1Y100         LUT5 (Prop_lut5_I2_O)        0.046     0.962 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.962    VSync/HS/p_0_in[9]
    SLICE_X1Y100         FDRE                                         r  VSync/HS/HCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.873     0.875    VSync/HS/CLK
    SLICE_X1Y100         FDRE                                         r  VSync/HS/HCounter_reg[9]/C
                         clock pessimism             -0.260     0.616    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.107     0.723    VSync/HS/HCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.505%)  route 0.118ns (32.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.602     0.604    VSync/CLK
    SLICE_X2Y94          FDRE                                         r  VSync/VCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.148     0.752 r  VSync/VCounter_reg[4]/Q
                         net (fo=26, routed)          0.118     0.870    VSync/VCounter_reg__0[4]
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.098     0.968 r  VSync/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.968    VSync/p_0_in__0[5]
    SLICE_X2Y94          FDRE                                         r  VSync/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.875     0.877    VSync/CLK
    SLICE_X2Y94          FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism             -0.273     0.604    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.121     0.725    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.902%)  route 0.172ns (48.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.601     0.603    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     0.744 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=26, routed)          0.172     0.916    VSync/HS/HCounter_reg__0[6]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.045     0.961 r  VSync/HS/HCounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.961    VSync/HS/p_0_in[8]
    SLICE_X1Y100         FDRE                                         r  VSync/HS/HCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.873     0.875    VSync/HS/CLK
    SLICE_X1Y100         FDRE                                         r  VSync/HS/HCounter_reg[8]/C
                         clock pessimism             -0.260     0.616    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091     0.707    VSync/HS/HCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.272%)  route 0.170ns (47.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603     0.605    VSync/HS/CLK
    SLICE_X0Y98          FDRE                                         r  VSync/HS/HCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.746 r  VSync/HS/HCounter_reg[5]/Q
                         net (fo=26, routed)          0.170     0.915    VSync/HS/HCounter_reg__0[5]
    SLICE_X0Y98          LUT6 (Prop_lut6_I5_O)        0.045     0.960 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.960    VSync/HS/p_0_in[5]
    SLICE_X0Y98          FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876     0.878    VSync/HS/CLK
    SLICE_X0Y98          FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism             -0.273     0.605    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.092     0.697    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.226ns (34.773%)  route 0.424ns (65.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.601     0.603    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.128     0.731 r  VSync/HS/HCounter_reg[1]/Q
                         net (fo=28, routed)          0.424     1.155    VSync/HS/HCounter_reg__0[1]
    SLICE_X0Y98          LUT4 (Prop_lut4_I1_O)        0.098     1.253 r  VSync/HS/HCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.253    VSync/HS/p_0_in[3]
    SLICE_X0Y98          FDRE                                         r  VSync/HS/HCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876     0.878    VSync/HS/CLK
    SLICE_X0Y98          FDRE                                         r  VSync/HS/HCounter_reg[3]/C
                         clock pessimism              0.000     0.878    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.107     0.985    VSync/HS/HCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.227ns (34.873%)  route 0.424ns (65.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.601     0.603    VSync/HS/CLK
    SLICE_X0Y100         FDRE                                         r  VSync/HS/HCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.128     0.731 r  VSync/HS/HCounter_reg[1]/Q
                         net (fo=28, routed)          0.424     1.155    VSync/HS/HCounter_reg__0[1]
    SLICE_X0Y98          LUT3 (Prop_lut3_I1_O)        0.099     1.254 r  VSync/HS/HCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.254    VSync/HS/p_0_in[2]
    SLICE_X0Y98          FDRE                                         r  VSync/HS/HCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876     0.878    VSync/HS/CLK
    SLICE_X0Y98          FDRE                                         r  VSync/HS/HCounter_reg[2]/C
                         clock pessimism              0.000     0.878    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.091     0.969    VSync/HS/HCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.545%)  route 0.211ns (50.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.602     0.604    VSync/CLK
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     0.768 r  VSync/VCounter_reg[8]/Q
                         net (fo=24, routed)          0.211     0.978    VSync/VCounter_reg__0[8]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.043     1.021 r  VSync/VCounter[9]_i_3/O
                         net (fo=1, routed)           0.000     1.021    VSync/p_0_in__0[9]
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.875     0.877    VSync/CLK
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism             -0.273     0.604    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.131     0.735    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/HS/HCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.183ns (46.149%)  route 0.214ns (53.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.601     0.603    VSync/HS/CLK
    SLICE_X5Y96          FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  VSync/HS/HCounter_reg[4]/Q
                         net (fo=23, routed)          0.214     0.957    VSync/HS/HCounter_reg__0[4]
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.042     0.999 r  VSync/HS/HCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.999    VSync/HS/p_0_in[4]
    SLICE_X5Y96          FDRE                                         r  VSync/HS/HCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.872     0.874    VSync/HS/CLK
    SLICE_X5Y96          FDRE                                         r  VSync/HS/HCounter_reg[4]/C
                         clock pessimism             -0.271     0.603    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.105     0.708    VSync/HS/HCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.785%)  route 0.211ns (50.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.602     0.604    VSync/CLK
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     0.768 r  VSync/VCounter_reg[8]/Q
                         net (fo=24, routed)          0.211     0.978    VSync/VCounter_reg__0[8]
    SLICE_X2Y95          LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  VSync/VCounter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.023    VSync/p_0_in__0[8]
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.875     0.877    VSync/CLK
    SLICE_X2Y95          FDRE                                         r  VSync/VCounter_reg[8]/C
                         clock pessimism             -0.273     0.604    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120     0.724    VSync/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            VSync/VCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKPixel_clockGenerator  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             CLKPixel_clockGenerator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKPixel_clockGenerator rise@0.000ns - CLKPixel_clockGenerator rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.671%)  route 0.221ns (54.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.624     0.624    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.601     0.603    VSync/CLK
    SLICE_X4Y95          FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  VSync/VCounter_reg[1]/Q
                         net (fo=31, routed)          0.221     0.965    VSync/VCounter_reg__0[1]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.045     1.010 r  VSync/VCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.010    VSync/p_0_in__0[1]
    SLICE_X4Y95          FDRE                                         r  VSync/VCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKPixel_clockGenerator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.898     0.898    clkgen/inst/CLK100MHZ
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkgen/inst/CLKPixel_clockGenerator
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkgen/inst/clkout1_buf/O
                         net (fo=20, routed)          0.872     0.874    VSync/CLK
    SLICE_X4Y95          FDRE                                         r  VSync/VCounter_reg[1]/C
                         clock pessimism             -0.271     0.603    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.091     0.694    VSync/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKPixel_clockGenerator
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y4    clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X4Y95      VSync/VCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X4Y95      VSync/VCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X2Y95      VSync/VCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X2Y94      VSync/VCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X2Y94      VSync/VCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X2Y94      VSync/VCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X2Y94      VSync/VCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X2Y95      VSync/VCounter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y95      VSync/VCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y94      VSync/VCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y94      VSync/VCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y94      VSync/VCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y94      VSync/VCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y95      VSync/VCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y95      VSync/VCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y95      VSync/VCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y95      VSync/VCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y95      VSync/VCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y95      VSync/VCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X4Y95      VSync/VCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y95      VSync/VCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y94      VSync/VCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y94      VSync/VCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y94      VSync/VCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y94      VSync/VCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y95      VSync/VCounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y95      VSync/VCounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y95      VSync/VCounter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockGenerator
  To Clock:  clkfbout_clockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockGenerator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



