# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b.vhd" \
"../../../../Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd" \

# Do not sort compile order
nosort
