[2020-10-27 20:37:53,011][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-27 20:37:53,011][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-27 20:37:53,097][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-27 20:37:53,141][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-27 20:37:53,141][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-27 20:37:53,141][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-27 20:37:53,141][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-27 20:37:53,141][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-27 20:37:53,141][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-27 20:37:53,141][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-27 20:37:53,142][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-27 20:37:53,142][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-27 20:37:53,142][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source']
[2020-10-27 20:37:53,142][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output
[2020-10-27 20:37:53,142][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output
[2020-10-27 20:37:53,143][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-27 20:37:53,143][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-27 20:37:53,144][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,144][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-27 20:37:53,144][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_rxs_ss_bram
[2020-10-27 20:37:53,144][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-27 20:37:53,144][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe2_txs_ss_bram
[2020-10-27 20:37:53,144][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot1_ss_bram
[2020-10-27 20:37:53,144][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-27 20:37:53,144][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe2_rxs_ss_bram
[2020-10-27 20:37:53,144][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe2
[2020-10-27 20:37:53,144][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-27 20:37:53,144][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_txs_ss_bram
[2020-10-27 20:37:53,144][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-27 20:37:53,144][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1
[2020-10-27 20:37:53,145][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-27 20:37:53,145][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-27 20:37:53,145][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-27 20:37:53,145][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml
[2020-10-27 20:37:53,145][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,145][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,145][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,145][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,145][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,145][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml"
[2020-10-27 20:37:53,145][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,145][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 20:37:53,145][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,145][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,146][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,146][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,146][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,146][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,146][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,146][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,146][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,146][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 20:37:53,146][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,146][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,146][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,147][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,147][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,147][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,147][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,147][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,147][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,147][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 20:37:53,147][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,147][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,147][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,147][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,148][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_rxs_ss_bram_memory_map_output.xml
[2020-10-27 20:37:53,149][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_pkg.vhd
[2020-10-27 20:37:53,149][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram.vhd
[2020-10-27 20:37:53,150][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_muxdemux.vhd
[2020-10-27 20:37:53,150][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe1_rxs_ss_bram_dp_ram.vhd
[2020-10-27 20:37:53,150][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 20:37:53,150][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,150][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,150][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-27 20:37:53,151][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,151][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,151][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,151][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,151][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,151][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-27 20:37:53,151][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,151][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 20:37:53,151][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,151][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,151][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,151][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,152][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,152][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,152][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,152][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,152][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,152][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 20:37:53,152][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,152][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,152][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,152][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,152][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,152][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,152][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,153][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,153][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,153][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 20:37:53,153][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,153][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,153][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,153][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,153][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-27 20:37:53,154][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-27 20:37:53,154][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-27 20:37:53,154][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-27 20:37:53,155][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-27 20:37:53,155][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 20:37:53,155][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,155][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,155][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe2_txs_ss_bram_memory_map.xml
[2020-10-27 20:37:53,155][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,155][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,156][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,156][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,156][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,156][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe2_txs_ss_bram_memory_map.xml"
[2020-10-27 20:37:53,156][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,156][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 20:37:53,156][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,156][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,156][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,156][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,156][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,156][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,156][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,156][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,156][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,157][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 20:37:53,157][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,157][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,157][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,157][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,157][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,157][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,157][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,157][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,157][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,157][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 20:37:53,157][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,157][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,157][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,157][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,158][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe2_txs_ss_bram_memory_map_output.xml
[2020-10-27 20:37:53,158][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_txs_ss_bram_pkg.vhd
[2020-10-27 20:37:53,159][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_txs_ss_bram.vhd
[2020-10-27 20:37:53,159][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_txs_ss_bram_muxdemux.vhd
[2020-10-27 20:37:53,159][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe2_txs_ss_bram_dp_ram.vhd
[2020-10-27 20:37:53,159][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 20:37:53,159][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,160][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,160][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot1_ss_bram_memory_map.xml
[2020-10-27 20:37:53,160][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,160][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,160][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,160][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,160][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,160][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot1_ss_bram_memory_map.xml"
[2020-10-27 20:37:53,160][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,160][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 20:37:53,161][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,161][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,161][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,161][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,161][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,161][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,161][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,161][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,161][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,161][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 20:37:53,161][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,161][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,162][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,162][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,162][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,162][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,162][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,162][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,162][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,162][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 20:37:53,162][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,162][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,162][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,162][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,162][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/tx_snapshot1_ss_bram_memory_map_output.xml
[2020-10-27 20:37:53,163][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot1_ss_bram_pkg.vhd
[2020-10-27 20:37:53,164][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot1_ss_bram.vhd
[2020-10-27 20:37:53,164][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot1_ss_bram_muxdemux.vhd
[2020-10-27 20:37:53,164][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_tx_snapshot1_ss_bram_dp_ram.vhd
[2020-10-27 20:37:53,164][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 20:37:53,164][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,164][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,164][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-27 20:37:53,165][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,165][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,165][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,165][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,165][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,165][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-27 20:37:53,166][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,166][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 65
[2020-10-27 20:37:53,167][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,167][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,167][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,167][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,167][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,167][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,168][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,173][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,173][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,174][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 64
[2020-10-27 20:37:53,174][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 ...
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]]
[2020-10-27 20:37:53,174][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       ...,
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0]])}
[2020-10-27 20:37:53,174][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,174][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,196][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,196][slave.py:108][dec_route_add][DEBUG][MainThread]: 64
[2020-10-27 20:37:53,196][slave.py:109][dec_route_add][DEBUG][MainThread]: 32
[2020-10-27 20:37:53,196][slave.py:110][dec_route_add][DEBUG][MainThread]: 32
[2020-10-27 20:37:53,196][slave.py:111][dec_route_add][DEBUG][MainThread]: 64
[2020-10-27 20:37:53,200][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,203][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,203][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,203][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,203][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 20:37:53,203][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-27 20:37:53,203][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,203][slave.py:108][dec_route_add][DEBUG][MainThread]: 32
[2020-10-27 20:37:53,203][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,203][slave.py:110][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,203][slave.py:111][dec_route_add][DEBUG][MainThread]: 32
[2020-10-27 20:37:53,203][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 20:37:53,204][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-27 20:37:53,204][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,204][slave.py:108][dec_route_add][DEBUG][MainThread]: 32
[2020-10-27 20:37:53,204][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,204][slave.py:110][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,204][slave.py:111][dec_route_add][DEBUG][MainThread]: 32
[2020-10-27 20:37:53,207][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,210][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,210][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,210][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,210][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 20:37:53,210][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-27 20:37:53,211][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 20:37:53,211][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-27 20:37:53,211][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,211][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-27 20:37:53,211][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,211][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,211][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,211][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,211][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,211][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,211][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-27 20:37:53,211][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,211][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,211][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,211][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,211][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,211][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,211][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0
[2020-10-27 20:37:53,211][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,211][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,211][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,211][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,211][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,211][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,211][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1
[2020-10-27 20:37:53,211][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,211][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,211][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,211][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,211][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,215][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,218][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,218][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,218][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,218][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 20:37:53,218][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-27 20:37:53,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 20:37:53,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-27 20:37:53,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-27 20:37:53,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-27 20:37:53,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0
[2020-10-27 20:37:53,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1
[2020-10-27 20:37:53,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-27 20:37:53,219][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,219][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,219][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,219][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,219][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-27 20:37:53,219][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,219][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,219][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,219][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,219][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-27 20:37:53,219][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,219][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,219][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,219][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,219][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-27 20:37:53,220][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,220][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,220][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,220][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,220][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0
[2020-10-27 20:37:53,220][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,220][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,220][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,220][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,220][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1
[2020-10-27 20:37:53,220][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,220][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,220][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,220][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,220][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0
[2020-10-27 20:37:53,220][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,220][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,220][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,220][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,220][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1
[2020-10-27 20:37:53,220][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,220][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,221][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,221][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,221][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,224][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_5v0': [], '-1v0_7v1_6v1_5v1': [], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,227][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_5v0': [], '-1v0_7v1_6v1_5v1': [], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0
[2020-10-27 20:37:53,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1
[2020-10-27 20:37:53,229][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,229][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-27 20:37:53,229][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,229][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,229][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,229][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,229][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,229][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,229][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-27 20:37:53,229][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,229][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,229][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,229][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,229][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,229][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,229][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-27 20:37:53,229][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,229][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,229][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,229][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,229][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,229][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,229][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-27 20:37:53,229][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,229][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,229][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,229][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,229][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,229][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,229][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-27 20:37:53,229][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,229][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,230][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,230][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,230][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-27 20:37:53,230][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,230][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,230][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,230][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,230][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-27 20:37:53,230][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,230][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,230][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,230][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,230][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-27 20:37:53,230][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,230][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,230][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,230][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,230][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0
[2020-10-27 20:37:53,230][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,230][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,230][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,230][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,230][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1
[2020-10-27 20:37:53,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0
[2020-10-27 20:37:53,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1
[2020-10-27 20:37:53,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v0
[2020-10-27 20:37:53,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v1
[2020-10-27 20:37:53,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,232][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,232][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,232][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,232][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v0
[2020-10-27 20:37:53,232][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,232][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,232][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,232][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,232][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,232][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,232][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v1
[2020-10-27 20:37:53,232][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,232][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,232][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,232][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,232][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,235][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_5v0': [], '-1v0_7v1_6v1_5v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_6v0_5v0_4v0': [], '-1v0_7v1_6v0_5v0_4v1': [], '-1v0_7v1_6v0_5v1_4v0': [], '-1v0_7v1_6v0_5v1_4v1': [], '-1v0_7v1_6v1_5v0_4v0': [], '-1v0_7v1_6v1_5v0_4v1': [], '-1v0_7v1_6v1_5v1_4v0': [], '-1v0_7v1_6v1_5v1_4v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,239][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_5v0': [], '-1v0_7v1_6v1_5v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_6v0_5v0_4v0': [], '-1v0_7v1_6v0_5v0_4v1': [], '-1v0_7v1_6v0_5v1_4v0': [], '-1v0_7v1_6v0_5v1_4v1': [], '-1v0_7v1_6v1_5v0_4v0': [], '-1v0_7v1_6v1_5v0_4v1': [], '-1v0_7v1_6v1_5v1_4v0': [], '-1v0_7v1_6v1_5v1_4v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 20:37:53,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-27 20:37:53,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 20:37:53,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-27 20:37:53,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-27 20:37:53,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-27 20:37:53,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0
[2020-10-27 20:37:53,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1
[2020-10-27 20:37:53,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-27 20:37:53,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-27 20:37:53,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1
[2020-10-27 20:37:53,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0
[2020-10-27 20:37:53,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1
[2020-10-27 20:37:53,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v0
[2020-10-27 20:37:53,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v1
[2020-10-27 20:37:53,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v0
[2020-10-27 20:37:53,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v1
[2020-10-27 20:37:53,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-27 20:37:53,241][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,241][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,241][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,241][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,241][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-27 20:37:53,241][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,241][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,241][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,241][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,241][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-27 20:37:53,241][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,241][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,241][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,241][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,241][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-27 20:37:53,242][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,242][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,242][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,242][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,242][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-27 20:37:53,242][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,242][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,242][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,242][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,242][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-27 20:37:53,242][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,242][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,242][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,242][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,242][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-27 20:37:53,242][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,242][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,242][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,242][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,242][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-27 20:37:53,242][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,242][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,242][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,243][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,243][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-27 20:37:53,243][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,243][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,243][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,243][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,243][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-27 20:37:53,243][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,243][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,243][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,243][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,243][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-27 20:37:53,243][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,243][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,243][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,243][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,243][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-27 20:37:53,243][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,243][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,243][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,243][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,243][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-27 20:37:53,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,244][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,244][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,244][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-27 20:37:53,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,244][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,244][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,244][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-27 20:37:53,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,244][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,244][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,244][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-27 20:37:53,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,244][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,244][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,244][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v0
[2020-10-27 20:37:53,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,244][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,244][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v1
[2020-10-27 20:37:53,245][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,245][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,245][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,245][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,245][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v0
[2020-10-27 20:37:53,245][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,245][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,245][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,245][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,245][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v1
[2020-10-27 20:37:53,245][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,245][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,245][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,245][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,245][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v0
[2020-10-27 20:37:53,245][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,245][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,245][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,245][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,245][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v1
[2020-10-27 20:37:53,245][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,245][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,245][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,246][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,246][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,246][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,246][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v0
[2020-10-27 20:37:53,246][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,246][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,246][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,246][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,246][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,246][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,246][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v1
[2020-10-27 20:37:53,246][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,246][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,246][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,246][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,246][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,246][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,246][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v0_3v0
[2020-10-27 20:37:53,246][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,246][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,246][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,246][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,246][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,246][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,246][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v0_3v1
[2020-10-27 20:37:53,246][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,246][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,246][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,246][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,246][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,246][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,246][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v1_3v0
[2020-10-27 20:37:53,247][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,247][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,247][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,247][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,247][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,247][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,247][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v1_3v1
[2020-10-27 20:37:53,247][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,247][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,247][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,247][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,247][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,247][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,247][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v0_3v0
[2020-10-27 20:37:53,247][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,247][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,247][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,247][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,247][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,247][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,247][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v0_3v1
[2020-10-27 20:37:53,247][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,247][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,247][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,247][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,247][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,247][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,247][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v1_3v0
[2020-10-27 20:37:53,247][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,247][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,247][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,247][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,247][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v1_3v1
[2020-10-27 20:37:53,248][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,248][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,248][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,248][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,248][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,251][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_5v0': [], '-1v0_7v1_6v1_5v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_6v0_5v0_4v0': [], '-1v0_7v1_6v0_5v0_4v1': [], '-1v0_7v1_6v0_5v1_4v0': [], '-1v0_7v1_6v0_5v1_4v1': [], '-1v0_7v1_6v1_5v0_4v0': [], '-1v0_7v1_6v1_5v0_4v1': [], '-1v0_7v1_6v1_5v1_4v0': [], '-1v0_7v1_6v1_5v1_4v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v1_6v0_5v0_4v0_3v0': [], '-1v0_7v1_6v0_5v0_4v0_3v1': [], '-1v0_7v1_6v0_5v0_4v1_3v0': [], '-1v0_7v1_6v0_5v0_4v1_3v1': [], '-1v0_7v1_6v0_5v1_4v0_3v0': [], '-1v0_7v1_6v0_5v1_4v0_3v1': [], '-1v0_7v1_6v0_5v1_4v1_3v0': [], '-1v0_7v1_6v0_5v1_4v1_3v1': [], '-1v0_7v1_6v1_5v0_4v0_3v0': [], '-1v0_7v1_6v1_5v0_4v0_3v1': [], '-1v0_7v1_6v1_5v0_4v1_3v0': [], '-1v0_7v1_6v1_5v0_4v1_3v1': [], '-1v0_7v1_6v1_5v1_4v0_3v0': [], '-1v0_7v1_6v1_5v1_4v0_3v1': [], '-1v0_7v1_6v1_5v1_4v1_3v0': [], '-1v0_7v1_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,255][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_5v0': [], '-1v0_7v1_6v1_5v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_6v0_5v0_4v0': [], '-1v0_7v1_6v0_5v0_4v1': [], '-1v0_7v1_6v0_5v1_4v0': [], '-1v0_7v1_6v0_5v1_4v1': [], '-1v0_7v1_6v1_5v0_4v0': [], '-1v0_7v1_6v1_5v0_4v1': [], '-1v0_7v1_6v1_5v1_4v0': [], '-1v0_7v1_6v1_5v1_4v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v1_6v0_5v0_4v0_3v0': [], '-1v0_7v1_6v0_5v0_4v0_3v1': [], '-1v0_7v1_6v0_5v0_4v1_3v0': [], '-1v0_7v1_6v0_5v0_4v1_3v1': [], '-1v0_7v1_6v0_5v1_4v0_3v0': [], '-1v0_7v1_6v0_5v1_4v0_3v1': [], '-1v0_7v1_6v0_5v1_4v1_3v0': [], '-1v0_7v1_6v0_5v1_4v1_3v1': [], '-1v0_7v1_6v1_5v0_4v0_3v0': [], '-1v0_7v1_6v1_5v0_4v0_3v1': [], '-1v0_7v1_6v1_5v0_4v1_3v0': [], '-1v0_7v1_6v1_5v0_4v1_3v1': [], '-1v0_7v1_6v1_5v1_4v0_3v0': [], '-1v0_7v1_6v1_5v1_4v0_3v1': [], '-1v0_7v1_6v1_5v1_4v1_3v0': [], '-1v0_7v1_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1
[2020-10-27 20:37:53,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v0
[2020-10-27 20:37:53,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v1
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v0
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v1
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-27 20:37:53,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v0
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v1
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v0
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v1
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v0
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v1
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v0
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v1
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v0_3v0
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v0_3v1
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v1_3v0
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v1_3v1
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,258][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v0_3v0
[2020-10-27 20:37:53,258][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v0_3v1
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v1_3v0
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v1_3v1
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v0
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v1
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v0
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v1
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v0
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v1
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v0
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v1
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v0
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v1
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v0
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v1
[2020-10-27 20:37:53,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v0
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v1
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v0
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v1
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v0
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v1
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v0
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v1
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v0
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v1
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v0
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v1
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v0
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v1
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v0
[2020-10-27 20:37:53,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v1
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v0
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v1
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v0
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v1
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v0_2v0
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v0_2v1
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v1_2v0
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v1_2v1
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v0_2v0
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v0_2v1
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v1_2v0
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v1_2v1
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v0_2v0
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v0_2v1
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v1_2v0
[2020-10-27 20:37:53,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v1_2v1
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v0_2v0
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v0_2v1
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v1_2v0
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v1_2v1
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v0_3v0_2v0
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v0_3v0_2v1
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v0_3v1_2v0
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v0_3v1_2v1
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v1_3v0_2v0
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v1_3v0_2v1
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v1_3v1_2v0
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v0_4v1_3v1_2v1
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v0_3v0_2v0
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v0_3v0_2v1
[2020-10-27 20:37:53,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,263][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v0_3v1_2v0
[2020-10-27 20:37:53,263][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,263][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v0_3v1_2v1
[2020-10-27 20:37:53,263][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,263][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v1_3v0_2v0
[2020-10-27 20:37:53,263][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,263][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v1_3v0_2v1
[2020-10-27 20:37:53,263][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,263][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v1_3v1_2v0
[2020-10-27 20:37:53,263][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,263][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_5v1_4v1_3v1_2v1
[2020-10-27 20:37:53,266][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_5v0': [], '-1v0_7v1_6v1_5v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_6v0_5v0_4v0': [], '-1v0_7v1_6v0_5v0_4v1': [], '-1v0_7v1_6v0_5v1_4v0': [], '-1v0_7v1_6v0_5v1_4v1': [], '-1v0_7v1_6v1_5v0_4v0': [], '-1v0_7v1_6v1_5v0_4v1': [], '-1v0_7v1_6v1_5v1_4v0': [], '-1v0_7v1_6v1_5v1_4v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v1_6v0_5v0_4v0_3v0': [], '-1v0_7v1_6v0_5v0_4v0_3v1': [], '-1v0_7v1_6v0_5v0_4v1_3v0': [], '-1v0_7v1_6v0_5v0_4v1_3v1': [], '-1v0_7v1_6v0_5v1_4v0_3v0': [], '-1v0_7v1_6v0_5v1_4v0_3v1': [], '-1v0_7v1_6v0_5v1_4v1_3v0': [], '-1v0_7v1_6v0_5v1_4v1_3v1': [], '-1v0_7v1_6v1_5v0_4v0_3v0': [], '-1v0_7v1_6v1_5v0_4v0_3v1': [], '-1v0_7v1_6v1_5v0_4v1_3v0': [], '-1v0_7v1_6v1_5v0_4v1_3v1': [], '-1v0_7v1_6v1_5v1_4v0_3v0': [], '-1v0_7v1_6v1_5v1_4v0_3v1': [], '-1v0_7v1_6v1_5v1_4v1_3v0': [], '-1v0_7v1_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,268][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,268][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,268][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,268][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,268][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,268][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,268][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	100
[2020-10-27 20:37:53,268][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,268][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,268][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,268][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	104
[2020-10-27 20:37:53,268][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,268][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,268][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,268][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	108
[2020-10-27 20:37:53,268][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,268][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,268][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,268][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	112
[2020-10-27 20:37:53,268][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,268][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,268][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,268][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	116
[2020-10-27 20:37:53,268][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,268][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,268][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,268][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-27 20:37:53,268][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,269][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,269][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,269][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	120
[2020-10-27 20:37:53,269][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,269][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,269][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,269][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	124
[2020-10-27 20:37:53,269][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,269][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,269][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,269][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	128
[2020-10-27 20:37:53,269][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,269][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,269][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,269][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	132
[2020-10-27 20:37:53,269][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,269][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,269][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,269][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	136
[2020-10-27 20:37:53,269][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,269][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,269][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,269][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	140
[2020-10-27 20:37:53,269][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,269][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,269][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,269][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	144
[2020-10-27 20:37:53,269][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,269][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,269][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,269][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	148
[2020-10-27 20:37:53,269][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,269][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,269][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,269][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	152
[2020-10-27 20:37:53,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,270][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,270][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	156
[2020-10-27 20:37:53,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,270][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,270][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-27 20:37:53,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,270][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,270][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	160
[2020-10-27 20:37:53,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,270][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,270][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	164
[2020-10-27 20:37:53,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,270][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,270][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	168
[2020-10-27 20:37:53,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,270][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,270][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	172
[2020-10-27 20:37:53,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,270][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,270][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	176
[2020-10-27 20:37:53,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,270][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,270][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	180
[2020-10-27 20:37:53,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	184
[2020-10-27 20:37:53,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	188
[2020-10-27 20:37:53,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	192
[2020-10-27 20:37:53,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	196
[2020-10-27 20:37:53,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-27 20:37:53,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	200
[2020-10-27 20:37:53,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	204
[2020-10-27 20:37:53,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	208
[2020-10-27 20:37:53,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	212
[2020-10-27 20:37:53,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	216
[2020-10-27 20:37:53,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	220
[2020-10-27 20:37:53,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	224
[2020-10-27 20:37:53,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	228
[2020-10-27 20:37:53,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	232
[2020-10-27 20:37:53,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	236
[2020-10-27 20:37:53,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-27 20:37:53,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	240
[2020-10-27 20:37:53,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	244
[2020-10-27 20:37:53,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,273][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,273][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,273][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	248
[2020-10-27 20:37:53,273][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,273][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,273][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,273][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	252
[2020-10-27 20:37:53,273][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,273][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,273][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,273][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-27 20:37:53,273][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,273][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,273][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,273][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-27 20:37:53,273][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,273][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,273][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,273][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-27 20:37:53,273][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,273][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,273][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,273][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-27 20:37:53,273][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,273][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,273][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,273][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-27 20:37:53,273][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,273][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,273][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,273][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-27 20:37:53,273][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,273][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,273][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,273][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-27 20:37:53,274][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,274][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,274][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,274][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-27 20:37:53,274][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,274][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,274][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,274][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-27 20:37:53,274][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,274][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,274][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,274][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-27 20:37:53,274][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,274][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,274][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,274][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-27 20:37:53,274][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,274][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,274][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,274][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-27 20:37:53,274][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,274][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,274][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,274][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-27 20:37:53,274][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,274][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,274][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,274][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-27 20:37:53,274][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,274][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,274][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,274][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-27 20:37:53,274][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,274][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,274][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,275][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-27 20:37:53,275][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,275][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,275][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,275][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-27 20:37:53,275][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,275][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,275][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,275][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-27 20:37:53,275][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,275][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,275][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,275][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	92
[2020-10-27 20:37:53,275][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,275][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,275][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,275][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	96
[2020-10-27 20:37:53,275][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,275][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 20:37:53,275][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,275][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,275][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-27 20:37:53,276][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 92
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 96
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 100
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 104
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 108
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 112
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 116
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 120
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 124
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 128
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 132
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 136
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 140
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 144
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 148
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 152
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 156
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 160
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 164
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 168
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 172
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 176
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 180
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 184
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 188
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 192
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 196
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 200
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 204
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 208
[2020-10-27 20:37:53,277][slave.py:476][get_size][DEBUG][MainThread]: 212
[2020-10-27 20:37:53,278][slave.py:476][get_size][DEBUG][MainThread]: 216
[2020-10-27 20:37:53,278][slave.py:476][get_size][DEBUG][MainThread]: 220
[2020-10-27 20:37:53,278][slave.py:476][get_size][DEBUG][MainThread]: 224
[2020-10-27 20:37:53,278][slave.py:476][get_size][DEBUG][MainThread]: 228
[2020-10-27 20:37:53,278][slave.py:476][get_size][DEBUG][MainThread]: 232
[2020-10-27 20:37:53,278][slave.py:476][get_size][DEBUG][MainThread]: 236
[2020-10-27 20:37:53,278][slave.py:476][get_size][DEBUG][MainThread]: 240
[2020-10-27 20:37:53,278][slave.py:476][get_size][DEBUG][MainThread]: 244
[2020-10-27 20:37:53,278][slave.py:476][get_size][DEBUG][MainThread]: 248
[2020-10-27 20:37:53,278][slave.py:476][get_size][DEBUG][MainThread]: 252
[2020-10-27 20:37:53,280][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-27 20:37:53,286][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-27 20:37:53,286][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-27 20:37:53,287][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-27 20:37:53,287][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,287][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,287][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe2_rxs_ss_bram_memory_map.xml
[2020-10-27 20:37:53,287][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,287][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,287][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,287][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,287][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,287][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe2_rxs_ss_bram_memory_map.xml"
[2020-10-27 20:37:53,287][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,288][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 20:37:53,288][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,288][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,288][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,288][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,288][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,288][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,288][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,288][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,288][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,288][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 20:37:53,288][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,288][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,289][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,289][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,289][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,289][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,289][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,289][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,289][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,289][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 20:37:53,289][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,289][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,289][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,289][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,289][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe2_rxs_ss_bram_memory_map_output.xml
[2020-10-27 20:37:53,290][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_rxs_ss_bram_pkg.vhd
[2020-10-27 20:37:53,290][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_rxs_ss_bram.vhd
[2020-10-27 20:37:53,291][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_rxs_ss_bram_muxdemux.vhd
[2020-10-27 20:37:53,291][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe2_rxs_ss_bram_dp_ram.vhd
[2020-10-27 20:37:53,291][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 20:37:53,291][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,291][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,291][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe2_memory_map.xml
[2020-10-27 20:37:53,291][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,291][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,291][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,292][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,292][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,292][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe2_memory_map.xml"
[2020-10-27 20:37:53,292][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,292][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 20:37:53,292][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,292][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,292][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,292][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,292][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,292][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,292][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,292][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,292][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,293][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 20:37:53,293][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,293][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,293][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,293][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,293][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,293][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,293][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,293][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,293][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,293][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 20:37:53,293][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,293][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,293][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,294][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,294][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe2_memory_map_output.xml
[2020-10-27 20:37:53,294][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_pkg.vhd
[2020-10-27 20:37:53,294][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2.vhd
[2020-10-27 20:37:53,295][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_muxdemux.vhd
[2020-10-27 20:37:53,295][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,295][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,295][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-27 20:37:53,295][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,295][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,295][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,295][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,295][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,295][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-27 20:37:53,296][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,296][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 20:37:53,296][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,296][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,296][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,296][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,296][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,296][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,296][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,296][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,296][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,296][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 20:37:53,296][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,296][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,296][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,297][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,297][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,297][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,297][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,297][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,297][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,297][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 20:37:53,297][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,297][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,297][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,297][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,297][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-27 20:37:53,298][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-27 20:37:53,298][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-27 20:37:53,299][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-27 20:37:53,299][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-27 20:37:53,299][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 20:37:53,299][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,299][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,299][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml
[2020-10-27 20:37:53,299][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,299][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,300][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,300][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,300][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,300][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml"
[2020-10-27 20:37:53,300][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,300][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 20:37:53,300][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,300][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,300][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,300][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,300][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,300][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,300][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,300][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,300][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,301][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 20:37:53,301][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,301][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,301][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,301][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,301][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,301][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,301][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,301][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,301][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,301][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 20:37:53,301][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,301][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,301][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,302][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,302][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_txs_ss_bram_memory_map_output.xml
[2020-10-27 20:37:53,302][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_pkg.vhd
[2020-10-27 20:37:53,303][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram.vhd
[2020-10-27 20:37:53,303][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_muxdemux.vhd
[2020-10-27 20:37:53,303][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe1_txs_ss_bram_dp_ram.vhd
[2020-10-27 20:37:53,303][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 20:37:53,304][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,304][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,304][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-27 20:37:53,304][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,304][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,304][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,304][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,304][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,304][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-27 20:37:53,304][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,304][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 20:37:53,304][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,304][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,305][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,305][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,305][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,305][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,305][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,305][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,305][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,305][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 20:37:53,305][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,305][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,305][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,305][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,305][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,306][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,306][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,306][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,306][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,306][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 20:37:53,306][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,306][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,306][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,306][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,306][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-27 20:37:53,307][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-27 20:37:53,307][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-27 20:37:53,307][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-27 20:37:53,308][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-27 20:37:53,308][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 20:37:53,308][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,308][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,308][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_memory_map.xml
[2020-10-27 20:37:53,308][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,308][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,308][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,308][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,308][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,309][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_memory_map.xml"
[2020-10-27 20:37:53,309][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,309][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 20:37:53,309][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,309][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,309][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,309][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,309][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,309][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,309][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,309][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,309][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,309][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 20:37:53,310][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,310][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,310][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,310][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,310][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,310][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,310][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,310][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,310][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,310][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 20:37:53,310][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,310][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,310][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,310][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,311][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_memory_map_output.xml
[2020-10-27 20:37:53,311][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_pkg.vhd
[2020-10-27 20:37:53,311][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1.vhd
[2020-10-27 20:37:53,312][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_muxdemux.vhd
[2020-10-27 20:37:53,312][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,312][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,312][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-27 20:37:53,312][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,312][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,312][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,312][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,312][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,312][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-27 20:37:53,312][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,312][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 20:37:53,313][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,313][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,313][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,313][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,313][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,313][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,313][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,313][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,313][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,313][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 20:37:53,313][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,313][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,313][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,313][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,314][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,314][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,314][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,314][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,314][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,314][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 20:37:53,314][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,314][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,314][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,314][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,314][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-27 20:37:53,315][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-27 20:37:53,315][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-27 20:37:53,315][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-27 20:37:53,315][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,315][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,316][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-27 20:37:53,316][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 20:37:53,316][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 20:37:53,316][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 20:37:53,316][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 20:37:53,316][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,316][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-27 20:37:53,316][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 20:37:53,316][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-27 20:37:53,316][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 20:37:53,316][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 20:37:53,316][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 20:37:53,317][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 20:37:53,317][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 20:37:53,317][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 20:37:53,317][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 20:37:53,317][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 20:37:53,317][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 20:37:53,317][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-27 20:37:53,317][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,318][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,318][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,318][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,318][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,318][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-27 20:37:53,318][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-27 20:37:53,318][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,318][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-27 20:37:53,318][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,319][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,319][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,319][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,319][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,319][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-27 20:37:53,319][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,319][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-27 20:37:53,319][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,319][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,319][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-27 20:37:53,319][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,319][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-27 20:37:53,319][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,319][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,319][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,319][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,319][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,320][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,320][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,320][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,320][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,320][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,320][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-27 20:37:53,320][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,320][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-27 20:37:53,320][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,320][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-27 20:37:53,320][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,320][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,320][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,320][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,320][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,320][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,320][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-27 20:37:53,320][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,321][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-27 20:37:53,321][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,321][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-27 20:37:53,321][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,321][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,321][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 20:37:53,321][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,321][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,321][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-27 20:37:53,321][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 20:37:53,321][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-27 20:37:53,321][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,322][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-27 20:37:53,322][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 20:37:53,322][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-27 20:37:53,322][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,322][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-27 20:37:53,322][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,322][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-27 20:37:53,322][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,322][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-27 20:37:53,322][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 20:37:53,322][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-27 20:37:53,322][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,322][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,322][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,322][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,322][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,323][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-27 20:37:53,323][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,323][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-27 20:37:53,323][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,323][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-27 20:37:53,323][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,323][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-27 20:37:53,323][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,323][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-27 20:37:53,323][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,323][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-27 20:37:53,323][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,323][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-27 20:37:53,323][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,323][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-27 20:37:53,323][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,323][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-27 20:37:53,323][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 20:37:53,323][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 20:37:53,323][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 20:37:53,323][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 20:37:53,323][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,323][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-27 20:37:53,323][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-27 20:37:53,323][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-27 20:37:53,324][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-27 20:37:53,325][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-27 20:37:53,325][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-27 20:37:53,325][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-27 20:37:53,325][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,325][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,325][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-27 20:37:53,326][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,326][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-27 20:37:53,326][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-27 20:37:53,326][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output
[2020-10-27 20:37:53,329][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-27 20:37:53,329][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-27 20:37:53,329][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-27 20:37:53,329][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-27 20:37:53,329][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-27 20:37:53,329][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-27 20:37:53,329][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-27 20:37:53,329][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-27 20:37:53,329][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1.gbe1
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe2
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe2.gbe2
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe2_rxs_ss_bram
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe2_txs_ss_bram
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip1
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port1
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-27 20:37:53,330][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup1
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt1
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxbadctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxeofctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxofctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxs_ss_status
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxvldctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_txctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_txfullctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_txofctr
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_txs_ss_status
[2020-10-27 20:37:53,331][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_txvldctr
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim1_enable1
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim1_payload_len1
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim1_period1
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_ip
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_port
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot1_ss_ctrl
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot1_ss_status
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot1_ss_bram
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot1_ss_bram.tx_snapshot1_ss_bram
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-27 20:37:53,332][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-27 20:37:53,332][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-27 20:37:53,332][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-27 20:37:53,332][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 13
[2020-10-27 20:37:53,333][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 20:37:53,334][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 20:37:53,334][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-27 20:37:53,334][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,334][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,334][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 13
[2020-10-27 20:37:53,334][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 10
[2020-10-27 20:37:53,334][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 3
[2020-10-27 20:37:53,334][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 13
[2020-10-27 20:37:53,335][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,336][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,336][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-27 20:37:53,336][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,336][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 20:37:53,336][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0
[2020-10-27 20:37:53,336][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,336][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 10
[2020-10-27 20:37:53,336][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,336][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 6
[2020-10-27 20:37:53,336][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 10
[2020-10-27 20:37:53,336][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 20:37:53,336][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1
[2020-10-27 20:37:53,336][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,336][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2020-10-27 20:37:53,336][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,336][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,336][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2020-10-27 20:37:53,337][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,338][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,338][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-27 20:37:53,338][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,338][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 20:37:53,338][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0
[2020-10-27 20:37:53,338][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 20:37:53,338][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1
[2020-10-27 20:37:53,338][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 20:37:53,338][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0
[2020-10-27 20:37:53,338][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,338][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,338][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,338][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,338][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,338][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 20:37:53,338][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1
[2020-10-27 20:37:53,338][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,338][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 6
[2020-10-27 20:37:53,338][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,338][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,338][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 6
[2020-10-27 20:37:53,339][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 20:37:53,339][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v0
[2020-10-27 20:37:53,339][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 20:37:53,339][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v1
[2020-10-27 20:37:53,339][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v1_16v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,339][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,339][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,339][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,339][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,340][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1': [], '-1v0_20v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,340][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1': [], '-1v0_20v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,340][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-27 20:37:53,340][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,340][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 20:37:53,340][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0
[2020-10-27 20:37:53,340][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 20:37:53,340][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1
[2020-10-27 20:37:53,341][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 20:37:53,341][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0
[2020-10-27 20:37:53,341][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 20:37:53,341][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1
[2020-10-27 20:37:53,341][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 20:37:53,341][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v0
[2020-10-27 20:37:53,341][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 20:37:53,341][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v1
[2020-10-27 20:37:53,341][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 20:37:53,341][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0
[2020-10-27 20:37:53,341][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,341][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,341][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,341][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,341][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,341][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 20:37:53,341][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1
[2020-10-27 20:37:53,341][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,341][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,341][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,341][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,341][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,341][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 20:37:53,341][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0
[2020-10-27 20:37:53,341][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v1_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,341][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,341][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,341][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,341][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,341][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 20:37:53,341][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1
[2020-10-27 20:37:53,341][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v1_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,342][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,342][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,342][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,342][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 20:37:53,342][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 20:37:53,342][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v1_8v0
[2020-10-27 20:37:53,342][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 20:37:53,342][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v1_8v1
[2020-10-27 20:37:53,343][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1': [], '-1v0_20v0_19v0_18v0': [], '-1v0_20v0_19v0_18v1': [], '-1v0_20v0_19v1_18v0': [], '-1v0_20v0_19v1_18v1': [], '-1v0_20v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,343][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1': [], '-1v0_20v0_19v0_18v0': [], '-1v0_20v0_19v0_18v1': [], '-1v0_20v0_19v1_18v0': [], '-1v0_20v0_19v1_18v1': [], '-1v0_20v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,343][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-27 20:37:53,343][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,343][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 20:37:53,343][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0
[2020-10-27 20:37:53,343][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 20:37:53,343][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v0
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v1
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v1_8v0
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v1_8v1
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0_17v0
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0_17v1
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1_17v0
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1_17v1
[2020-10-27 20:37:53,344][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,344][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0_17v0
[2020-10-27 20:37:53,345][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,345][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0_17v1
[2020-10-27 20:37:53,345][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,345][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v0
[2020-10-27 20:37:53,345][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v1_18v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,345][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,345][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,345][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,345][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,345][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,345][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v1
[2020-10-27 20:37:53,345][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v1_18v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 20:37:53,345][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,345][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,345][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 20:37:53,345][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 20:37:53,346][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1': [], '-1v0_20v0_19v0_18v0': [], '-1v0_20v0_19v0_18v1': [], '-1v0_20v0_19v1_18v0': [], '-1v0_20v0_19v1_18v1': [], '-1v0_20v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0': [], '-1v0_20v0_19v1_18v1_17v1': [], '-1v0_20v0_19v1_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,347][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1': [], '-1v0_20v0_19v0_18v0': [], '-1v0_20v0_19v0_18v1': [], '-1v0_20v0_19v1_18v0': [], '-1v0_20v0_19v1_18v1': [], '-1v0_20v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0': [], '-1v0_20v0_19v1_18v1_17v1': [], '-1v0_20v0_19v1_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v0
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v1
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v1_8v0
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_16v1_8v1
[2020-10-27 20:37:53,347][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,347][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0_17v0
[2020-10-27 20:37:53,348][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,348][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0_17v1
[2020-10-27 20:37:53,348][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,348][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1_17v0
[2020-10-27 20:37:53,348][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,348][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1_17v1
[2020-10-27 20:37:53,348][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,348][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0_17v0
[2020-10-27 20:37:53,348][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,348][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0_17v1
[2020-10-27 20:37:53,348][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,348][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v0
[2020-10-27 20:37:53,348][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 20:37:53,348][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v1
[2020-10-27 20:37:53,348][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 20:37:53,348][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v0_16v0
[2020-10-27 20:37:53,348][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 20:37:53,348][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v0_16v1
[2020-10-27 20:37:53,348][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 20:37:53,348][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v1_16v0
[2020-10-27 20:37:53,348][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 20:37:53,348][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v1_16v1
[2020-10-27 20:37:53,349][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1': [], '-1v0_20v0_19v0_18v0': [], '-1v0_20v0_19v0_18v1': [], '-1v0_20v0_19v1_18v0': [], '-1v0_20v0_19v1_18v1': [], '-1v0_20v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0': [], '-1v0_20v0_19v1_18v1_17v1': [], '-1v0_20v0_19v1_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 20:37:53,349][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 20:37:53,349][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,349][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 20:37:53,349][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,349][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e0000
[2020-10-27 20:37:53,349][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,349][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1048576
[2020-10-27 20:37:53,350][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,350][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x110000
[2020-10-27 20:37:53,350][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,350][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1114112
[2020-10-27 20:37:53,350][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,350][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x110100
[2020-10-27 20:37:53,350][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,350][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1114368
[2020-10-27 20:37:53,350][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,350][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x110100
[2020-10-27 20:37:53,350][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,350][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-27 20:37:53,350][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,350][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e0000
[2020-10-27 20:37:53,350][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,350][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-27 20:37:53,350][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,350][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e0000
[2020-10-27 20:37:53,350][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,350][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-27 20:37:53,350][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,350][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e0000
[2020-10-27 20:37:53,350][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,350][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	524288
[2020-10-27 20:37:53,350][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,350][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e0000
[2020-10-27 20:37:53,350][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,350][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	655360
[2020-10-27 20:37:53,350][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,350][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e0000
[2020-10-27 20:37:53,350][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,350][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	786432
[2020-10-27 20:37:53,350][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,350][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1f0000
[2020-10-27 20:37:53,350][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,351][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	851968
[2020-10-27 20:37:53,351][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,351][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1f0000
[2020-10-27 20:37:53,351][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,351][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	917504
[2020-10-27 20:37:53,351][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,351][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1f0000
[2020-10-27 20:37:53,351][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 20:37:53,351][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	983040
[2020-10-27 20:37:53,351][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 20:37:53,351][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1f0000
[2020-10-27 20:37:53,351][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-27 20:37:53,351][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-27 20:37:53,352][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-27 20:37:53,352][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-27 20:37:53,356][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-27 20:37:53,356][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-27 20:37:53,357][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,357][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,357][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,357][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,357][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram', '0xA0080000', 0, 32, 'rw', 'gbe2_rxs_ss_bram', 'gbe2_rxs_ss_bram_gbe2_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,357][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram', '0xA00A0000', 0, 32, 'rw', 'gbe2_txs_ss_bram', 'gbe2_txs_ss_bram_gbe2_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,357][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA00C0000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1.gbe1', '0xA00D0000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe2.gbe2', '0xA00E0000', 0, 32, 'rw', 'gbe2', 'gbe2_gbe2', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00F0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot1_ss_bram.tx_snapshot1_ss_bram', '0xA0100000', 0, 32, 'rw', 'tx_snapshot1_ss_bram', 'tx_snapshot1_ss_bram_tx_snapshot1_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA0110000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', 'C0A80115', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip1', '0xA0110004', 0, 32, 'rw', 'dest_ip1', 'sw_reg_dest_ip1', '0xffffffff', 'C0A80115', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA0110008', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', 'EA60', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port1', '0xA011000C', 0, 32, 'rw', 'dest_port1', 'sw_reg_dest_port1', '0xffffffff', 'EA60', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0110010', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA0110014', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0110018', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA011001C', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0110020', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA0110024', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0110028', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA011002C', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0110030', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA0110034', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0110038', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA011003C', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0110040', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA0110044', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup1', '0xA0110048', 0, 32, 'r', 'gbe0_linkup1', 'sw_reg_gbe0_linkup1', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA011004C', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt1', '0xA0110050', 0, 32, 'r', 'gbe0_tx_cnt1', 'sw_reg_gbe0_tx_cnt1', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA0110054', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA0110058', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA011005C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA0110060', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA0110064', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,358][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA0110068', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA011006C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA0110070', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA0110074', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA0110078', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA011007C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA0110080', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA0110084', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA0110088', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA011008C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxbadctr', '0xA0110090', 0, 32, 'r', 'gbe2_rxbadctr', 'sw_reg_gbe2_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxctr', '0xA0110094', 0, 32, 'r', 'gbe2_rxctr', 'sw_reg_gbe2_rxctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxeofctr', '0xA0110098', 0, 32, 'r', 'gbe2_rxeofctr', 'sw_reg_gbe2_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxofctr', '0xA011009C', 0, 32, 'r', 'gbe2_rxofctr', 'sw_reg_gbe2_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl', '0xA01100A0', 0, 32, 'rw', 'gbe2_rxs_ss_ctrl', 'sw_reg_gbe2_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxs_ss_status', '0xA01100A4', 0, 32, 'r', 'gbe2_rxs_ss_status', 'sw_reg_gbe2_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxvldctr', '0xA01100A8', 0, 32, 'r', 'gbe2_rxvldctr', 'sw_reg_gbe2_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_txctr', '0xA01100AC', 0, 32, 'r', 'gbe2_txctr', 'sw_reg_gbe2_txctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_txfullctr', '0xA01100B0', 0, 32, 'r', 'gbe2_txfullctr', 'sw_reg_gbe2_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_txofctr', '0xA01100B4', 0, 32, 'r', 'gbe2_txofctr', 'sw_reg_gbe2_txofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_txs_ss_ctrl', '0xA01100B8', 0, 32, 'rw', 'gbe2_txs_ss_ctrl', 'sw_reg_gbe2_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_txs_ss_status', '0xA01100BC', 0, 32, 'r', 'gbe2_txs_ss_status', 'sw_reg_gbe2_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_txvldctr', '0xA01100C0', 0, 32, 'r', 'gbe2_txvldctr', 'sw_reg_gbe2_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA01100C4', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '1', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA01100C8', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '80', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA01100CC', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '4000', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim1_enable1', '0xA01100D0', 0, 32, 'rw', 'pkt_sim1_enable1', 'sw_reg_pkt_sim1_enable1', '0xffffffff', '1', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim1_payload_len1', '0xA01100D4', 0, 32, 'rw', 'pkt_sim1_payload_len1', 'sw_reg_pkt_sim1_payload_len1', '0xffffffff', '80', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim1_period1', '0xA01100D8', 0, 32, 'rw', 'pkt_sim1_period1', 'sw_reg_pkt_sim1_period1', '0xffffffff', '4000', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA01100DC', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_bad_frame', '0xA01100E0', 0, 32, 'r', 'rx_bad_frame', 'sw_reg_rx_bad_frame', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_end_of_frame', '0xA01100E4', 0, 32, 'r', 'rx_end_of_frame', 'sw_reg_rx_end_of_frame', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_ip', '0xA01100E8', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,359][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_port', '0xA01100EC', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,360][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA01100F0', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,360][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA01100F4', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,360][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot1_ss_ctrl', '0xA01100F8', 0, 32, 'rw', 'tx_snapshot1_ss_ctrl', 'sw_reg_tx_snapshot1_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,360][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot1_ss_status', '0xA01100FC', 0, 32, 'r', 'tx_snapshot1_ss_status', 'sw_reg_tx_snapshot1_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,360][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA0110100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-27 20:37:53,360][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA0110104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-27 20:37:53,360][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA011010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-27 20:37:53,360][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0110110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,360][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0110114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,360][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-27 20:37:53,360][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-27 20:37:53,360][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-27 20:37:53,360][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-27 20:37:53,360][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-27 20:37:53,360][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-27 20:37:53,360][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,360][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,360][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-27 20:37:53,360][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-27 20:37:53,360][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-27 20:37:53,360][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-27 20:37:53,360][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-27 20:37:53,360][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,360][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,360][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Field: gbe1_rxs_ss_bram
[2020-10-27 20:37:53,360][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Changed from: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-27 20:37:53,360][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,361][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,361][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Field: gbe1_txs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram, Changed from: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,361][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,361][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram, Field: gbe2_rxs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram, Changed from: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,361][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram', '0xA0080000', 0, 32, 'rw', 'gbe2_rxs_ss_bram', 'gbe2_rxs_ss_bram_gbe2_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,361][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram, Field: gbe2_txs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram
[2020-10-27 20:37:53,361][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-27 20:37:53,361][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-27 20:37:53,361][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-27 20:37:53,361][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,361][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram', '0xA00A0000', 0, 32, 'rw', 'gbe2_txs_ss_bram', 'gbe2_txs_ss_bram_gbe2_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,361][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-27 20:37:53,361][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1.gbe1, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-27 20:37:53,361][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-27 20:37:53,361][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-27 20:37:53,361][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-27 20:37:53,361][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,362][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA00C0000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,362][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1.gbe1, Field: gbe1
[2020-10-27 20:37:53,362][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe2.gbe2, Changed from: axi4lite_top.gbe1.gbe1
[2020-10-27 20:37:53,362][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe2.gbe2
[2020-10-27 20:37:53,362][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe2.gbe2
[2020-10-27 20:37:53,362][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe2.gbe2
[2020-10-27 20:37:53,362][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,362][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1.gbe1', '0xA00D0000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,362][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe2.gbe2, Field: gbe2
[2020-10-27 20:37:53,362][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe2.gbe2
[2020-10-27 20:37:53,362][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-27 20:37:53,362][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-27 20:37:53,362][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-27 20:37:53,362][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,362][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe2.gbe2', '0xA00E0000', 0, 32, 'rw', 'gbe2', 'gbe2_gbe2', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,362][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-27 20:37:53,362][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot1_ss_bram.tx_snapshot1_ss_bram, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-27 20:37:53,362][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot1_ss_bram.tx_snapshot1_ss_bram
[2020-10-27 20:37:53,362][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot1_ss_bram.tx_snapshot1_ss_bram
[2020-10-27 20:37:53,362][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot1_ss_bram.tx_snapshot1_ss_bram
[2020-10-27 20:37:53,362][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,362][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00F0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,362][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot1_ss_bram.tx_snapshot1_ss_bram, Field: tx_snapshot1_ss_bram
[2020-10-27 20:37:53,362][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot1_ss_bram.tx_snapshot1_ss_bram
[2020-10-27 20:37:53,362][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-27 20:37:53,362][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-27 20:37:53,362][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-27 20:37:53,362][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,362][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot1_ss_bram.tx_snapshot1_ss_bram', '0xA0100000', 0, 32, 'rw', 'tx_snapshot1_ss_bram', 'tx_snapshot1_ss_bram_tx_snapshot1_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,363][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-27 20:37:53,363][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip1, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-27 20:37:53,363][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip1
[2020-10-27 20:37:53,363][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip1
[2020-10-27 20:37:53,363][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip1
[2020-10-27 20:37:53,363][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,363][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA0110000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', 'C0A80115', 0]
[2020-10-27 20:37:53,363][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip1, Field: dest_ip1
[2020-10-27 20:37:53,363][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip1
[2020-10-27 20:37:53,363][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-27 20:37:53,363][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-27 20:37:53,363][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-27 20:37:53,363][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,363][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip1', '0xA0110004', 0, 32, 'rw', 'dest_ip1', 'sw_reg_dest_ip1', '0xffffffff', 'C0A80115', 0]
[2020-10-27 20:37:53,363][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-27 20:37:53,363][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port1, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-27 20:37:53,363][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port1
[2020-10-27 20:37:53,363][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port1
[2020-10-27 20:37:53,363][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port1
[2020-10-27 20:37:53,363][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,363][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA0110008', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', 'EA60', 0]
[2020-10-27 20:37:53,363][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port1, Field: dest_port1
[2020-10-27 20:37:53,363][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port1
[2020-10-27 20:37:53,363][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-27 20:37:53,363][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-27 20:37:53,363][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-27 20:37:53,363][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,363][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port1', '0xA011000C', 0, 32, 'rw', 'dest_port1', 'sw_reg_dest_port1', '0xffffffff', 'EA60', 0]
[2020-10-27 20:37:53,363][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-27 20:37:53,363][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-27 20:37:53,363][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-27 20:37:53,363][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-27 20:37:53,364][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-27 20:37:53,364][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,364][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0110010', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,364][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-27 20:37:53,364][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-27 20:37:53,364][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-27 20:37:53,364][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-27 20:37:53,364][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-27 20:37:53,364][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,364][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA0110014', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,364][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-27 20:37:53,364][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-27 20:37:53,364][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-27 20:37:53,364][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-27 20:37:53,364][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-27 20:37:53,364][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,364][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0110018', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,364][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-27 20:37:53,364][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-27 20:37:53,364][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-27 20:37:53,364][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-27 20:37:53,364][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-27 20:37:53,364][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,364][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA011001C', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,364][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-27 20:37:53,364][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-27 20:37:53,364][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-27 20:37:53,364][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-27 20:37:53,364][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-27 20:37:53,364][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,364][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0110020', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,365][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-27 20:37:53,365][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-27 20:37:53,365][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-27 20:37:53,365][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-27 20:37:53,365][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-27 20:37:53,365][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,365][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA0110024', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,365][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-27 20:37:53,365][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-27 20:37:53,365][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-27 20:37:53,365][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-27 20:37:53,365][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-27 20:37:53,365][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,365][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0110028', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,365][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-27 20:37:53,365][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-27 20:37:53,365][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-27 20:37:53,365][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-27 20:37:53,365][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-27 20:37:53,365][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,365][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA011002C', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,365][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-27 20:37:53,365][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-27 20:37:53,365][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-27 20:37:53,365][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-27 20:37:53,365][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-27 20:37:53,365][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,365][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0110030', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,365][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-27 20:37:53,365][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-27 20:37:53,366][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-27 20:37:53,366][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-27 20:37:53,366][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-27 20:37:53,366][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,366][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA0110034', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,366][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-27 20:37:53,366][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-27 20:37:53,366][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-27 20:37:53,366][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-27 20:37:53,366][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-27 20:37:53,366][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,366][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0110038', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,366][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-27 20:37:53,366][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-27 20:37:53,366][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-27 20:37:53,366][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-27 20:37:53,366][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-27 20:37:53,366][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,366][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA011003C', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,366][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-27 20:37:53,366][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-27 20:37:53,366][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-27 20:37:53,366][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-27 20:37:53,366][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-27 20:37:53,366][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,366][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0110040', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,366][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-27 20:37:53,366][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup1, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-27 20:37:53,366][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup1
[2020-10-27 20:37:53,366][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup1
[2020-10-27 20:37:53,366][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup1
[2020-10-27 20:37:53,367][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,367][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA0110044', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,367][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup1, Field: gbe0_linkup1
[2020-10-27 20:37:53,367][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup1
[2020-10-27 20:37:53,367][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-27 20:37:53,367][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-27 20:37:53,367][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-27 20:37:53,367][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,367][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup1', '0xA0110048', 0, 32, 'r', 'gbe0_linkup1', 'sw_reg_gbe0_linkup1', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,367][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-27 20:37:53,367][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt1, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-27 20:37:53,367][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt1
[2020-10-27 20:37:53,367][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt1
[2020-10-27 20:37:53,367][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt1
[2020-10-27 20:37:53,367][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,367][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA011004C', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,367][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt1, Field: gbe0_tx_cnt1
[2020-10-27 20:37:53,367][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt1
[2020-10-27 20:37:53,367][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-27 20:37:53,367][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-27 20:37:53,367][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-27 20:37:53,367][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,367][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt1', '0xA0110050', 0, 32, 'r', 'gbe0_tx_cnt1', 'sw_reg_gbe0_tx_cnt1', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,367][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Field: gbe1_rxbadctr
[2020-10-27 20:37:53,367][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxctr, Changed from: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-27 20:37:53,367][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-27 20:37:53,367][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-27 20:37:53,367][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-27 20:37:53,367][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,367][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA0110054', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,367][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxctr, Field: gbe1_rxctr
[2020-10-27 20:37:53,368][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-27 20:37:53,368][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-27 20:37:53,368][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-27 20:37:53,368][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-27 20:37:53,368][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,368][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA0110058', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,368][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Field: gbe1_rxeofctr
[2020-10-27 20:37:53,368][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-27 20:37:53,368][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-27 20:37:53,368][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-27 20:37:53,368][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-27 20:37:53,368][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,368][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA011005C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,368][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxofctr, Field: gbe1_rxofctr
[2020-10-27 20:37:53,368][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-27 20:37:53,368][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-27 20:37:53,368][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-27 20:37:53,368][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-27 20:37:53,368][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,368][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA0110060', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,368][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Field: gbe1_rxs_ss_ctrl
[2020-10-27 20:37:53,368][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-27 20:37:53,368][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-27 20:37:53,368][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-27 20:37:53,368][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-27 20:37:53,368][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,368][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA0110064', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,368][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Field: gbe1_rxs_ss_status
[2020-10-27 20:37:53,368][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-27 20:37:53,368][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-27 20:37:53,368][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-27 20:37:53,369][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-27 20:37:53,369][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,369][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA0110068', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,369][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Field: gbe1_rxvldctr
[2020-10-27 20:37:53,369][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txctr, Changed from: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-27 20:37:53,369][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-27 20:37:53,369][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-27 20:37:53,369][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-27 20:37:53,369][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,369][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA011006C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,369][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txctr, Field: gbe1_txctr
[2020-10-27 20:37:53,369][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txfullctr, Changed from: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-27 20:37:53,369][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-27 20:37:53,369][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-27 20:37:53,369][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-27 20:37:53,369][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,369][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA0110070', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,369][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txfullctr, Field: gbe1_txfullctr
[2020-10-27 20:37:53,369][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txofctr, Changed from: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-27 20:37:53,369][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-27 20:37:53,369][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-27 20:37:53,369][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-27 20:37:53,369][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,369][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA0110074', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,369][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txofctr, Field: gbe1_txofctr
[2020-10-27 20:37:53,369][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-27 20:37:53,369][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-27 20:37:53,369][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-27 20:37:53,369][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-27 20:37:53,369][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,369][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA0110078', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,370][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Field: gbe1_txs_ss_ctrl
[2020-10-27 20:37:53,370][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-27 20:37:53,370][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-27 20:37:53,370][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-27 20:37:53,370][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-27 20:37:53,370][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,370][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA011007C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,370][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Field: gbe1_txs_ss_status
[2020-10-27 20:37:53,370][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txvldctr, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-27 20:37:53,370][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-27 20:37:53,370][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-27 20:37:53,370][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-27 20:37:53,370][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,370][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA0110080', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,370][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txvldctr, Field: gbe1_txvldctr
[2020-10-27 20:37:53,370][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_linkup, Changed from: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-27 20:37:53,370][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-27 20:37:53,370][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-27 20:37:53,370][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-27 20:37:53,370][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,370][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA0110084', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,370][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_linkup, Field: gbe1_linkup
[2020-10-27 20:37:53,370][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Changed from: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-27 20:37:53,370][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-27 20:37:53,370][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-27 20:37:53,370][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-27 20:37:53,370][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,370][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA0110088', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,370][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Field: gbe1_rx_frame_cnt
[2020-10-27 20:37:53,371][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxbadctr, Changed from: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-27 20:37:53,371][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxbadctr
[2020-10-27 20:37:53,371][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxbadctr
[2020-10-27 20:37:53,371][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxbadctr
[2020-10-27 20:37:53,371][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,371][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA011008C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,371][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxbadctr, Field: gbe2_rxbadctr
[2020-10-27 20:37:53,371][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxctr, Changed from: axi4lite_top.sw_reg.gbe2_rxbadctr
[2020-10-27 20:37:53,371][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxctr
[2020-10-27 20:37:53,371][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxctr
[2020-10-27 20:37:53,371][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxctr
[2020-10-27 20:37:53,371][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,371][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxbadctr', '0xA0110090', 0, 32, 'r', 'gbe2_rxbadctr', 'sw_reg_gbe2_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,371][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxctr, Field: gbe2_rxctr
[2020-10-27 20:37:53,371][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe2_rxctr
[2020-10-27 20:37:53,371][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxeofctr
[2020-10-27 20:37:53,371][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxeofctr
[2020-10-27 20:37:53,371][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxeofctr
[2020-10-27 20:37:53,371][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,371][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxctr', '0xA0110094', 0, 32, 'r', 'gbe2_rxctr', 'sw_reg_gbe2_rxctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,371][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxeofctr, Field: gbe2_rxeofctr
[2020-10-27 20:37:53,371][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxofctr, Changed from: axi4lite_top.sw_reg.gbe2_rxeofctr
[2020-10-27 20:37:53,371][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxofctr
[2020-10-27 20:37:53,371][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxofctr
[2020-10-27 20:37:53,371][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxofctr
[2020-10-27 20:37:53,371][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,371][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxeofctr', '0xA0110098', 0, 32, 'r', 'gbe2_rxeofctr', 'sw_reg_gbe2_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,371][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxofctr, Field: gbe2_rxofctr
[2020-10-27 20:37:53,371][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe2_rxofctr
[2020-10-27 20:37:53,371][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl
[2020-10-27 20:37:53,371][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl
[2020-10-27 20:37:53,372][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl
[2020-10-27 20:37:53,372][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,372][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxofctr', '0xA011009C', 0, 32, 'r', 'gbe2_rxofctr', 'sw_reg_gbe2_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,372][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl, Field: gbe2_rxs_ss_ctrl
[2020-10-27 20:37:53,372][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl
[2020-10-27 20:37:53,372][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxs_ss_status
[2020-10-27 20:37:53,372][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxs_ss_status
[2020-10-27 20:37:53,372][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxs_ss_status
[2020-10-27 20:37:53,372][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,372][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl', '0xA01100A0', 0, 32, 'rw', 'gbe2_rxs_ss_ctrl', 'sw_reg_gbe2_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,372][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxs_ss_status, Field: gbe2_rxs_ss_status
[2020-10-27 20:37:53,372][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe2_rxs_ss_status
[2020-10-27 20:37:53,372][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxvldctr
[2020-10-27 20:37:53,372][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxvldctr
[2020-10-27 20:37:53,372][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxvldctr
[2020-10-27 20:37:53,372][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,372][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxs_ss_status', '0xA01100A4', 0, 32, 'r', 'gbe2_rxs_ss_status', 'sw_reg_gbe2_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,372][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxvldctr, Field: gbe2_rxvldctr
[2020-10-27 20:37:53,372][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_txctr, Changed from: axi4lite_top.sw_reg.gbe2_rxvldctr
[2020-10-27 20:37:53,372][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_txctr
[2020-10-27 20:37:53,372][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_txctr
[2020-10-27 20:37:53,372][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_txctr
[2020-10-27 20:37:53,372][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,372][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxvldctr', '0xA01100A8', 0, 32, 'r', 'gbe2_rxvldctr', 'sw_reg_gbe2_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,372][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_txctr, Field: gbe2_txctr
[2020-10-27 20:37:53,372][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_txfullctr, Changed from: axi4lite_top.sw_reg.gbe2_txctr
[2020-10-27 20:37:53,372][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_txfullctr
[2020-10-27 20:37:53,372][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_txfullctr
[2020-10-27 20:37:53,372][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_txfullctr
[2020-10-27 20:37:53,372][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,372][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_txctr', '0xA01100AC', 0, 32, 'r', 'gbe2_txctr', 'sw_reg_gbe2_txctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,373][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_txfullctr, Field: gbe2_txfullctr
[2020-10-27 20:37:53,373][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_txofctr, Changed from: axi4lite_top.sw_reg.gbe2_txfullctr
[2020-10-27 20:37:53,373][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_txofctr
[2020-10-27 20:37:53,373][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_txofctr
[2020-10-27 20:37:53,373][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_txofctr
[2020-10-27 20:37:53,373][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,373][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_txfullctr', '0xA01100B0', 0, 32, 'r', 'gbe2_txfullctr', 'sw_reg_gbe2_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,373][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_txofctr, Field: gbe2_txofctr
[2020-10-27 20:37:53,373][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe2_txofctr
[2020-10-27 20:37:53,373][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl
[2020-10-27 20:37:53,373][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl
[2020-10-27 20:37:53,373][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl
[2020-10-27 20:37:53,373][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,373][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_txofctr', '0xA01100B4', 0, 32, 'r', 'gbe2_txofctr', 'sw_reg_gbe2_txofctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,373][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl, Field: gbe2_txs_ss_ctrl
[2020-10-27 20:37:53,373][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl
[2020-10-27 20:37:53,373][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_txs_ss_status
[2020-10-27 20:37:53,373][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_txs_ss_status
[2020-10-27 20:37:53,373][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_txs_ss_status
[2020-10-27 20:37:53,373][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,373][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_txs_ss_ctrl', '0xA01100B8', 0, 32, 'rw', 'gbe2_txs_ss_ctrl', 'sw_reg_gbe2_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,373][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_txs_ss_status, Field: gbe2_txs_ss_status
[2020-10-27 20:37:53,373][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_txvldctr, Changed from: axi4lite_top.sw_reg.gbe2_txs_ss_status
[2020-10-27 20:37:53,373][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_txvldctr
[2020-10-27 20:37:53,373][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_txvldctr
[2020-10-27 20:37:53,373][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_txvldctr
[2020-10-27 20:37:53,373][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,373][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_txs_ss_status', '0xA01100BC', 0, 32, 'r', 'gbe2_txs_ss_status', 'sw_reg_gbe2_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,373][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_txvldctr, Field: gbe2_txvldctr
[2020-10-27 20:37:53,373][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe2_txvldctr
[2020-10-27 20:37:53,374][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-27 20:37:53,374][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-27 20:37:53,374][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-27 20:37:53,374][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,374][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_txvldctr', '0xA01100C0', 0, 32, 'r', 'gbe2_txvldctr', 'sw_reg_gbe2_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,374][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-27 20:37:53,374][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-27 20:37:53,374][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-27 20:37:53,374][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-27 20:37:53,374][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-27 20:37:53,374][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,374][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA01100C4', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '1', 0]
[2020-10-27 20:37:53,374][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-27 20:37:53,374][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-27 20:37:53,374][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-27 20:37:53,374][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-27 20:37:53,374][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-27 20:37:53,374][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,374][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA01100C8', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '80', 0]
[2020-10-27 20:37:53,374][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-27 20:37:53,374][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim1_enable1, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-27 20:37:53,374][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim1_enable1
[2020-10-27 20:37:53,374][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim1_enable1
[2020-10-27 20:37:53,374][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim1_enable1
[2020-10-27 20:37:53,374][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,374][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA01100CC', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '4000', 0]
[2020-10-27 20:37:53,374][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim1_enable1, Field: pkt_sim1_enable1
[2020-10-27 20:37:53,374][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim1_payload_len1, Changed from: axi4lite_top.sw_reg.pkt_sim1_enable1
[2020-10-27 20:37:53,374][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim1_payload_len1
[2020-10-27 20:37:53,374][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim1_payload_len1
[2020-10-27 20:37:53,374][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim1_payload_len1
[2020-10-27 20:37:53,375][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,375][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim1_enable1', '0xA01100D0', 0, 32, 'rw', 'pkt_sim1_enable1', 'sw_reg_pkt_sim1_enable1', '0xffffffff', '1', 0]
[2020-10-27 20:37:53,375][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim1_payload_len1, Field: pkt_sim1_payload_len1
[2020-10-27 20:37:53,375][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim1_period1, Changed from: axi4lite_top.sw_reg.pkt_sim1_payload_len1
[2020-10-27 20:37:53,375][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim1_period1
[2020-10-27 20:37:53,375][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim1_period1
[2020-10-27 20:37:53,375][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim1_period1
[2020-10-27 20:37:53,375][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,375][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim1_payload_len1', '0xA01100D4', 0, 32, 'rw', 'pkt_sim1_payload_len1', 'sw_reg_pkt_sim1_payload_len1', '0xffffffff', '80', 0]
[2020-10-27 20:37:53,375][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim1_period1, Field: pkt_sim1_period1
[2020-10-27 20:37:53,375][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim1_period1
[2020-10-27 20:37:53,375][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-27 20:37:53,375][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-27 20:37:53,375][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-27 20:37:53,375][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,375][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim1_period1', '0xA01100D8', 0, 32, 'rw', 'pkt_sim1_period1', 'sw_reg_pkt_sim1_period1', '0xffffffff', '4000', 0]
[2020-10-27 20:37:53,375][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-27 20:37:53,375][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_bad_frame, Changed from: axi4lite_top.sw_reg.rst
[2020-10-27 20:37:53,375][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-27 20:37:53,375][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-27 20:37:53,375][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-27 20:37:53,375][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,375][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA01100DC', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,375][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_bad_frame, Field: rx_bad_frame
[2020-10-27 20:37:53,375][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_end_of_frame, Changed from: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-27 20:37:53,375][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-27 20:37:53,375][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-27 20:37:53,375][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-27 20:37:53,375][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,375][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_bad_frame', '0xA01100E0', 0, 32, 'r', 'rx_bad_frame', 'sw_reg_rx_bad_frame', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,376][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_end_of_frame, Field: rx_end_of_frame
[2020-10-27 20:37:53,376][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_ip, Changed from: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-27 20:37:53,376][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-27 20:37:53,376][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-27 20:37:53,376][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-27 20:37:53,376][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,376][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_end_of_frame', '0xA01100E4', 0, 32, 'r', 'rx_end_of_frame', 'sw_reg_rx_end_of_frame', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,376][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_ip, Field: rx_source_ip
[2020-10-27 20:37:53,376][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_port, Changed from: axi4lite_top.sw_reg.rx_source_ip
[2020-10-27 20:37:53,376][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-27 20:37:53,376][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-27 20:37:53,376][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-27 20:37:53,376][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,376][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_ip', '0xA01100E8', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,376][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_port, Field: rx_source_port
[2020-10-27 20:37:53,376][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rx_source_port
[2020-10-27 20:37:53,376][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-27 20:37:53,376][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-27 20:37:53,376][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-27 20:37:53,376][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,376][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_port', '0xA01100EC', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,376][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-27 20:37:53,376][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-27 20:37:53,376][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-27 20:37:53,376][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-27 20:37:53,376][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-27 20:37:53,376][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,376][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA01100F0', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,376][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-27 20:37:53,376][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot1_ss_ctrl, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-27 20:37:53,376][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot1_ss_ctrl
[2020-10-27 20:37:53,377][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot1_ss_ctrl
[2020-10-27 20:37:53,377][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot1_ss_ctrl
[2020-10-27 20:37:53,377][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,377][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA01100F4', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,377][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot1_ss_ctrl, Field: tx_snapshot1_ss_ctrl
[2020-10-27 20:37:53,377][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot1_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot1_ss_ctrl
[2020-10-27 20:37:53,377][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot1_ss_status
[2020-10-27 20:37:53,377][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot1_ss_status
[2020-10-27 20:37:53,377][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot1_ss_status
[2020-10-27 20:37:53,377][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,377][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot1_ss_ctrl', '0xA01100F8', 0, 32, 'rw', 'tx_snapshot1_ss_ctrl', 'sw_reg_tx_snapshot1_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,377][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot1_ss_status, Field: tx_snapshot1_ss_status
[2020-10-27 20:37:53,377][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot1_ss_status
[2020-10-27 20:37:53,377][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-27 20:37:53,377][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-27 20:37:53,377][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-27 20:37:53,377][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,377][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot1_ss_status', '0xA01100FC', 0, 32, 'r', 'tx_snapshot1_ss_status', 'sw_reg_tx_snapshot1_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,377][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-27 20:37:53,377][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-27 20:37:53,377][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-27 20:37:53,377][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-27 20:37:53,377][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-27 20:37:53,377][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,377][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA0110100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-27 20:37:53,377][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-27 20:37:53,377][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-27 20:37:53,377][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-27 20:37:53,377][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-27 20:37:53,377][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-27 20:37:53,377][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,378][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA0110104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-27 20:37:53,378][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-27 20:37:53,378][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-27 20:37:53,378][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-27 20:37:53,378][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-27 20:37:53,378][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-27 20:37:53,378][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,378][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA011010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-27 20:37:53,378][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-27 20:37:53,378][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-27 20:37:53,378][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-27 20:37:53,378][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-27 20:37:53,378][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-27 20:37:53,378][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,378][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0110110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-27 20:37:53,378][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-27 20:37:53,378][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-27 20:37:53,378][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 20:37:53,378][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0110114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-27 20:37:53,378][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-27 20:37:53,378][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-27 20:37:53,378][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-27 20:37:53,378][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-27 20:37:53,378][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-27 20:37:53,378][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-27 20:37:53,378][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-27 20:37:53,378][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-27 20:37:53,378][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-27 20:37:53,378][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram">axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram</a></tt></td>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram"><tt><a href="#axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram">axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram</a></tt></td>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram">axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram</a></tt></td>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0080000</tt></td>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram"><tt><a href="#axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram">axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram</a></tt></td>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00A0000</tt></td>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,379][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00C0000</tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1.gbe1"><tt><a href="#axi4lite_top.gbe1.gbe1">axi4lite_top.gbe1.gbe1</a></tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00D0000</tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe2.gbe2"><tt><a href="#axi4lite_top.gbe2.gbe2">axi4lite_top.gbe2.gbe2</a></tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00E0000</tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00F0000</tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot1_ss_bram.tx_snapshot1_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot1_ss_bram.tx_snapshot1_ss_bram">axi4lite_top.tx_snapshot1_ss_bram.tx_snapshot1_ss_bram</a></tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100000</tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110000</tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip1"><tt><a href="#axi4lite_top.sw_reg.dest_ip1">axi4lite_top.sw_reg.dest_ip1</a></tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110004</tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110008</tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port1"><tt><a href="#axi4lite_top.sw_reg.dest_port1">axi4lite_top.sw_reg.dest_port1</a></tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA011000C</tt></td>
[2020-10-27 20:37:53,380][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110010</tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110014</tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110018</tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA011001C</tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110020</tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110024</tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110028</tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA011002C</tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-27 20:37:53,381][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110030</tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110034</tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110038</tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA011003C</tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110040</tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110044</tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup1"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup1">axi4lite_top.sw_reg.gbe0_linkup1</a></tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110048</tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA011004C</tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt1"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt1">axi4lite_top.sw_reg.gbe0_tx_cnt1</a></tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110050</tt></td>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,382][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxbadctr">axi4lite_top.sw_reg.gbe1_rxbadctr</a></tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110054</tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxctr">axi4lite_top.sw_reg.gbe1_rxctr</a></tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110058</tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxeofctr">axi4lite_top.sw_reg.gbe1_rxeofctr</a></tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA011005C</tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxofctr">axi4lite_top.sw_reg.gbe1_rxofctr</a></tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110060</tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl</a></tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110064</tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_status">axi4lite_top.sw_reg.gbe1_rxs_ss_status</a></tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110068</tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxvldctr">axi4lite_top.sw_reg.gbe1_rxvldctr</a></tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA011006C</tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txctr">axi4lite_top.sw_reg.gbe1_txctr</a></tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110070</tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txfullctr">axi4lite_top.sw_reg.gbe1_txfullctr</a></tt></td>
[2020-10-27 20:37:53,383][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110074</tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txofctr">axi4lite_top.sw_reg.gbe1_txofctr</a></tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110078</tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_ctrl">axi4lite_top.sw_reg.gbe1_txs_ss_ctrl</a></tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA011007C</tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_status">axi4lite_top.sw_reg.gbe1_txs_ss_status</a></tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110080</tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txvldctr">axi4lite_top.sw_reg.gbe1_txvldctr</a></tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110084</tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe1_linkup">axi4lite_top.sw_reg.gbe1_linkup</a></tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110088</tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rx_frame_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe1_rx_frame_cnt">axi4lite_top.sw_reg.gbe1_rx_frame_cnt</a></tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA011008C</tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxbadctr">axi4lite_top.sw_reg.gbe2_rxbadctr</a></tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110090</tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxctr">axi4lite_top.sw_reg.gbe2_rxctr</a></tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110094</tt></td>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,384][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxeofctr">axi4lite_top.sw_reg.gbe2_rxeofctr</a></tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110098</tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxofctr">axi4lite_top.sw_reg.gbe2_rxofctr</a></tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA011009C</tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl</a></tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100A0</tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxs_ss_status">axi4lite_top.sw_reg.gbe2_rxs_ss_status</a></tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100A4</tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxvldctr">axi4lite_top.sw_reg.gbe2_rxvldctr</a></tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100A8</tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_txctr">axi4lite_top.sw_reg.gbe2_txctr</a></tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100AC</tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_txfullctr">axi4lite_top.sw_reg.gbe2_txfullctr</a></tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100B0</tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_txofctr">axi4lite_top.sw_reg.gbe2_txofctr</a></tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100B4</tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe2_txs_ss_ctrl">axi4lite_top.sw_reg.gbe2_txs_ss_ctrl</a></tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100B8</tt></td>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,385][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe2_txs_ss_status">axi4lite_top.sw_reg.gbe2_txs_ss_status</a></tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100BC</tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_txvldctr">axi4lite_top.sw_reg.gbe2_txvldctr</a></tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100C0</tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100C4</tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100C8</tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100CC</tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim1_enable1"><tt><a href="#axi4lite_top.sw_reg.pkt_sim1_enable1">axi4lite_top.sw_reg.pkt_sim1_enable1</a></tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100D0</tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim1_payload_len1"><tt><a href="#axi4lite_top.sw_reg.pkt_sim1_payload_len1">axi4lite_top.sw_reg.pkt_sim1_payload_len1</a></tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100D4</tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim1_period1"><tt><a href="#axi4lite_top.sw_reg.pkt_sim1_period1">axi4lite_top.sw_reg.pkt_sim1_period1</a></tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100D8</tt></td>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,386][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100DC</tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_bad_frame"><tt><a href="#axi4lite_top.sw_reg.rx_bad_frame">axi4lite_top.sw_reg.rx_bad_frame</a></tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100E0</tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_end_of_frame"><tt><a href="#axi4lite_top.sw_reg.rx_end_of_frame">axi4lite_top.sw_reg.rx_end_of_frame</a></tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100E4</tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_ip"><tt><a href="#axi4lite_top.sw_reg.rx_source_ip">axi4lite_top.sw_reg.rx_source_ip</a></tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100E8</tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_port"><tt><a href="#axi4lite_top.sw_reg.rx_source_port">axi4lite_top.sw_reg.rx_source_port</a></tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100EC</tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100F0</tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100F4</tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot1_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot1_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot1_ss_ctrl</a></tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100F8</tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot1_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot1_ss_status">axi4lite_top.sw_reg.tx_snapshot1_ss_status</a></tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01100FC</tt></td>
[2020-10-27 20:37:53,387][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110100</tt></td>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110104</tt></td>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA011010C</tt></td>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110110</tt></td>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0110114</tt></td>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 20:37:53,388][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-27 20:37:53,390][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-27 20:37:53,390][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-27 20:37:53,391][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 20:37:53,391][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-27 20:37:53,391][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-27 20:37:53,391][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-27 20:37:53,391][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe_tx_rx_direct
[2020-10-27 20:37:53,391][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,391][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-27 20:37:53,391][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,391][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" is new
[2020-10-27 20:37:53,391][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_ip1_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,391][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_dest_ip1_user_data_out" is new
[2020-10-27 20:37:53,391][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,391][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" is new
[2020-10-27 20:37:53,391][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_port1_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_dest_port1_user_data_out" is new
[2020-10-27 20:37:53,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" is new
[2020-10-27 20:37:53,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" is new
[2020-10-27 20:37:53,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" is new
[2020-10-27 20:37:53,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" is new
[2020-10-27 20:37:53,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_up" is new
[2020-10-27 20:37:53,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" is new
[2020-10-27 20:37:53,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" is new
[2020-10-27 20:37:53,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" is new
[2020-10-27 20:37:53,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,393][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" is new
[2020-10-27 20:37:53,393][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,393][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" is new
[2020-10-27 20:37:53,393][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,393][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" is new
[2020-10-27 20:37:53,393][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,393][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" is new
[2020-10-27 20:37:53,393][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,393][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" is new
[2020-10-27 20:37:53,393][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,393][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" is new
[2020-10-27 20:37:53,393][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,393][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" is new
[2020-10-27 20:37:53,393][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,393][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,393][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,393][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" is new
[2020-10-27 20:37:53,393][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,393][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,393][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,393][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" is new
[2020-10-27 20:37:53,393][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,394][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" is new
[2020-10-27 20:37:53,394][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_up" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,394][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_up" is new
[2020-10-27 20:37:53,394][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,394][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" is new
[2020-10-27 20:37:53,394][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,394][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" is new
[2020-10-27 20:37:53,394][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,394][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" is new
[2020-10-27 20:37:53,394][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,394][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" is new
[2020-10-27 20:37:53,394][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,394][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" is new
[2020-10-27 20:37:53,394][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,394][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" is new
[2020-10-27 20:37:53,394][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,394][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" is new
[2020-10-27 20:37:53,394][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,394][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" is new
[2020-10-27 20:37:53,394][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,394][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" is new
[2020-10-27 20:37:53,394][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,395][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_out" is new
[2020-10-27 20:37:53,395][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,395][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,395][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,395][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_out" is new
[2020-10-27 20:37:53,395][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,395][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,395][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_led_rx" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,395][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_led_rx" is new
[2020-10-27 20:37:53,395][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_led_tx" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,395][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_led_tx" is new
[2020-10-27 20:37:53,395][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_led_up" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,395][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_led_up" is new
[2020-10-27 20:37:53,395][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,395][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_bad_frame" is new
[2020-10-27 20:37:53,395][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_data" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,395][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_data" is new
[2020-10-27 20:37:53,395][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,395][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_end_of_frame" is new
[2020-10-27 20:37:53,395][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,395][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun" is new
[2020-10-27 20:37:53,395][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,396][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_source_ip" is new
[2020-10-27 20:37:53,396][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_source_port" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,396][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_source_port" is new
[2020-10-27 20:37:53,396][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_valid" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,396][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_valid" is new
[2020-10-27 20:37:53,396][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_afull" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,396][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_afull" is new
[2020-10-27 20:37:53,396][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_overflow" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,396][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_overflow" is new
[2020-10-27 20:37:53,396][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,396][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" is new
[2020-10-27 20:37:53,396][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,396][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" is new
[2020-10-27 20:37:53,396][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,396][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" is new
[2020-10-27 20:37:53,396][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,396][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_user_data_out" is new
[2020-10-27 20:37:53,396][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,396][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_user_data_out" is new
[2020-10-27 20:37:53,396][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,396][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_user_data_out" is new
[2020-10-27 20:37:53,396][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,397][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rst_user_data_out" is new
[2020-10-27 20:37:53,397][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,397][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" is new
[2020-10-27 20:37:53,397][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,397][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,397][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,397][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_data_out" is new
[2020-10-27 20:37:53,397][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,397][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,397][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,397][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" is new
[2020-10-27 20:37:53,397][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,397][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" is new
[2020-10-27 20:37:53,397][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,397][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" is new
[2020-10-27 20:37:53,397][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,397][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" is new
[2020-10-27 20:37:53,397][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,397][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" is new
[2020-10-27 20:37:53,397][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,397][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" is new
[2020-10-27 20:37:53,398][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,398][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" is new
[2020-10-27 20:37:53,398][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,398][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-27 20:37:53,398][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,398][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" is new
[2020-10-27 20:37:53,398][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,398][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" is new
[2020-10-27 20:37:53,398][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,398][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" is new
[2020-10-27 20:37:53,398][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,398][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" is new
[2020-10-27 20:37:53,398][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,398][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" is new
[2020-10-27 20:37:53,398][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,398][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" is new
[2020-10-27 20:37:53,398][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,398][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" is new
[2020-10-27 20:37:53,398][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,398][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" is new
[2020-10-27 20:37:53,399][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,399][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" is new
[2020-10-27 20:37:53,399][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,399][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rst" is new
[2020-10-27 20:37:53,399][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,399][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" is new
[2020-10-27 20:37:53,399][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,399][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" is new
[2020-10-27 20:37:53,399][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,399][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" is new
[2020-10-27 20:37:53,399][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,399][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" is new
[2020-10-27 20:37:53,399][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,399][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" is new
[2020-10-27 20:37:53,399][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,399][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" is new
[2020-10-27 20:37:53,399][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,399][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" is new
[2020-10-27 20:37:53,399][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,399][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" is new
[2020-10-27 20:37:53,399][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_linkup1_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,400][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_linkup1_user_data_in" is new
[2020-10-27 20:37:53,400][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,400][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" is new
[2020-10-27 20:37:53,400][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,400][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_user_data_in" is new
[2020-10-27 20:37:53,400][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,400][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" is new
[2020-10-27 20:37:53,400][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,400][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" is new
[2020-10-27 20:37:53,400][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,400][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" is new
[2020-10-27 20:37:53,400][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,400][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" is new
[2020-10-27 20:37:53,400][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,400][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" is new
[2020-10-27 20:37:53,400][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,400][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" is new
[2020-10-27 20:37:53,400][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,400][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" is new
[2020-10-27 20:37:53,400][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,401][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-27 20:37:53,401][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,401][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" is new
[2020-10-27 20:37:53,401][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,401][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" is new
[2020-10-27 20:37:53,401][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,401][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" is new
[2020-10-27 20:37:53,401][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,401][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" is new
[2020-10-27 20:37:53,401][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,401][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" is new
[2020-10-27 20:37:53,401][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,401][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" is new
[2020-10-27 20:37:53,401][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,401][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" is new
[2020-10-27 20:37:53,401][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,401][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" is new
[2020-10-27 20:37:53,401][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,401][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" is new
[2020-10-27 20:37:53,401][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rst" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,402][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rst" is new
[2020-10-27 20:37:53,402][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,402][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" is new
[2020-10-27 20:37:53,402][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,402][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" is new
[2020-10-27 20:37:53,402][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,402][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" is new
[2020-10-27 20:37:53,402][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,402][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" is new
[2020-10-27 20:37:53,402][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,402][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" is new
[2020-10-27 20:37:53,402][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,402][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" is new
[2020-10-27 20:37:53,402][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,402][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" is new
[2020-10-27 20:37:53,402][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,402][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" is new
[2020-10-27 20:37:53,402][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,402][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-27 20:37:53,403][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,403][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_user_data_in" is new
[2020-10-27 20:37:53,403][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,403][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxctr_user_data_in" is new
[2020-10-27 20:37:53,403][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,403][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_user_data_in" is new
[2020-10-27 20:37:53,403][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,403][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_user_data_in" is new
[2020-10-27 20:37:53,403][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,403][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_addr" is new
[2020-10-27 20:37:53,403][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,403][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_in" is new
[2020-10-27 20:37:53,403][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,403][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_we" is new
[2020-10-27 20:37:53,403][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,403][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_user_data_in" is new
[2020-10-27 20:37:53,403][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,403][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_user_data_in" is new
[2020-10-27 20:37:53,403][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,403][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txctr_user_data_in" is new
[2020-10-27 20:37:53,404][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,404][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_user_data_in" is new
[2020-10-27 20:37:53,404][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,404][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txofctr_user_data_in" is new
[2020-10-27 20:37:53,404][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,404][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_addr" is new
[2020-10-27 20:37:53,404][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,404][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_in" is new
[2020-10-27 20:37:53,404][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,404][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_we" is new
[2020-10-27 20:37:53,404][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,404][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_user_data_in" is new
[2020-10-27 20:37:53,404][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,404][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_user_data_in" is new
[2020-10-27 20:37:53,404][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rst" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,404][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rst" is new
[2020-10-27 20:37:53,404][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_ack" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,404][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_ack" is new
[2020-10-27 20:37:53,404][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,405][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun_ack" is new
[2020-10-27 20:37:53,405][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_data" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,405][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_data" is new
[2020-10-27 20:37:53,405][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,405][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_ip" is new
[2020-10-27 20:37:53,405][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,405][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_port" is new
[2020-10-27 20:37:53,405][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,405][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_end_of_frame" is new
[2020-10-27 20:37:53,405][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_valid" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,405][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_valid" is new
[2020-10-27 20:37:53,405][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,405][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" is new
[2020-10-27 20:37:53,405][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_gateway" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,405][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_gateway" is new
[2020-10-27 20:37:53,405][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,405][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" is new
[2020-10-27 20:37:53,405][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_gateway" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,405][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_gateway" is new
[2020-10-27 20:37:53,406][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,406][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" is new
[2020-10-27 20:37:53,406][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,406][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" is new
[2020-10-27 20:37:53,406][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,406][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in" is new
[2020-10-27 20:37:53,406][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,406][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in" is new
[2020-10-27 20:37:53,406][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,406][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" is new
[2020-10-27 20:37:53,406][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,406][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" is new
[2020-10-27 20:37:53,406][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,406][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" is new
[2020-10-27 20:37:53,406][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,406][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" is new
[2020-10-27 20:37:53,406][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,406][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" is new
[2020-10-27 20:37:53,406][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,407][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" is new
[2020-10-27 20:37:53,407][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,407][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_addr" is new
[2020-10-27 20:37:53,407][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,407][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_data_in" is new
[2020-10-27 20:37:53,407][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,407][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_we" is new
[2020-10-27 20:37:53,407][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,407][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_user_data_in" is new
[2020-10-27 20:37:53,408][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-27 20:37:53,408][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-27 20:37:53,408][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx
[2020-10-27 20:37:53,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway to top
[2020-10-27 20:37:53,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" is new
[2020-10-27 20:37:53,408][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-27 20:37:53,408][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,408][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext" is new
[2020-10-27 20:37:53,408][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1
[2020-10-27 20:37:53,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_gateway to top
[2020-10-27 20:37:53,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_gateway" is new
[2020-10-27 20:37:53,408][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-27 20:37:53,408][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,408][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext" is new
[2020-10-27 20:37:53,408][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led1_gbe0_up
[2020-10-27 20:37:53,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway to top
[2020-10-27 20:37:53,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" is new
[2020-10-27 20:37:53,409][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-27 20:37:53,409][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,409][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext" is new
[2020-10-27 20:37:53,409][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led1_gbe0_up1
[2020-10-27 20:37:53,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_gateway to top
[2020-10-27 20:37:53,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_gateway" is new
[2020-10-27 20:37:53,409][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-27 20:37:53,409][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,409][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext" is new
[2020-10-27 20:37:53,409][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx
[2020-10-27 20:37:53,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway to top
[2020-10-27 20:37:53,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" is new
[2020-10-27 20:37:53,409][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-27 20:37:53,409][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,409][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext" is new
[2020-10-27 20:37:53,409][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led3_gbe1_up
[2020-10-27 20:37:53,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway to top
[2020-10-27 20:37:53,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" is new
[2020-10-27 20:37:53,410][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-27 20:37:53,410][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,410][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext" is new
[2020-10-27 20:37:53,410][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_ip
[2020-10-27 20:37:53,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip_out to top
[2020-10-27 20:37:53,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out" is new
[2020-10-27 20:37:53,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out to top
[2020-10-27 20:37:53,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" is new
[2020-10-27 20:37:53,410][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_ip1
[2020-10-27 20:37:53,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip1_out to top
[2020-10-27 20:37:53,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip1_out" is new
[2020-10-27 20:37:53,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip1_user_data_out to top
[2020-10-27 20:37:53,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip1_user_data_out" is new
[2020-10-27 20:37:53,410][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_port
[2020-10-27 20:37:53,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port_out to top
[2020-10-27 20:37:53,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out" is new
[2020-10-27 20:37:53,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port_user_data_out to top
[2020-10-27 20:37:53,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" is new
[2020-10-27 20:37:53,411][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_port1
[2020-10-27 20:37:53,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port1_out to top
[2020-10-27 20:37:53,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port1_out" is new
[2020-10-27 20:37:53,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port1_user_data_out to top
[2020-10-27 20:37:53,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port1_user_data_out" is new
[2020-10-27 20:37:53,411][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr
[2020-10-27 20:37:53,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in to top
[2020-10-27 20:37:53,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" is new
[2020-10-27 20:37:53,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in to top
[2020-10-27 20:37:53,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in" is new
[2020-10-27 20:37:53,411][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxctr
[2020-10-27 20:37:53,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in to top
[2020-10-27 20:37:53,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" is new
[2020-10-27 20:37:53,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in to top
[2020-10-27 20:37:53,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in" is new
[2020-10-27 20:37:53,412][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr
[2020-10-27 20:37:53,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in to top
[2020-10-27 20:37:53,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" is new
[2020-10-27 20:37:53,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in to top
[2020-10-27 20:37:53,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in" is new
[2020-10-27 20:37:53,412][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxofctr
[2020-10-27 20:37:53,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in to top
[2020-10-27 20:37:53,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" is new
[2020-10-27 20:37:53,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in to top
[2020-10-27 20:37:53,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in" is new
[2020-10-27 20:37:53,412][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl
[2020-10-27 20:37:53,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out to top
[2020-10-27 20:37:53,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out" is new
[2020-10-27 20:37:53,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-27 20:37:53,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,412][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status
[2020-10-27 20:37:53,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in to top
[2020-10-27 20:37:53,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-27 20:37:53,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in to top
[2020-10-27 20:37:53,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in" is new
[2020-10-27 20:37:53,413][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr
[2020-10-27 20:37:53,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in to top
[2020-10-27 20:37:53,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" is new
[2020-10-27 20:37:53,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in to top
[2020-10-27 20:37:53,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in" is new
[2020-10-27 20:37:53,413][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txctr
[2020-10-27 20:37:53,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in to top
[2020-10-27 20:37:53,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" is new
[2020-10-27 20:37:53,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in to top
[2020-10-27 20:37:53,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in" is new
[2020-10-27 20:37:53,413][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txfullctr
[2020-10-27 20:37:53,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in to top
[2020-10-27 20:37:53,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" is new
[2020-10-27 20:37:53,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in to top
[2020-10-27 20:37:53,413][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in" is new
[2020-10-27 20:37:53,413][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txofctr
[2020-10-27 20:37:53,413][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in to top
[2020-10-27 20:37:53,414][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" is new
[2020-10-27 20:37:53,414][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in to top
[2020-10-27 20:37:53,414][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in" is new
[2020-10-27 20:37:53,414][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl
[2020-10-27 20:37:53,414][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out to top
[2020-10-27 20:37:53,414][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out" is new
[2020-10-27 20:37:53,414][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-27 20:37:53,414][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,414][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status
[2020-10-27 20:37:53,414][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in to top
[2020-10-27 20:37:53,414][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" is new
[2020-10-27 20:37:53,414][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in to top
[2020-10-27 20:37:53,414][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in" is new
[2020-10-27 20:37:53,414][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txvldctr
[2020-10-27 20:37:53,414][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in to top
[2020-10-27 20:37:53,414][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" is new
[2020-10-27 20:37:53,414][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in to top
[2020-10-27 20:37:53,415][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in" is new
[2020-10-27 20:37:53,415][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_linkup
[2020-10-27 20:37:53,415][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in to top
[2020-10-27 20:37:53,415][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" is new
[2020-10-27 20:37:53,415][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in to top
[2020-10-27 20:37:53,415][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in" is new
[2020-10-27 20:37:53,415][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_linkup1
[2020-10-27 20:37:53,415][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup1_user_data_in to top
[2020-10-27 20:37:53,415][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup1_user_data_in" is new
[2020-10-27 20:37:53,415][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup1_in to top
[2020-10-27 20:37:53,415][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup1_in" is new
[2020-10-27 20:37:53,415][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt
[2020-10-27 20:37:53,415][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in to top
[2020-10-27 20:37:53,415][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" is new
[2020-10-27 20:37:53,415][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in to top
[2020-10-27 20:37:53,415][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in" is new
[2020-10-27 20:37:53,415][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1
[2020-10-27 20:37:53,415][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_user_data_in to top
[2020-10-27 20:37:53,416][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_user_data_in" is new
[2020-10-27 20:37:53,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_in to top
[2020-10-27 20:37:53,416][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_in" is new
[2020-10-27 20:37:53,416][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr
[2020-10-27 20:37:53,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in to top
[2020-10-27 20:37:53,416][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" is new
[2020-10-27 20:37:53,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in to top
[2020-10-27 20:37:53,416][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in" is new
[2020-10-27 20:37:53,416][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxctr
[2020-10-27 20:37:53,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in to top
[2020-10-27 20:37:53,416][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" is new
[2020-10-27 20:37:53,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in to top
[2020-10-27 20:37:53,416][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in" is new
[2020-10-27 20:37:53,416][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr
[2020-10-27 20:37:53,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in to top
[2020-10-27 20:37:53,416][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" is new
[2020-10-27 20:37:53,416][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in to top
[2020-10-27 20:37:53,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in" is new
[2020-10-27 20:37:53,417][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxofctr
[2020-10-27 20:37:53,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in to top
[2020-10-27 20:37:53,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" is new
[2020-10-27 20:37:53,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in to top
[2020-10-27 20:37:53,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in" is new
[2020-10-27 20:37:53,417][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl
[2020-10-27 20:37:53,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out to top
[2020-10-27 20:37:53,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out" is new
[2020-10-27 20:37:53,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out to top
[2020-10-27 20:37:53,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,417][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status
[2020-10-27 20:37:53,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in to top
[2020-10-27 20:37:53,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-27 20:37:53,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in to top
[2020-10-27 20:37:53,417][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in" is new
[2020-10-27 20:37:53,417][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr
[2020-10-27 20:37:53,417][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in to top
[2020-10-27 20:37:53,418][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" is new
[2020-10-27 20:37:53,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in to top
[2020-10-27 20:37:53,418][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in" is new
[2020-10-27 20:37:53,418][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txctr
[2020-10-27 20:37:53,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in to top
[2020-10-27 20:37:53,418][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" is new
[2020-10-27 20:37:53,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in to top
[2020-10-27 20:37:53,418][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in" is new
[2020-10-27 20:37:53,418][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txfullctr
[2020-10-27 20:37:53,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in to top
[2020-10-27 20:37:53,418][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" is new
[2020-10-27 20:37:53,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in to top
[2020-10-27 20:37:53,418][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in" is new
[2020-10-27 20:37:53,418][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txofctr
[2020-10-27 20:37:53,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in to top
[2020-10-27 20:37:53,418][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" is new
[2020-10-27 20:37:53,418][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in to top
[2020-10-27 20:37:53,419][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in" is new
[2020-10-27 20:37:53,419][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl
[2020-10-27 20:37:53,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out to top
[2020-10-27 20:37:53,419][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out" is new
[2020-10-27 20:37:53,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out to top
[2020-10-27 20:37:53,419][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,419][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status
[2020-10-27 20:37:53,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in to top
[2020-10-27 20:37:53,419][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" is new
[2020-10-27 20:37:53,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in to top
[2020-10-27 20:37:53,419][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in" is new
[2020-10-27 20:37:53,419][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txvldctr
[2020-10-27 20:37:53,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in to top
[2020-10-27 20:37:53,419][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" is new
[2020-10-27 20:37:53,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in to top
[2020-10-27 20:37:53,419][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in" is new
[2020-10-27 20:37:53,419][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_linkup
[2020-10-27 20:37:53,419][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in to top
[2020-10-27 20:37:53,420][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" is new
[2020-10-27 20:37:53,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in to top
[2020-10-27 20:37:53,420][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in" is new
[2020-10-27 20:37:53,420][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt
[2020-10-27 20:37:53,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in to top
[2020-10-27 20:37:53,420][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-27 20:37:53,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in to top
[2020-10-27 20:37:53,420][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in" is new
[2020-10-27 20:37:53,420][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr
[2020-10-27 20:37:53,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_user_data_in to top
[2020-10-27 20:37:53,420][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_user_data_in" is new
[2020-10-27 20:37:53,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in to top
[2020-10-27 20:37:53,420][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in" is new
[2020-10-27 20:37:53,420][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxctr
[2020-10-27 20:37:53,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_user_data_in to top
[2020-10-27 20:37:53,420][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxctr_user_data_in" is new
[2020-10-27 20:37:53,420][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in to top
[2020-10-27 20:37:53,420][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in" is new
[2020-10-27 20:37:53,421][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr
[2020-10-27 20:37:53,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_user_data_in to top
[2020-10-27 20:37:53,421][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_user_data_in" is new
[2020-10-27 20:37:53,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in to top
[2020-10-27 20:37:53,421][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in" is new
[2020-10-27 20:37:53,421][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxofctr
[2020-10-27 20:37:53,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_user_data_in to top
[2020-10-27 20:37:53,421][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_user_data_in" is new
[2020-10-27 20:37:53,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in to top
[2020-10-27 20:37:53,421][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in" is new
[2020-10-27 20:37:53,421][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl
[2020-10-27 20:37:53,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out to top
[2020-10-27 20:37:53,421][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out" is new
[2020-10-27 20:37:53,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_user_data_out to top
[2020-10-27 20:37:53,421][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,421][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status
[2020-10-27 20:37:53,421][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_user_data_in to top
[2020-10-27 20:37:53,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_user_data_in" is new
[2020-10-27 20:37:53,422][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in to top
[2020-10-27 20:37:53,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in" is new
[2020-10-27 20:37:53,422][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr
[2020-10-27 20:37:53,422][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_user_data_in to top
[2020-10-27 20:37:53,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_user_data_in" is new
[2020-10-27 20:37:53,422][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in to top
[2020-10-27 20:37:53,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in" is new
[2020-10-27 20:37:53,422][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_txctr
[2020-10-27 20:37:53,422][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_user_data_in to top
[2020-10-27 20:37:53,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txctr_user_data_in" is new
[2020-10-27 20:37:53,422][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_in to top
[2020-10-27 20:37:53,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txctr_in" is new
[2020-10-27 20:37:53,422][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_txfullctr
[2020-10-27 20:37:53,422][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_user_data_in to top
[2020-10-27 20:37:53,422][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_user_data_in" is new
[2020-10-27 20:37:53,422][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in to top
[2020-10-27 20:37:53,423][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in" is new
[2020-10-27 20:37:53,423][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_txofctr
[2020-10-27 20:37:53,423][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_user_data_in to top
[2020-10-27 20:37:53,423][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txofctr_user_data_in" is new
[2020-10-27 20:37:53,423][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in to top
[2020-10-27 20:37:53,423][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in" is new
[2020-10-27 20:37:53,423][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl
[2020-10-27 20:37:53,423][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out to top
[2020-10-27 20:37:53,423][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out" is new
[2020-10-27 20:37:53,423][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_user_data_out to top
[2020-10-27 20:37:53,423][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,423][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status
[2020-10-27 20:37:53,423][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_user_data_in to top
[2020-10-27 20:37:53,423][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_user_data_in" is new
[2020-10-27 20:37:53,423][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in to top
[2020-10-27 20:37:53,423][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in" is new
[2020-10-27 20:37:53,423][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_txvldctr
[2020-10-27 20:37:53,423][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_user_data_in to top
[2020-10-27 20:37:53,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_user_data_in" is new
[2020-10-27 20:37:53,424][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in to top
[2020-10-27 20:37:53,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in" is new
[2020-10-27 20:37:53,424][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_enable
[2020-10-27 20:37:53,424][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out to top
[2020-10-27 20:37:53,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out" is new
[2020-10-27 20:37:53,424][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out to top
[2020-10-27 20:37:53,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" is new
[2020-10-27 20:37:53,424][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len
[2020-10-27 20:37:53,424][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out to top
[2020-10-27 20:37:53,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out" is new
[2020-10-27 20:37:53,424][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out to top
[2020-10-27 20:37:53,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" is new
[2020-10-27 20:37:53,424][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_period
[2020-10-27 20:37:53,424][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out to top
[2020-10-27 20:37:53,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out" is new
[2020-10-27 20:37:53,424][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out to top
[2020-10-27 20:37:53,424][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" is new
[2020-10-27 20:37:53,425][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1
[2020-10-27 20:37:53,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_out to top
[2020-10-27 20:37:53,425][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_out" is new
[2020-10-27 20:37:53,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_user_data_out to top
[2020-10-27 20:37:53,425][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_user_data_out" is new
[2020-10-27 20:37:53,425][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1
[2020-10-27 20:37:53,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_out to top
[2020-10-27 20:37:53,425][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_out" is new
[2020-10-27 20:37:53,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_user_data_out to top
[2020-10-27 20:37:53,425][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_user_data_out" is new
[2020-10-27 20:37:53,425][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim1_period1
[2020-10-27 20:37:53,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_out to top
[2020-10-27 20:37:53,425][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_out" is new
[2020-10-27 20:37:53,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_user_data_out to top
[2020-10-27 20:37:53,425][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_user_data_out" is new
[2020-10-27 20:37:53,425][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rst
[2020-10-27 20:37:53,425][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rst_out to top
[2020-10-27 20:37:53,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out" is new
[2020-10-27 20:37:53,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rst_user_data_out to top
[2020-10-27 20:37:53,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_user_data_out" is new
[2020-10-27 20:37:53,426][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_bad_frame
[2020-10-27 20:37:53,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in to top
[2020-10-27 20:37:53,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in" is new
[2020-10-27 20:37:53,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in to top
[2020-10-27 20:37:53,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_in" is new
[2020-10-27 20:37:53,426][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_end_of_frame
[2020-10-27 20:37:53,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in to top
[2020-10-27 20:37:53,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in" is new
[2020-10-27 20:37:53,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in to top
[2020-10-27 20:37:53,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in" is new
[2020-10-27 20:37:53,426][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_source_ip
[2020-10-27 20:37:53,426][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in to top
[2020-10-27 20:37:53,426][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" is new
[2020-10-27 20:37:53,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in to top
[2020-10-27 20:37:53,427][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in" is new
[2020-10-27 20:37:53,427][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_source_port
[2020-10-27 20:37:53,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in to top
[2020-10-27 20:37:53,427][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" is new
[2020-10-27 20:37:53,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in to top
[2020-10-27 20:37:53,427][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in" is new
[2020-10-27 20:37:53,427][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl
[2020-10-27 20:37:53,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out to top
[2020-10-27 20:37:53,427][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out" is new
[2020-10-27 20:37:53,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-27 20:37:53,427][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,427][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status
[2020-10-27 20:37:53,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in to top
[2020-10-27 20:37:53,427][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" is new
[2020-10-27 20:37:53,427][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in to top
[2020-10-27 20:37:53,427][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in" is new
[2020-10-27 20:37:53,428][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl
[2020-10-27 20:37:53,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_out to top
[2020-10-27 20:37:53,428][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_out" is new
[2020-10-27 20:37:53,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_user_data_out to top
[2020-10-27 20:37:53,428][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_user_data_out" is new
[2020-10-27 20:37:53,428][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status
[2020-10-27 20:37:53,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_user_data_in to top
[2020-10-27 20:37:53,428][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_user_data_in" is new
[2020-10-27 20:37:53,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_in to top
[2020-10-27 20:37:53,428][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_in" is new
[2020-10-27 20:37:53,428][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-27 20:37:53,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-27 20:37:53,428][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-27 20:37:53,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-27 20:37:53,428][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-27 20:37:53,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_we to top
[2020-10-27 20:37:53,428][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_we" is new
[2020-10-27 20:37:53,428][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in to top
[2020-10-27 20:37:53,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in" is new
[2020-10-27 20:37:53,429][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-27 20:37:53,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-27 20:37:53,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-27 20:37:53,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-27 20:37:53,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-27 20:37:53,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr to top
[2020-10-27 20:37:53,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" is new
[2020-10-27 20:37:53,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in to top
[2020-10-27 20:37:53,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" is new
[2020-10-27 20:37:53,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out to top
[2020-10-27 20:37:53,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" is new
[2020-10-27 20:37:53,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we to top
[2020-10-27 20:37:53,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" is new
[2020-10-27 20:37:53,429][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr to top
[2020-10-27 20:37:53,429][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" is new
[2020-10-27 20:37:53,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in to top
[2020-10-27 20:37:53,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" is new
[2020-10-27 20:37:53,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out to top
[2020-10-27 20:37:53,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" is new
[2020-10-27 20:37:53,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we to top
[2020-10-27 20:37:53,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" is new
[2020-10-27 20:37:53,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr to top
[2020-10-27 20:37:53,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" is new
[2020-10-27 20:37:53,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in to top
[2020-10-27 20:37:53,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" is new
[2020-10-27 20:37:53,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out to top
[2020-10-27 20:37:53,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" is new
[2020-10-27 20:37:53,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we to top
[2020-10-27 20:37:53,430][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" is new
[2020-10-27 20:37:53,430][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr to top
[2020-10-27 20:37:53,431][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" is new
[2020-10-27 20:37:53,431][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in to top
[2020-10-27 20:37:53,431][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" is new
[2020-10-27 20:37:53,431][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out to top
[2020-10-27 20:37:53,431][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" is new
[2020-10-27 20:37:53,431][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we to top
[2020-10-27 20:37:53,431][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" is new
[2020-10-27 20:37:53,431][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_rxs_ss_bram_gbe2_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_addr to top
[2020-10-27 20:37:53,431][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_addr" is new
[2020-10-27 20:37:53,431][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_rxs_ss_bram_gbe2_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_in to top
[2020-10-27 20:37:53,431][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_in" is new
[2020-10-27 20:37:53,431][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_rxs_ss_bram_gbe2_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_out to top
[2020-10-27 20:37:53,431][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_out" is new
[2020-10-27 20:37:53,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_rxs_ss_bram_gbe2_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_we to top
[2020-10-27 20:37:53,432][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_we" is new
[2020-10-27 20:37:53,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_txs_ss_bram_gbe2_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_addr to top
[2020-10-27 20:37:53,432][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_addr" is new
[2020-10-27 20:37:53,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_txs_ss_bram_gbe2_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_in to top
[2020-10-27 20:37:53,432][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_in" is new
[2020-10-27 20:37:53,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_txs_ss_bram_gbe2_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_out to top
[2020-10-27 20:37:53,432][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_out" is new
[2020-10-27 20:37:53,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_txs_ss_bram_gbe2_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_we to top
[2020-10-27 20:37:53,432][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_we" is new
[2020-10-27 20:37:53,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr to top
[2020-10-27 20:37:53,432][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" is new
[2020-10-27 20:37:53,432][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in to top
[2020-10-27 20:37:53,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" is new
[2020-10-27 20:37:53,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out to top
[2020-10-27 20:37:53,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" is new
[2020-10-27 20:37:53,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we to top
[2020-10-27 20:37:53,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" is new
[2020-10-27 20:37:53,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot1_ss_bram_tx_snapshot1_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_addr to top
[2020-10-27 20:37:53,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_addr" is new
[2020-10-27 20:37:53,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot1_ss_bram_tx_snapshot1_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_data_in to top
[2020-10-27 20:37:53,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_data_in" is new
[2020-10-27 20:37:53,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot1_ss_bram_tx_snapshot1_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_data_out to top
[2020-10-27 20:37:53,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_data_out" is new
[2020-10-27 20:37:53,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot1_ss_bram_tx_snapshot1_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_we to top
[2020-10-27 20:37:53,433][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_we" is new
[2020-10-27 20:37:53,433][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_tx_rx_direct_dest_ip_out to top
[2020-10-27 20:37:53,433][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out" already exists
[2020-10-27 20:37:53,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_tx_rx_direct_dest_ip_out_we to top
[2020-10-27 20:37:53,434][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out_we" is new
[2020-10-27 20:37:53,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip1_out as signal zcu111_tengbe_tx_rx_direct_dest_ip1_out to top
[2020-10-27 20:37:53,434][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip1_out" already exists
[2020-10-27 20:37:53,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip1_out_we as signal zcu111_tengbe_tx_rx_direct_dest_ip1_out_we to top
[2020-10-27 20:37:53,434][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip1_out_we" is new
[2020-10-27 20:37:53,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_tx_rx_direct_dest_port_out to top
[2020-10-27 20:37:53,434][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out" already exists
[2020-10-27 20:37:53,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_tx_rx_direct_dest_port_out_we to top
[2020-10-27 20:37:53,434][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out_we" is new
[2020-10-27 20:37:53,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port1_out as signal zcu111_tengbe_tx_rx_direct_dest_port1_out to top
[2020-10-27 20:37:53,434][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port1_out" already exists
[2020-10-27 20:37:53,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port1_out_we as signal zcu111_tengbe_tx_rx_direct_dest_port1_out_we to top
[2020-10-27 20:37:53,434][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port1_out_we" is new
[2020-10-27 20:37:53,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in to top
[2020-10-27 20:37:53,434][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in" already exists
[2020-10-27 20:37:53,434][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we to top
[2020-10-27 20:37:53,434][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we" is new
[2020-10-27 20:37:53,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in to top
[2020-10-27 20:37:53,435][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in" already exists
[2020-10-27 20:37:53,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we to top
[2020-10-27 20:37:53,435][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we" is new
[2020-10-27 20:37:53,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in to top
[2020-10-27 20:37:53,435][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in" already exists
[2020-10-27 20:37:53,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we to top
[2020-10-27 20:37:53,435][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we" is new
[2020-10-27 20:37:53,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in to top
[2020-10-27 20:37:53,435][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in" already exists
[2020-10-27 20:37:53,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we to top
[2020-10-27 20:37:53,435][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we" is new
[2020-10-27 20:37:53,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out to top
[2020-10-27 20:37:53,435][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-27 20:37:53,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-27 20:37:53,435][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-27 20:37:53,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in to top
[2020-10-27 20:37:53,435][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in" already exists
[2020-10-27 20:37:53,435][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we to top
[2020-10-27 20:37:53,436][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we" is new
[2020-10-27 20:37:53,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in to top
[2020-10-27 20:37:53,436][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in" already exists
[2020-10-27 20:37:53,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we to top
[2020-10-27 20:37:53,436][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we" is new
[2020-10-27 20:37:53,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in to top
[2020-10-27 20:37:53,436][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in" already exists
[2020-10-27 20:37:53,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we to top
[2020-10-27 20:37:53,436][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we" is new
[2020-10-27 20:37:53,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in to top
[2020-10-27 20:37:53,436][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in" already exists
[2020-10-27 20:37:53,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we to top
[2020-10-27 20:37:53,436][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we" is new
[2020-10-27 20:37:53,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in to top
[2020-10-27 20:37:53,436][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in" already exists
[2020-10-27 20:37:53,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we to top
[2020-10-27 20:37:53,436][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we" is new
[2020-10-27 20:37:53,436][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out to top
[2020-10-27 20:37:53,437][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out" already exists
[2020-10-27 20:37:53,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we to top
[2020-10-27 20:37:53,437][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-27 20:37:53,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in to top
[2020-10-27 20:37:53,437][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in" already exists
[2020-10-27 20:37:53,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we to top
[2020-10-27 20:37:53,437][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we" is new
[2020-10-27 20:37:53,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in to top
[2020-10-27 20:37:53,437][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in" already exists
[2020-10-27 20:37:53,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we to top
[2020-10-27 20:37:53,437][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we" is new
[2020-10-27 20:37:53,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in to top
[2020-10-27 20:37:53,437][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in" already exists
[2020-10-27 20:37:53,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we to top
[2020-10-27 20:37:53,437][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we" is new
[2020-10-27 20:37:53,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup1_in as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup1_in to top
[2020-10-27 20:37:53,437][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup1_in" already exists
[2020-10-27 20:37:53,437][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup1_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup1_in_we to top
[2020-10-27 20:37:53,438][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup1_in_we" is new
[2020-10-27 20:37:53,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in to top
[2020-10-27 20:37:53,438][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in" already exists
[2020-10-27 20:37:53,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we to top
[2020-10-27 20:37:53,438][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we" is new
[2020-10-27 20:37:53,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt1_in as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_in to top
[2020-10-27 20:37:53,438][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_in" already exists
[2020-10-27 20:37:53,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt1_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_in_we to top
[2020-10-27 20:37:53,438][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_in_we" is new
[2020-10-27 20:37:53,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in to top
[2020-10-27 20:37:53,438][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in" already exists
[2020-10-27 20:37:53,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we to top
[2020-10-27 20:37:53,438][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we" is new
[2020-10-27 20:37:53,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in to top
[2020-10-27 20:37:53,438][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in" already exists
[2020-10-27 20:37:53,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we to top
[2020-10-27 20:37:53,438][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we" is new
[2020-10-27 20:37:53,438][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in to top
[2020-10-27 20:37:53,439][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in" already exists
[2020-10-27 20:37:53,439][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we to top
[2020-10-27 20:37:53,439][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we" is new
[2020-10-27 20:37:53,439][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in to top
[2020-10-27 20:37:53,439][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in" already exists
[2020-10-27 20:37:53,439][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we to top
[2020-10-27 20:37:53,439][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we" is new
[2020-10-27 20:37:53,439][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out to top
[2020-10-27 20:37:53,439][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out" already exists
[2020-10-27 20:37:53,439][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we to top
[2020-10-27 20:37:53,439][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we" is new
[2020-10-27 20:37:53,439][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in to top
[2020-10-27 20:37:53,439][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in" already exists
[2020-10-27 20:37:53,439][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we to top
[2020-10-27 20:37:53,439][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we" is new
[2020-10-27 20:37:53,439][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in to top
[2020-10-27 20:37:53,439][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in" already exists
[2020-10-27 20:37:53,439][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we to top
[2020-10-27 20:37:53,440][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we" is new
[2020-10-27 20:37:53,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in to top
[2020-10-27 20:37:53,440][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in" already exists
[2020-10-27 20:37:53,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we to top
[2020-10-27 20:37:53,440][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we" is new
[2020-10-27 20:37:53,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in to top
[2020-10-27 20:37:53,440][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in" already exists
[2020-10-27 20:37:53,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we to top
[2020-10-27 20:37:53,440][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we" is new
[2020-10-27 20:37:53,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in to top
[2020-10-27 20:37:53,440][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in" already exists
[2020-10-27 20:37:53,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we to top
[2020-10-27 20:37:53,440][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we" is new
[2020-10-27 20:37:53,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out to top
[2020-10-27 20:37:53,440][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out" already exists
[2020-10-27 20:37:53,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we to top
[2020-10-27 20:37:53,440][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we" is new
[2020-10-27 20:37:53,440][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in to top
[2020-10-27 20:37:53,441][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in" already exists
[2020-10-27 20:37:53,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we to top
[2020-10-27 20:37:53,441][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we" is new
[2020-10-27 20:37:53,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in to top
[2020-10-27 20:37:53,441][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in" already exists
[2020-10-27 20:37:53,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we to top
[2020-10-27 20:37:53,441][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we" is new
[2020-10-27 20:37:53,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in to top
[2020-10-27 20:37:53,441][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in" already exists
[2020-10-27 20:37:53,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we to top
[2020-10-27 20:37:53,441][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we" is new
[2020-10-27 20:37:53,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in to top
[2020-10-27 20:37:53,441][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in" already exists
[2020-10-27 20:37:53,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we to top
[2020-10-27 20:37:53,441][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we" is new
[2020-10-27 20:37:53,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in to top
[2020-10-27 20:37:53,441][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in" already exists
[2020-10-27 20:37:53,441][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in_we to top
[2020-10-27 20:37:53,442][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in_we" is new
[2020-10-27 20:37:53,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in to top
[2020-10-27 20:37:53,442][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in" already exists
[2020-10-27 20:37:53,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in_we to top
[2020-10-27 20:37:53,442][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in_we" is new
[2020-10-27 20:37:53,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in to top
[2020-10-27 20:37:53,442][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in" already exists
[2020-10-27 20:37:53,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in_we to top
[2020-10-27 20:37:53,442][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in_we" is new
[2020-10-27 20:37:53,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in to top
[2020-10-27 20:37:53,442][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in" already exists
[2020-10-27 20:37:53,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in_we to top
[2020-10-27 20:37:53,442][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in_we" is new
[2020-10-27 20:37:53,442][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out to top
[2020-10-27 20:37:53,442][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out" already exists
[2020-10-27 20:37:53,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out_we to top
[2020-10-27 20:37:53,443][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out_we" is new
[2020-10-27 20:37:53,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in to top
[2020-10-27 20:37:53,443][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in" already exists
[2020-10-27 20:37:53,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in_we to top
[2020-10-27 20:37:53,443][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in_we" is new
[2020-10-27 20:37:53,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in to top
[2020-10-27 20:37:53,443][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in" already exists
[2020-10-27 20:37:53,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in_we to top
[2020-10-27 20:37:53,443][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in_we" is new
[2020-10-27 20:37:53,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_in to top
[2020-10-27 20:37:53,443][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txctr_in" already exists
[2020-10-27 20:37:53,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_in_we to top
[2020-10-27 20:37:53,443][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txctr_in_we" is new
[2020-10-27 20:37:53,443][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in to top
[2020-10-27 20:37:53,444][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in" already exists
[2020-10-27 20:37:53,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in_we to top
[2020-10-27 20:37:53,444][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in_we" is new
[2020-10-27 20:37:53,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in to top
[2020-10-27 20:37:53,444][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in" already exists
[2020-10-27 20:37:53,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in_we to top
[2020-10-27 20:37:53,444][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in_we" is new
[2020-10-27 20:37:53,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out to top
[2020-10-27 20:37:53,444][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out" already exists
[2020-10-27 20:37:53,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out_we to top
[2020-10-27 20:37:53,444][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out_we" is new
[2020-10-27 20:37:53,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in to top
[2020-10-27 20:37:53,444][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in" already exists
[2020-10-27 20:37:53,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in_we to top
[2020-10-27 20:37:53,444][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in_we" is new
[2020-10-27 20:37:53,444][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in to top
[2020-10-27 20:37:53,444][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in" already exists
[2020-10-27 20:37:53,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in_we to top
[2020-10-27 20:37:53,445][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in_we" is new
[2020-10-27 20:37:53,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out to top
[2020-10-27 20:37:53,445][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out" already exists
[2020-10-27 20:37:53,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we to top
[2020-10-27 20:37:53,445][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we" is new
[2020-10-27 20:37:53,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out to top
[2020-10-27 20:37:53,445][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out" already exists
[2020-10-27 20:37:53,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we to top
[2020-10-27 20:37:53,445][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we" is new
[2020-10-27 20:37:53,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out to top
[2020-10-27 20:37:53,445][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out" already exists
[2020-10-27 20:37:53,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we to top
[2020-10-27 20:37:53,445][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we" is new
[2020-10-27 20:37:53,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim1_enable1_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_out to top
[2020-10-27 20:37:53,445][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_out" already exists
[2020-10-27 20:37:53,445][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim1_enable1_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_out_we to top
[2020-10-27 20:37:53,446][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_out_we" is new
[2020-10-27 20:37:53,446][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim1_payload_len1_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_out to top
[2020-10-27 20:37:53,446][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_out" already exists
[2020-10-27 20:37:53,446][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim1_payload_len1_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_out_we to top
[2020-10-27 20:37:53,446][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_out_we" is new
[2020-10-27 20:37:53,446][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim1_period1_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_out to top
[2020-10-27 20:37:53,446][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_out" already exists
[2020-10-27 20:37:53,446][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim1_period1_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_out_we to top
[2020-10-27 20:37:53,446][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_out_we" is new
[2020-10-27 20:37:53,446][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_tx_rx_direct_rst_out to top
[2020-10-27 20:37:53,446][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out" already exists
[2020-10-27 20:37:53,446][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_tx_rx_direct_rst_out_we to top
[2020-10-27 20:37:53,446][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out_we" is new
[2020-10-27 20:37:53,446][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_bad_frame_in as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in to top
[2020-10-27 20:37:53,447][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_in" already exists
[2020-10-27 20:37:53,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_bad_frame_in_we as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in_we to top
[2020-10-27 20:37:53,447][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_in_we" is new
[2020-10-27 20:37:53,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_end_of_frame_in as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in to top
[2020-10-27 20:37:53,447][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in" already exists
[2020-10-27 20:37:53,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_end_of_frame_in_we as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in_we to top
[2020-10-27 20:37:53,447][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in_we" is new
[2020-10-27 20:37:53,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in to top
[2020-10-27 20:37:53,447][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in" already exists
[2020-10-27 20:37:53,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in_we as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we to top
[2020-10-27 20:37:53,447][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we" is new
[2020-10-27 20:37:53,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in to top
[2020-10-27 20:37:53,447][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in" already exists
[2020-10-27 20:37:53,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in_we as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in_we to top
[2020-10-27 20:37:53,447][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in_we" is new
[2020-10-27 20:37:53,447][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out to top
[2020-10-27 20:37:53,448][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out" already exists
[2020-10-27 20:37:53,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we to top
[2020-10-27 20:37:53,448][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-27 20:37:53,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in to top
[2020-10-27 20:37:53,448][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in" already exists
[2020-10-27 20:37:53,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we to top
[2020-10-27 20:37:53,448][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we" is new
[2020-10-27 20:37:53,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot1_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_out to top
[2020-10-27 20:37:53,448][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_out" already exists
[2020-10-27 20:37:53,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot1_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_out_we to top
[2020-10-27 20:37:53,448][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_out_we" is new
[2020-10-27 20:37:53,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot1_ss_status_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_in to top
[2020-10-27 20:37:53,448][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_in" already exists
[2020-10-27 20:37:53,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot1_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_in_we to top
[2020-10-27 20:37:53,448][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_in_we" is new
[2020-10-27 20:37:53,448][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_tx_rx_direct_sys_board_id_in to top
[2020-10-27 20:37:53,449][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_board_id_in" is new
[2020-10-27 20:37:53,449][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_tx_rx_direct_sys_board_id_in_we to top
[2020-10-27 20:37:53,449][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_board_id_in_we" is new
[2020-10-27 20:37:53,449][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_tx_rx_direct_sys_rev_in to top
[2020-10-27 20:37:53,449][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_in" is new
[2020-10-27 20:37:53,449][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_tx_rx_direct_sys_rev_in_we to top
[2020-10-27 20:37:53,449][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_in_we" is new
[2020-10-27 20:37:53,449][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in to top
[2020-10-27 20:37:53,449][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in" is new
[2020-10-27 20:37:53,449][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we to top
[2020-10-27 20:37:53,449][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we" is new
[2020-10-27 20:37:53,449][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out to top
[2020-10-27 20:37:53,449][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_scratchpad_out" is new
[2020-10-27 20:37:53,449][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we to top
[2020-10-27 20:37:53,449][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we" is new
[2020-10-27 20:37:53,450][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in to top
[2020-10-27 20:37:53,450][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in" already exists
[2020-10-27 20:37:53,450][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we to top
[2020-10-27 20:37:53,450][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we" is new
[2020-10-27 20:37:53,450][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_inst
[2020-10-27 20:37:53,450][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-27 20:37:53,450][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-27 20:37:53,450][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,450][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-27 20:37:53,450][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-27 20:37:53,450][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,450][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-27 20:37:53,450][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-27 20:37:53,450][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" is new
[2020-10-27 20:37:53,450][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
[2020-10-27 20:37:53,451][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" is new
[2020-10-27 20:37:53,451][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
[2020-10-27 20:37:53,451][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" is new
[2020-10-27 20:37:53,451][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-27 20:37:53,451][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" is new
[2020-10-27 20:37:53,451][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
[2020-10-27 20:37:53,451][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" is new
[2020-10-27 20:37:53,451][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
[2020-10-27 20:37:53,451][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" is new
[2020-10-27 20:37:53,451][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy0
[2020-10-27 20:37:53,451][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-27 20:37:53,451][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p0" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,451][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p0" is new
[2020-10-27 20:37:53,451][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-27 20:37:53,451][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n0" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,451][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n0" is new
[2020-10-27 20:37:53,451][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-27 20:37:53,452][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p0" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,452][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p0" is new
[2020-10-27 20:37:53,452][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-27 20:37:53,452][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n0" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,452][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n0" is new
[2020-10-27 20:37:53,452][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk0 to top
[2020-10-27 20:37:53,452][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" is new
[2020-10-27 20:37:53,452][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk0 to top
[2020-10-27 20:37:53,452][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-27 20:37:53,452][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out0 to top
[2020-10-27 20:37:53,452][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" is new
[2020-10-27 20:37:53,452][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out0 to top
[2020-10-27 20:37:53,452][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out0" is new
[2020-10-27 20:37:53,452][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd0 to top
[2020-10-27 20:37:53,452][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd0" is new
[2020-10-27 20:37:53,452][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc0 to top
[2020-10-27 20:37:53,452][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc0" is new
[2020-10-27 20:37:53,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock0 to top
[2020-10-27 20:37:53,453][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock0" is new
[2020-10-27 20:37:53,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out0 to top
[2020-10-27 20:37:53,453][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out0" is new
[2020-10-27 20:37:53,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd0 to top
[2020-10-27 20:37:53,453][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd0" is new
[2020-10-27 20:37:53,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc0 to top
[2020-10-27 20:37:53,453][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc0" is new
[2020-10-27 20:37:53,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset0 to top
[2020-10-27 20:37:53,453][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset0" is new
[2020-10-27 20:37:53,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all0 to top
[2020-10-27 20:37:53,453][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all0" is new
[2020-10-27 20:37:53,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal sys_rst to top
[2020-10-27 20:37:53,453][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-27 20:37:53,453][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal sys_rst to top
[2020-10-27 20:37:53,454][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 20:37:53,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out0 to top
[2020-10-27 20:37:53,454][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out0" is new
[2020-10-27 20:37:53,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out0 to top
[2020-10-27 20:37:53,454][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out0" is new
[2020-10-27 20:37:53,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-27 20:37:53,454][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-27 20:37:53,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-27 20:37:53,454][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-27 20:37:53,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-27 20:37:53,454][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-27 20:37:53,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-27 20:37:53,454][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-27 20:37:53,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-27 20:37:53,454][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-27 20:37:53,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-27 20:37:53,454][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-27 20:37:53,454][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-27 20:37:53,454][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 20:37:53,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-27 20:37:53,455][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-27 20:37:53,455][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset0
[2020-10-27 20:37:53,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk0 to top
[2020-10-27 20:37:53,455][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-27 20:37:53,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out0 to top
[2020-10-27 20:37:53,455][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" already exists
[2020-10-27 20:37:53,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out0 to top
[2020-10-27 20:37:53,455][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" already exists
[2020-10-27 20:37:53,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out0 to top
[2020-10-27 20:37:53,455][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out0" already exists
[2020-10-27 20:37:53,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out0 to top
[2020-10-27 20:37:53,455][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out0" already exists
[2020-10-27 20:37:53,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out0 to top
[2020-10-27 20:37:53,455][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out0" already exists
[2020-10-27 20:37:53,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out0 to top
[2020-10-27 20:37:53,455][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out0" already exists
[2020-10-27 20:37:53,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset0 to top
[2020-10-27 20:37:53,455][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset0" already exists
[2020-10-27 20:37:53,455][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all0 to top
[2020-10-27 20:37:53,455][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all0" already exists
[2020-10-27 20:37:53,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-27 20:37:53,456][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 20:37:53,456][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0
[2020-10-27 20:37:53,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis0 to top
[2020-10-27 20:37:53,456][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis0" is new
[2020-10-27 20:37:53,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis0 to top
[2020-10-27 20:37:53,456][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis0" is new
[2020-10-27 20:37:53,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl0 to top
[2020-10-27 20:37:53,456][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl0" is new
[2020-10-27 20:37:53,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix0 to top
[2020-10-27 20:37:53,456][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix0" is new
[2020-10-27 20:37:53,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk0 to top
[2020-10-27 20:37:53,456][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-27 20:37:53,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd0 to top
[2020-10-27 20:37:53,456][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd0" already exists
[2020-10-27 20:37:53,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc0 to top
[2020-10-27 20:37:53,456][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc0" already exists
[2020-10-27 20:37:53,456][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd0 to top
[2020-10-27 20:37:53,457][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd0" already exists
[2020-10-27 20:37:53,457][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc0 to top
[2020-10-27 20:37:53,457][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc0" already exists
[2020-10-27 20:37:53,457][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe0_rst to top
[2020-10-27 20:37:53,457][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rst" is new
[2020-10-27 20:37:53,457][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_valid to top
[2020-10-27 20:37:53,457][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" is new
[2020-10-27 20:37:53,457][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_afull to top
[2020-10-27 20:37:53,457][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" is new
[2020-10-27 20:37:53,457][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow to top
[2020-10-27 20:37:53,457][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" is new
[2020-10-27 20:37:53,457][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame to top
[2020-10-27 20:37:53,457][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" is new
[2020-10-27 20:37:53,457][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_data to top
[2020-10-27 20:37:53,457][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" is new
[2020-10-27 20:37:53,457][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip to top
[2020-10-27 20:37:53,458][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" is new
[2020-10-27 20:37:53,458][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port to top
[2020-10-27 20:37:53,458][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" is new
[2020-10-27 20:37:53,458][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_valid to top
[2020-10-27 20:37:53,458][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" is new
[2020-10-27 20:37:53,458][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame to top
[2020-10-27 20:37:53,458][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" is new
[2020-10-27 20:37:53,458][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_data to top
[2020-10-27 20:37:53,458][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" is new
[2020-10-27 20:37:53,458][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip to top
[2020-10-27 20:37:53,458][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" is new
[2020-10-27 20:37:53,458][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port to top
[2020-10-27 20:37:53,458][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" is new
[2020-10-27 20:37:53,458][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame to top
[2020-10-27 20:37:53,459][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" is new
[2020-10-27 20:37:53,459][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun to top
[2020-10-27 20:37:53,459][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" is new
[2020-10-27 20:37:53,459][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack to top
[2020-10-27 20:37:53,459][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" is new
[2020-10-27 20:37:53,459][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_ack to top
[2020-10-27 20:37:53,459][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" is new
[2020-10-27 20:37:53,459][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe0_led_up to top
[2020-10-27 20:37:53,459][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_up" is new
[2020-10-27 20:37:53,459][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe0_led_rx to top
[2020-10-27 20:37:53,459][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" is new
[2020-10-27 20:37:53,459][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe0_led_tx to top
[2020-10-27 20:37:53,459][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" is new
[2020-10-27 20:37:53,459][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-27 20:37:53,460][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 20:37:53,460][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst to top
[2020-10-27 20:37:53,460][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_rst" is new
[2020-10-27 20:37:53,460][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb to top
[2020-10-27 20:37:53,460][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_stb" is new
[2020-10-27 20:37:53,460][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc to top
[2020-10-27 20:37:53,460][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc" is new
[2020-10-27 20:37:53,460][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we to top
[2020-10-27 20:37:53,460][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_we" is new
[2020-10-27 20:37:53,460][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr to top
[2020-10-27 20:37:53,460][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_adr" is new
[2020-10-27 20:37:53,460][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i to top
[2020-10-27 20:37:53,460][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i" is new
[2020-10-27 20:37:53,460][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel to top
[2020-10-27 20:37:53,460][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_sel" is new
[2020-10-27 20:37:53,461][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o to top
[2020-10-27 20:37:53,461][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o" is new
[2020-10-27 20:37:53,461][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_err to top
[2020-10-27 20:37:53,461][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_err" is new
[2020-10-27 20:37:53,461][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack to top
[2020-10-27 20:37:53,461][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_ack" is new
[2020-10-27 20:37:53,461][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite
[2020-10-27 20:37:53,461][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst to top
[2020-10-27 20:37:53,461][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_rst" already exists
[2020-10-27 20:37:53,461][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i to top
[2020-10-27 20:37:53,461][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i" already exists
[2020-10-27 20:37:53,461][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o to top
[2020-10-27 20:37:53,461][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o" already exists
[2020-10-27 20:37:53,461][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack to top
[2020-10-27 20:37:53,461][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_ack" already exists
[2020-10-27 20:37:53,461][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr to top
[2020-10-27 20:37:53,461][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_adr" already exists
[2020-10-27 20:37:53,461][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc to top
[2020-10-27 20:37:53,461][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc" already exists
[2020-10-27 20:37:53,462][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel to top
[2020-10-27 20:37:53,462][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_sel" already exists
[2020-10-27 20:37:53,462][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb to top
[2020-10-27 20:37:53,462][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_stb" already exists
[2020-10-27 20:37:53,462][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we to top
[2020-10-27 20:37:53,462][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_we" already exists
[2020-10-27 20:37:53,462][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-27 20:37:53,462][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 20:37:53,462][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-27 20:37:53,462][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-27 20:37:53,462][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-27 20:37:53,462][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-27 20:37:53,462][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-27 20:37:53,462][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-27 20:37:53,462][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-27 20:37:53,463][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-27 20:37:53,463][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-27 20:37:53,463][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-27 20:37:53,463][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-27 20:37:53,463][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-27 20:37:53,463][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-27 20:37:53,463][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-27 20:37:53,463][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-27 20:37:53,463][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-27 20:37:53,463][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-27 20:37:53,463][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-27 20:37:53,463][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-27 20:37:53,463][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-27 20:37:53,463][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-27 20:37:53,463][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-27 20:37:53,464][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-27 20:37:53,464][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-27 20:37:53,464][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-27 20:37:53,464][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-27 20:37:53,464][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-27 20:37:53,464][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-27 20:37:53,464][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-27 20:37:53,464][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-27 20:37:53,464][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-27 20:37:53,464][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-27 20:37:53,464][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-27 20:37:53,464][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-27 20:37:53,464][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-27 20:37:53,464][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-27 20:37:53,465][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy3
[2020-10-27 20:37:53,465][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-27 20:37:53,465][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p3" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,465][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p3" is new
[2020-10-27 20:37:53,465][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-27 20:37:53,465][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n3" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,465][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n3" is new
[2020-10-27 20:37:53,465][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-27 20:37:53,465][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p3" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,465][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p3" is new
[2020-10-27 20:37:53,465][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-27 20:37:53,465][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n3" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,465][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n3" is new
[2020-10-27 20:37:53,465][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk3 to top
[2020-10-27 20:37:53,465][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" is new
[2020-10-27 20:37:53,465][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk3 to top
[2020-10-27 20:37:53,465][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-27 20:37:53,465][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out3 to top
[2020-10-27 20:37:53,466][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" is new
[2020-10-27 20:37:53,466][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out3 to top
[2020-10-27 20:37:53,466][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out3" is new
[2020-10-27 20:37:53,466][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd3 to top
[2020-10-27 20:37:53,466][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd3" is new
[2020-10-27 20:37:53,466][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc3 to top
[2020-10-27 20:37:53,466][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc3" is new
[2020-10-27 20:37:53,466][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock3 to top
[2020-10-27 20:37:53,466][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock3" is new
[2020-10-27 20:37:53,466][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out3 to top
[2020-10-27 20:37:53,466][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out3" is new
[2020-10-27 20:37:53,466][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd3 to top
[2020-10-27 20:37:53,467][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd3" is new
[2020-10-27 20:37:53,467][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc3 to top
[2020-10-27 20:37:53,467][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc3" is new
[2020-10-27 20:37:53,467][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset3 to top
[2020-10-27 20:37:53,467][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset3" is new
[2020-10-27 20:37:53,467][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all3 to top
[2020-10-27 20:37:53,467][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all3" is new
[2020-10-27 20:37:53,467][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal sys_rst to top
[2020-10-27 20:37:53,467][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 20:37:53,467][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal sys_rst to top
[2020-10-27 20:37:53,467][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 20:37:53,467][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out3 to top
[2020-10-27 20:37:53,467][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out3" is new
[2020-10-27 20:37:53,467][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out3 to top
[2020-10-27 20:37:53,467][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out3" is new
[2020-10-27 20:37:53,467][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-27 20:37:53,468][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-27 20:37:53,468][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-27 20:37:53,468][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-27 20:37:53,468][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-27 20:37:53,468][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-27 20:37:53,468][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-27 20:37:53,468][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-27 20:37:53,468][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-27 20:37:53,468][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-27 20:37:53,468][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-27 20:37:53,468][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-27 20:37:53,468][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-27 20:37:53,468][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 20:37:53,468][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-27 20:37:53,468][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-27 20:37:53,468][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset3
[2020-10-27 20:37:53,468][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk3 to top
[2020-10-27 20:37:53,468][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-27 20:37:53,468][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out3 to top
[2020-10-27 20:37:53,469][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" already exists
[2020-10-27 20:37:53,469][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out3 to top
[2020-10-27 20:37:53,469][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" already exists
[2020-10-27 20:37:53,469][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out3 to top
[2020-10-27 20:37:53,469][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out3" already exists
[2020-10-27 20:37:53,469][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out3 to top
[2020-10-27 20:37:53,469][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out3" already exists
[2020-10-27 20:37:53,469][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out3 to top
[2020-10-27 20:37:53,469][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out3" already exists
[2020-10-27 20:37:53,469][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out3 to top
[2020-10-27 20:37:53,469][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out3" already exists
[2020-10-27 20:37:53,470][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset3 to top
[2020-10-27 20:37:53,470][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset3" already exists
[2020-10-27 20:37:53,470][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all3 to top
[2020-10-27 20:37:53,470][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all3" already exists
[2020-10-27 20:37:53,470][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-27 20:37:53,470][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 20:37:53,470][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1
[2020-10-27 20:37:53,470][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis3 to top
[2020-10-27 20:37:53,470][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis3" is new
[2020-10-27 20:37:53,470][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis3 to top
[2020-10-27 20:37:53,471][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis3" is new
[2020-10-27 20:37:53,471][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl3 to top
[2020-10-27 20:37:53,471][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl3" is new
[2020-10-27 20:37:53,471][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix3 to top
[2020-10-27 20:37:53,471][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix3" is new
[2020-10-27 20:37:53,471][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk3 to top
[2020-10-27 20:37:53,471][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-27 20:37:53,471][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd3 to top
[2020-10-27 20:37:53,471][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd3" already exists
[2020-10-27 20:37:53,471][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc3 to top
[2020-10-27 20:37:53,471][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc3" already exists
[2020-10-27 20:37:53,471][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd3 to top
[2020-10-27 20:37:53,471][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd3" already exists
[2020-10-27 20:37:53,471][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc3 to top
[2020-10-27 20:37:53,471][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc3" already exists
[2020-10-27 20:37:53,472][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe1_rst to top
[2020-10-27 20:37:53,472][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rst" is new
[2020-10-27 20:37:53,472][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_valid to top
[2020-10-27 20:37:53,472][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" is new
[2020-10-27 20:37:53,472][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_afull to top
[2020-10-27 20:37:53,472][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" is new
[2020-10-27 20:37:53,472][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow to top
[2020-10-27 20:37:53,472][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" is new
[2020-10-27 20:37:53,472][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame to top
[2020-10-27 20:37:53,472][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" is new
[2020-10-27 20:37:53,472][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_data to top
[2020-10-27 20:37:53,472][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" is new
[2020-10-27 20:37:53,472][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip to top
[2020-10-27 20:37:53,473][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" is new
[2020-10-27 20:37:53,473][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port to top
[2020-10-27 20:37:53,473][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" is new
[2020-10-27 20:37:53,473][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_valid to top
[2020-10-27 20:37:53,473][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" is new
[2020-10-27 20:37:53,473][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame to top
[2020-10-27 20:37:53,473][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" is new
[2020-10-27 20:37:53,473][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_data to top
[2020-10-27 20:37:53,473][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" is new
[2020-10-27 20:37:53,473][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip to top
[2020-10-27 20:37:53,473][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" is new
[2020-10-27 20:37:53,473][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port to top
[2020-10-27 20:37:53,473][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" is new
[2020-10-27 20:37:53,473][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame to top
[2020-10-27 20:37:53,474][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" is new
[2020-10-27 20:37:53,474][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun to top
[2020-10-27 20:37:53,474][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" is new
[2020-10-27 20:37:53,474][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack to top
[2020-10-27 20:37:53,474][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" is new
[2020-10-27 20:37:53,474][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_ack to top
[2020-10-27 20:37:53,474][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" is new
[2020-10-27 20:37:53,474][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe1_led_up to top
[2020-10-27 20:37:53,474][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_up" is new
[2020-10-27 20:37:53,474][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe1_led_rx to top
[2020-10-27 20:37:53,474][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" is new
[2020-10-27 20:37:53,474][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe1_led_tx to top
[2020-10-27 20:37:53,474][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" is new
[2020-10-27 20:37:53,475][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-27 20:37:53,475][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 20:37:53,475][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst to top
[2020-10-27 20:37:53,475][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_rst" is new
[2020-10-27 20:37:53,475][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb to top
[2020-10-27 20:37:53,475][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_stb" is new
[2020-10-27 20:37:53,475][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc to top
[2020-10-27 20:37:53,475][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc" is new
[2020-10-27 20:37:53,475][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we to top
[2020-10-27 20:37:53,475][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_we" is new
[2020-10-27 20:37:53,475][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr to top
[2020-10-27 20:37:53,475][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_adr" is new
[2020-10-27 20:37:53,475][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i to top
[2020-10-27 20:37:53,475][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i" is new
[2020-10-27 20:37:53,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel to top
[2020-10-27 20:37:53,476][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_sel" is new
[2020-10-27 20:37:53,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o to top
[2020-10-27 20:37:53,476][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o" is new
[2020-10-27 20:37:53,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_err to top
[2020-10-27 20:37:53,476][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_err" is new
[2020-10-27 20:37:53,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack to top
[2020-10-27 20:37:53,476][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_ack" is new
[2020-10-27 20:37:53,476][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite
[2020-10-27 20:37:53,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst to top
[2020-10-27 20:37:53,476][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_rst" already exists
[2020-10-27 20:37:53,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i to top
[2020-10-27 20:37:53,476][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i" already exists
[2020-10-27 20:37:53,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o to top
[2020-10-27 20:37:53,476][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o" already exists
[2020-10-27 20:37:53,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack to top
[2020-10-27 20:37:53,477][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_ack" already exists
[2020-10-27 20:37:53,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr to top
[2020-10-27 20:37:53,477][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_adr" already exists
[2020-10-27 20:37:53,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc to top
[2020-10-27 20:37:53,477][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc" already exists
[2020-10-27 20:37:53,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel to top
[2020-10-27 20:37:53,477][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_sel" already exists
[2020-10-27 20:37:53,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb to top
[2020-10-27 20:37:53,477][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_stb" already exists
[2020-10-27 20:37:53,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we to top
[2020-10-27 20:37:53,477][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_we" already exists
[2020-10-27 20:37:53,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-27 20:37:53,477][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 20:37:53,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-27 20:37:53,477][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-27 20:37:53,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe1_awready to top
[2020-10-27 20:37:53,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awready" is new
[2020-10-27 20:37:53,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe1_wready to top
[2020-10-27 20:37:53,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wready" is new
[2020-10-27 20:37:53,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe1_bresp to top
[2020-10-27 20:37:53,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bresp" is new
[2020-10-27 20:37:53,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe1_bvalid to top
[2020-10-27 20:37:53,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bvalid" is new
[2020-10-27 20:37:53,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe1_arready to top
[2020-10-27 20:37:53,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arready" is new
[2020-10-27 20:37:53,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe1_rresp to top
[2020-10-27 20:37:53,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rresp" is new
[2020-10-27 20:37:53,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe1_rdata to top
[2020-10-27 20:37:53,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rdata" is new
[2020-10-27 20:37:53,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe1_rvalid to top
[2020-10-27 20:37:53,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rvalid" is new
[2020-10-27 20:37:53,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe1_awaddr to top
[2020-10-27 20:37:53,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awaddr" is new
[2020-10-27 20:37:53,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe1_awvalid to top
[2020-10-27 20:37:53,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awvalid" is new
[2020-10-27 20:37:53,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe1_wdata to top
[2020-10-27 20:37:53,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wdata" is new
[2020-10-27 20:37:53,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe1_wvalid to top
[2020-10-27 20:37:53,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wvalid" is new
[2020-10-27 20:37:53,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe1_wstrb to top
[2020-10-27 20:37:53,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wstrb" is new
[2020-10-27 20:37:53,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe1_araddr to top
[2020-10-27 20:37:53,480][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_araddr" is new
[2020-10-27 20:37:53,480][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe1_arvalid to top
[2020-10-27 20:37:53,480][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arvalid" is new
[2020-10-27 20:37:53,480][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe1_rready to top
[2020-10-27 20:37:53,480][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rready" is new
[2020-10-27 20:37:53,480][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe1_bready to top
[2020-10-27 20:37:53,480][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bready" is new
[2020-10-27 20:37:53,480][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy1
[2020-10-27 20:37:53,480][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-27 20:37:53,480][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p1" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,480][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p1" is new
[2020-10-27 20:37:53,480][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-27 20:37:53,480][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n1" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,480][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n1" is new
[2020-10-27 20:37:53,480][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-27 20:37:53,480][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p1" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,481][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p1" is new
[2020-10-27 20:37:53,481][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-27 20:37:53,481][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n1" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,481][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n1" is new
[2020-10-27 20:37:53,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk1 to top
[2020-10-27 20:37:53,481][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" is new
[2020-10-27 20:37:53,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk1 to top
[2020-10-27 20:37:53,481][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-27 20:37:53,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out1 to top
[2020-10-27 20:37:53,481][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" is new
[2020-10-27 20:37:53,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out1 to top
[2020-10-27 20:37:53,481][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" is new
[2020-10-27 20:37:53,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd1 to top
[2020-10-27 20:37:53,481][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" is new
[2020-10-27 20:37:53,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc1 to top
[2020-10-27 20:37:53,482][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" is new
[2020-10-27 20:37:53,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock1 to top
[2020-10-27 20:37:53,482][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock1" is new
[2020-10-27 20:37:53,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out1 to top
[2020-10-27 20:37:53,482][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" is new
[2020-10-27 20:37:53,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd1 to top
[2020-10-27 20:37:53,482][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" is new
[2020-10-27 20:37:53,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc1 to top
[2020-10-27 20:37:53,482][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" is new
[2020-10-27 20:37:53,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset1 to top
[2020-10-27 20:37:53,482][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" is new
[2020-10-27 20:37:53,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all1 to top
[2020-10-27 20:37:53,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" is new
[2020-10-27 20:37:53,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal sys_rst to top
[2020-10-27 20:37:53,483][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 20:37:53,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal sys_rst to top
[2020-10-27 20:37:53,483][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 20:37:53,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out1 to top
[2020-10-27 20:37:53,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" is new
[2020-10-27 20:37:53,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out1 to top
[2020-10-27 20:37:53,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" is new
[2020-10-27 20:37:53,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-27 20:37:53,483][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-27 20:37:53,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-27 20:37:53,483][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-27 20:37:53,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-27 20:37:53,483][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-27 20:37:53,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-27 20:37:53,483][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-27 20:37:53,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-27 20:37:53,484][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-27 20:37:53,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-27 20:37:53,484][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-27 20:37:53,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-27 20:37:53,484][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 20:37:53,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-27 20:37:53,484][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-27 20:37:53,484][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset1
[2020-10-27 20:37:53,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk1 to top
[2020-10-27 20:37:53,484][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-27 20:37:53,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out1 to top
[2020-10-27 20:37:53,484][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-27 20:37:53,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out1 to top
[2020-10-27 20:37:53,484][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-27 20:37:53,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out1 to top
[2020-10-27 20:37:53,484][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" already exists
[2020-10-27 20:37:53,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out1 to top
[2020-10-27 20:37:53,484][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" already exists
[2020-10-27 20:37:53,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out1 to top
[2020-10-27 20:37:53,485][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" already exists
[2020-10-27 20:37:53,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out1 to top
[2020-10-27 20:37:53,485][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" already exists
[2020-10-27 20:37:53,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset1 to top
[2020-10-27 20:37:53,485][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" already exists
[2020-10-27 20:37:53,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all1 to top
[2020-10-27 20:37:53,485][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" already exists
[2020-10-27 20:37:53,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-27 20:37:53,485][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 20:37:53,485][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2
[2020-10-27 20:37:53,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis1 to top
[2020-10-27 20:37:53,485][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis1" is new
[2020-10-27 20:37:53,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis1 to top
[2020-10-27 20:37:53,485][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis1" is new
[2020-10-27 20:37:53,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl1 to top
[2020-10-27 20:37:53,486][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl1" is new
[2020-10-27 20:37:53,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix1 to top
[2020-10-27 20:37:53,486][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix1" is new
[2020-10-27 20:37:53,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk1 to top
[2020-10-27 20:37:53,486][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-27 20:37:53,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd1 to top
[2020-10-27 20:37:53,486][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" already exists
[2020-10-27 20:37:53,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc1 to top
[2020-10-27 20:37:53,486][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" already exists
[2020-10-27 20:37:53,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd1 to top
[2020-10-27 20:37:53,486][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" already exists
[2020-10-27 20:37:53,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc1 to top
[2020-10-27 20:37:53,486][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" already exists
[2020-10-27 20:37:53,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe2_rst to top
[2020-10-27 20:37:53,486][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rst" is new
[2020-10-27 20:37:53,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_valid to top
[2020-10-27 20:37:53,487][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_valid" is new
[2020-10-27 20:37:53,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_afull to top
[2020-10-27 20:37:53,487][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_afull" is new
[2020-10-27 20:37:53,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_overflow to top
[2020-10-27 20:37:53,487][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_overflow" is new
[2020-10-27 20:37:53,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_end_of_frame to top
[2020-10-27 20:37:53,487][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_end_of_frame" is new
[2020-10-27 20:37:53,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_data to top
[2020-10-27 20:37:53,487][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_data" is new
[2020-10-27 20:37:53,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_ip to top
[2020-10-27 20:37:53,487][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_ip" is new
[2020-10-27 20:37:53,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_port to top
[2020-10-27 20:37:53,488][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_port" is new
[2020-10-27 20:37:53,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_valid to top
[2020-10-27 20:37:53,488][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_valid" is new
[2020-10-27 20:37:53,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_end_of_frame to top
[2020-10-27 20:37:53,488][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_end_of_frame" is new
[2020-10-27 20:37:53,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_data to top
[2020-10-27 20:37:53,488][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_data" is new
[2020-10-27 20:37:53,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_source_ip to top
[2020-10-27 20:37:53,488][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_source_ip" is new
[2020-10-27 20:37:53,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_source_port to top
[2020-10-27 20:37:53,488][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_source_port" is new
[2020-10-27 20:37:53,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_bad_frame to top
[2020-10-27 20:37:53,488][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_bad_frame" is new
[2020-10-27 20:37:53,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun to top
[2020-10-27 20:37:53,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun" is new
[2020-10-27 20:37:53,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun_ack to top
[2020-10-27 20:37:53,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun_ack" is new
[2020-10-27 20:37:53,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_ack to top
[2020-10-27 20:37:53,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_ack" is new
[2020-10-27 20:37:53,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe2_led_up to top
[2020-10-27 20:37:53,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_led_up" is new
[2020-10-27 20:37:53,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe2_led_rx to top
[2020-10-27 20:37:53,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_led_rx" is new
[2020-10-27 20:37:53,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe2_led_tx to top
[2020-10-27 20:37:53,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_led_tx" is new
[2020-10-27 20:37:53,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-27 20:37:53,490][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 20:37:53,490][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe2wb_rst to top
[2020-10-27 20:37:53,490][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_rst" is new
[2020-10-27 20:37:53,490][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe2_wb_stb to top
[2020-10-27 20:37:53,490][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_wb_stb" is new
[2020-10-27 20:37:53,490][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe2_wb_cyc to top
[2020-10-27 20:37:53,490][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_wb_cyc" is new
[2020-10-27 20:37:53,490][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe2_wb_we to top
[2020-10-27 20:37:53,490][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_wb_we" is new
[2020-10-27 20:37:53,490][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe2wb_adr to top
[2020-10-27 20:37:53,490][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_adr" is new
[2020-10-27 20:37:53,490][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe2wb_dat_i to top
[2020-10-27 20:37:53,491][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_dat_i" is new
[2020-10-27 20:37:53,491][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe2wb_sel to top
[2020-10-27 20:37:53,491][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_sel" is new
[2020-10-27 20:37:53,491][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe2wb_dat_o to top
[2020-10-27 20:37:53,491][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_dat_o" is new
[2020-10-27 20:37:53,491][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe2wb_err to top
[2020-10-27 20:37:53,491][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_err" is new
[2020-10-27 20:37:53,491][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe2wb_ack to top
[2020-10-27 20:37:53,491][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_ack" is new
[2020-10-27 20:37:53,491][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite
[2020-10-27 20:37:53,491][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe2wb_rst to top
[2020-10-27 20:37:53,491][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_rst" already exists
[2020-10-27 20:37:53,491][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe2wb_dat_i to top
[2020-10-27 20:37:53,491][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_dat_i" already exists
[2020-10-27 20:37:53,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe2wb_dat_o to top
[2020-10-27 20:37:53,492][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_dat_o" already exists
[2020-10-27 20:37:53,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe2wb_ack to top
[2020-10-27 20:37:53,492][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_ack" already exists
[2020-10-27 20:37:53,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe2wb_adr to top
[2020-10-27 20:37:53,492][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_adr" already exists
[2020-10-27 20:37:53,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe2_wb_cyc to top
[2020-10-27 20:37:53,492][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_wb_cyc" already exists
[2020-10-27 20:37:53,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe2wb_sel to top
[2020-10-27 20:37:53,492][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_sel" already exists
[2020-10-27 20:37:53,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe2_wb_stb to top
[2020-10-27 20:37:53,492][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_wb_stb" already exists
[2020-10-27 20:37:53,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe2_wb_we to top
[2020-10-27 20:37:53,492][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_wb_we" already exists
[2020-10-27 20:37:53,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-27 20:37:53,493][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 20:37:53,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-27 20:37:53,493][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-27 20:37:53,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe2_awready to top
[2020-10-27 20:37:53,493][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_awready" is new
[2020-10-27 20:37:53,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe2_wready to top
[2020-10-27 20:37:53,493][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_wready" is new
[2020-10-27 20:37:53,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe2_bresp to top
[2020-10-27 20:37:53,493][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_bresp" is new
[2020-10-27 20:37:53,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe2_bvalid to top
[2020-10-27 20:37:53,493][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_bvalid" is new
[2020-10-27 20:37:53,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe2_arready to top
[2020-10-27 20:37:53,493][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_arready" is new
[2020-10-27 20:37:53,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe2_rresp to top
[2020-10-27 20:37:53,494][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_rresp" is new
[2020-10-27 20:37:53,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe2_rdata to top
[2020-10-27 20:37:53,494][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_rdata" is new
[2020-10-27 20:37:53,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe2_rvalid to top
[2020-10-27 20:37:53,494][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_rvalid" is new
[2020-10-27 20:37:53,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe2_awaddr to top
[2020-10-27 20:37:53,494][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_awaddr" is new
[2020-10-27 20:37:53,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe2_awvalid to top
[2020-10-27 20:37:53,494][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_awvalid" is new
[2020-10-27 20:37:53,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe2_wdata to top
[2020-10-27 20:37:53,494][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_wdata" is new
[2020-10-27 20:37:53,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe2_wvalid to top
[2020-10-27 20:37:53,495][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_wvalid" is new
[2020-10-27 20:37:53,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe2_wstrb to top
[2020-10-27 20:37:53,495][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_wstrb" is new
[2020-10-27 20:37:53,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe2_araddr to top
[2020-10-27 20:37:53,495][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_araddr" is new
[2020-10-27 20:37:53,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe2_arvalid to top
[2020-10-27 20:37:53,495][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_arvalid" is new
[2020-10-27 20:37:53,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe2_rready to top
[2020-10-27 20:37:53,495][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_rready" is new
[2020-10-27 20:37:53,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe2_bready to top
[2020-10-27 20:37:53,495][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_bready" is new
[2020-10-27 20:37:53,495][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-27 20:37:53,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-27 20:37:53,496][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 20:37:53,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-27 20:37:53,496][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-27 20:37:53,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-27 20:37:53,496][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-27 20:37:53,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-27 20:37:53,496][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-27 20:37:53,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-27 20:37:53,496][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-27 20:37:53,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-27 20:37:53,496][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-27 20:37:53,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-27 20:37:53,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-27 20:37:53,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-27 20:37:53,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-27 20:37:53,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-27 20:37:53,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-27 20:37:53,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-27 20:37:53,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-27 20:37:53,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-27 20:37:53,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-27 20:37:53,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-27 20:37:53,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-27 20:37:53,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-27 20:37:53,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-27 20:37:53,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-27 20:37:53,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-27 20:37:53,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-27 20:37:53,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-27 20:37:53,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-27 20:37:53,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-27 20:37:53,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-27 20:37:53,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-27 20:37:53,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-27 20:37:53,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-27 20:37:53,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-27 20:37:53,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-27 20:37:53,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-27 20:37:53,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-27 20:37:53,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-27 20:37:53,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-27 20:37:53,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-27 20:37:53,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-27 20:37:53,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-27 20:37:53,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-27 20:37:53,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-27 20:37:53,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-27 20:37:53,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-27 20:37:53,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-27 20:37:53,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-27 20:37:53,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-27 20:37:53,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-27 20:37:53,500][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-27 20:37:53,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-27 20:37:53,500][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-27 20:37:53,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-27 20:37:53,500][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-27 20:37:53,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-27 20:37:53,500][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-27 20:37:53,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-27 20:37:53,500][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-27 20:37:53,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-27 20:37:53,500][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-27 20:37:53,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-27 20:37:53,501][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-27 20:37:53,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-27 20:37:53,501][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-27 20:37:53,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-27 20:37:53,501][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-27 20:37:53,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-27 20:37:53,501][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-27 20:37:53,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-27 20:37:53,501][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-27 20:37:53,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-27 20:37:53,501][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-27 20:37:53,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-27 20:37:53,501][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-27 20:37:53,502][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-27 20:37:53,502][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-27 20:37:53,502][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-27 20:37:53,502][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-27 20:37:53,502][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-27 20:37:53,502][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-27 20:37:53,502][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,502][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-27 20:37:53,502][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-27 20:37:53,502][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-27 20:37:53,502][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-27 20:37:53,502][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-27 20:37:53,502][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-27 20:37:53,502][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-27 20:37:53,503][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-27 20:37:53,503][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-27 20:37:53,503][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-27 20:37:53,503][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-27 20:37:53,503][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-27 20:37:53,503][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-27 20:37:53,503][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-27 20:37:53,503][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-27 20:37:53,503][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 20:37:53,503][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext
[2020-10-27 20:37:53,503][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext
[2020-10-27 20:37:53,503][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext
[2020-10-27 20:37:53,503][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext
[2020-10-27 20:37:53,503][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext
[2020-10-27 20:37:53,503][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext
[2020-10-27 20:37:53,503][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n0
[2020-10-27 20:37:53,503][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p0
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n0
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p0
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n3
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p3
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n3
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p3
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n1
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p1
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n1
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p1
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-27 20:37:53,504][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-27 20:37:53,504][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 23 n_ports: 22
[2020-10-27 20:37:53,504][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway
[2020-10-27 20:37:53,504][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_gateway
[2020-10-27 20:37:53,504][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway
[2020-10-27 20:37:53,504][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_gateway
[2020-10-27 20:37:53,504][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway
[2020-10-27 20:37:53,504][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway
[2020-10-27 20:37:53,504][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_out
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip1_out
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip1_user_data_out
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_out
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_user_data_out
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port1_out
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port1_user_data_out
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in
[2020-10-27 20:37:53,505][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup1_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup1_user_data_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_user_data_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in
[2020-10-27 20:37:53,506][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_user_data_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in
[2020-10-27 20:37:53,507][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_user_data_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_user_data_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_user_data_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_user_data_out
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_user_data_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_user_data_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_user_data_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_user_data_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_user_data_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_user_data_out
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_user_data_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_user_data_in
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out
[2020-10-27 20:37:53,508][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_user_data_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_user_data_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_user_data_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_user_data_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_in
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_out
[2020-10-27 20:37:53,509][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_user_data_out
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_in
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_user_data_in
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip1_out_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_out_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port1_out_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_out_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup1_in_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt1_in_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we
[2020-10-27 20:37:53,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr
[2020-10-27 20:37:53,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_addr
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_in
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_out
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_in_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_addr
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_in
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_out
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in_we
[2020-10-27 20:37:53,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim1_enable1_out_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim1_payload_len1_out_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim1_period1_out_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_out_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_in_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_board_id_in
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_board_id_in_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_in
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_in_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_addr
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_data_in
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_data_out
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_bram_we
[2020-10-27 20:37:53,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_ctrl_out_we
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot1_ss_status_in_we
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all0
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out0
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out0
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in0
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in0
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-27 20:37:53,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd0
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_rx
[2020-10-27 20:37:53,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_tx
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_up
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rst
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_ack
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_data
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_valid
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_afull
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_data
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_valid
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_err
[2020-10-27 20:37:53,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all3
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out3
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out3
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_araddr
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arready
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arvalid
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awaddr
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awready
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awvalid
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bready
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bresp
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bvalid
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rdata
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rready
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rresp
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rvalid
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wdata
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wready
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wstrb
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wvalid
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix3
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl3
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis3
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis3
[2020-10-27 20:37:53,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out3
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out3
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset3
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock3
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out3
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk3
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc3
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd3
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc3
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd3
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_rx
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_tx
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_up
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rst
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_ack
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_data
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_valid
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_afull
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_data
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip
[2020-10-27 20:37:53,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_valid
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_err
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all1
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out1
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out1
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_araddr
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_arready
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_arvalid
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_awaddr
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_awready
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_awvalid
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_bready
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_bresp
[2020-10-27 20:37:53,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_bvalid
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_rdata
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_rready
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_rresp
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_rvalid
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_wdata
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_wready
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_wstrb
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_wvalid
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd1
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_led_rx
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_led_tx
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_led_up
[2020-10-27 20:37:53,520][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rst
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_ack
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_bad_frame
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_data
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_end_of_frame
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun_ack
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_source_ip
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_source_port
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_valid
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_afull
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_data
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_ip
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_port
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_end_of_frame
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_overflow
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_valid
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_wb_cyc
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_wb_stb
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_wb_we
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_ack
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_adr
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_dat_i
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_dat_o
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_err
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_rst
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_sel
[2020-10-27 20:37:53,521][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-27 20:37:53,522][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-27 20:37:53,523][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-27 20:37:53,525][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-27 20:37:53,528][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-27 20:37:53,528][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,528][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-27 20:37:53,528][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-27 20:37:53,528][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,528][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 20:37:53,528][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,528][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,528][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,528][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-27 20:37:53,528][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-27 20:37:53,528][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,528][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 20:37:53,528][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,528][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,528][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,528][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p0
[2020-10-27 20:37:53,528][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-27 20:37:53,528][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,528][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 20:37:53,528][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,528][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,529][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,529][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n0
[2020-10-27 20:37:53,529][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-27 20:37:53,529][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,529][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 20:37:53,529][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,529][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,529][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,529][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p0
[2020-10-27 20:37:53,529][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-27 20:37:53,529][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,529][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 20:37:53,529][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,529][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,529][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,529][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n0
[2020-10-27 20:37:53,529][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-27 20:37:53,529][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,529][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 20:37:53,529][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,529][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,529][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-27 20:37:53,529][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-27 20:37:53,529][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-27 20:37:53,529][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-27 20:37:53,530][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-27 20:37:53,530][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-27 20:37:53,530][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-27 20:37:53,530][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-27 20:37:53,530][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-27 20:37:53,530][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,530][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-27 20:37:53,530][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-27 20:37:53,530][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,530][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 20:37:53,530][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,530][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,530][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,530][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-27 20:37:53,530][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-27 20:37:53,530][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,530][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 20:37:53,530][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,530][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,530][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,530][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p3
[2020-10-27 20:37:53,530][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-27 20:37:53,530][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,530][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-27 20:37:53,530][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,530][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,531][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,531][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n3
[2020-10-27 20:37:53,531][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-27 20:37:53,531][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,531][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-27 20:37:53,531][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,531][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,531][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,531][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p3
[2020-10-27 20:37:53,531][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-27 20:37:53,531][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,531][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-27 20:37:53,531][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,531][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,531][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,531][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n3
[2020-10-27 20:37:53,531][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-27 20:37:53,531][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,531][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-27 20:37:53,531][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,531][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,531][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-27 20:37:53,531][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-27 20:37:53,531][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-27 20:37:53,531][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-27 20:37:53,531][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-27 20:37:53,531][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-27 20:37:53,531][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-27 20:37:53,532][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-27 20:37:53,532][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-27 20:37:53,532][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,532][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-27 20:37:53,532][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-27 20:37:53,532][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,532][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 20:37:53,532][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,532][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,532][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,532][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-27 20:37:53,532][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-27 20:37:53,532][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,532][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 20:37:53,532][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,532][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,532][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,532][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p1
[2020-10-27 20:37:53,532][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-27 20:37:53,532][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,532][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-27 20:37:53,532][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,532][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,532][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,532][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n1
[2020-10-27 20:37:53,532][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-27 20:37:53,532][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,533][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-27 20:37:53,533][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,533][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,533][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,533][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p1
[2020-10-27 20:37:53,533][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-27 20:37:53,533][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,533][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-27 20:37:53,533][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,533][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,533][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,533][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n1
[2020-10-27 20:37:53,533][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-27 20:37:53,533][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,533][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-27 20:37:53,533][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,533][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,533][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-27 20:37:53,533][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-27 20:37:53,533][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-27 20:37:53,533][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-27 20:37:53,533][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-27 20:37:53,533][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-27 20:37:53,533][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-27 20:37:53,533][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-27 20:37:53,533][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-27 20:37:53,533][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,534][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext
[2020-10-27 20:37:53,534][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-27 20:37:53,534][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-27 20:37:53,534][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-27 20:37:53,534][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,534][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,534][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 20:37:53,534][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,534][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-27 20:37:53,534][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 20:37:53,534][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 20:37:53,534][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,534][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-27 20:37:53,534][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 20:37:53,534][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-27 20:37:53,534][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,534][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-27 20:37:53,534][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,534][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext
[2020-10-27 20:37:53,534][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-27 20:37:53,534][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-27 20:37:53,534][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-27 20:37:53,534][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,534][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,534][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 20:37:53,534][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,534][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext[*]}]
[2020-10-27 20:37:53,535][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 20:37:53,535][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 20:37:53,535][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,535][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext[*]}]
[2020-10-27 20:37:53,535][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 20:37:53,535][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-27 20:37:53,535][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,535][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext[*]}]
[2020-10-27 20:37:53,535][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,535][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext
[2020-10-27 20:37:53,535][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-27 20:37:53,535][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-27 20:37:53,535][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-27 20:37:53,535][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,535][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,535][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 20:37:53,535][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,535][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-27 20:37:53,535][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 20:37:53,535][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 20:37:53,535][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,535][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-27 20:37:53,535][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 20:37:53,535][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-27 20:37:53,535][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,535][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-27 20:37:53,535][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,536][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext
[2020-10-27 20:37:53,536][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-27 20:37:53,536][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-27 20:37:53,536][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-27 20:37:53,536][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,536][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,536][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 20:37:53,536][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,536][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext[*]}]
[2020-10-27 20:37:53,536][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 20:37:53,536][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 20:37:53,536][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,536][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext[*]}]
[2020-10-27 20:37:53,536][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 20:37:53,536][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-27 20:37:53,536][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,536][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext[*]}]
[2020-10-27 20:37:53,536][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,536][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext
[2020-10-27 20:37:53,536][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-27 20:37:53,536][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-27 20:37:53,536][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [2]
[2020-10-27 20:37:53,536][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,536][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,536][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 20:37:53,536][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,537][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-27 20:37:53,537][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 20:37:53,537][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 20:37:53,537][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,537][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-27 20:37:53,537][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 20:37:53,537][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-27 20:37:53,537][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,537][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-27 20:37:53,537][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,537][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext
[2020-10-27 20:37:53,537][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-27 20:37:53,537][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-27 20:37:53,537][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [3]
[2020-10-27 20:37:53,537][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,537][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,537][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 20:37:53,537][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,537][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-27 20:37:53,537][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 20:37:53,537][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 20:37:53,537][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,537][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-27 20:37:53,537][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 20:37:53,537][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-27 20:37:53,537][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 20:37:53,537][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-27 20:37:53,538][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 20:37:53,538][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-27 20:37:53,538][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-27 20:37:53,538][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 20:37:53,538][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-27 20:37:53,538][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 20:37:53,538][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 20:37:53,538][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-27 20:37:53,538][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-27 20:37:53,538][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-27 20:37:53,538][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-27 20:37:53,538][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-27 20:37:53,538][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-27 20:37:53,538][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-27 20:37:53,538][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-27 20:37:53,538][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-27 20:37:53,538][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-27 20:37:53,538][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-27 20:37:53,538][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-27 20:37:53,538][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-27 20:37:53,538][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-27 20:37:53,538][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-27 20:37:53,538][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-27 20:37:53,538][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-27 20:37:53,538][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-27 20:37:53,539][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-27 20:37:53,539][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-27 20:37:53,539][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-27 20:37:53,539][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-27 20:37:53,539][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-27 20:37:53,539][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-27 20:37:53,539][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p0 on mgt_tx_p 
[2020-10-27 20:37:53,539][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p0 Y35
[2020-10-27 20:37:53,539][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p0 None
[2020-10-27 20:37:53,539][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n0 on mgt_tx_n 
[2020-10-27 20:37:53,539][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n0 Y36
[2020-10-27 20:37:53,539][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n0 None
[2020-10-27 20:37:53,539][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p0 on mgt_rx_p 
[2020-10-27 20:37:53,539][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p0 AA38
[2020-10-27 20:37:53,539][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p0 None
[2020-10-27 20:37:53,539][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n0 on mgt_rx_n 
[2020-10-27 20:37:53,539][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n0 AA39
[2020-10-27 20:37:53,539][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n0 None
[2020-10-27 20:37:53,539][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-27 20:37:53,539][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-27 20:37:53,539][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-27 20:37:53,539][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-27 20:37:53,539][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-27 20:37:53,539][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-27 20:37:53,539][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p3 on mgt_tx_p 
[2020-10-27 20:37:53,539][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p3 R33
[2020-10-27 20:37:53,539][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p3 None
[2020-10-27 20:37:53,540][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n3 on mgt_tx_n 
[2020-10-27 20:37:53,540][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n3 R34
[2020-10-27 20:37:53,540][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n3 None
[2020-10-27 20:37:53,540][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p3 on mgt_rx_p 
[2020-10-27 20:37:53,540][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p3 R38
[2020-10-27 20:37:53,540][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p3 None
[2020-10-27 20:37:53,540][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n3 on mgt_rx_n 
[2020-10-27 20:37:53,540][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n3 R39
[2020-10-27 20:37:53,540][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n3 None
[2020-10-27 20:37:53,540][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-27 20:37:53,540][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-27 20:37:53,540][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-27 20:37:53,540][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-27 20:37:53,540][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-27 20:37:53,540][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-27 20:37:53,540][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p1 on mgt_tx_p 
[2020-10-27 20:37:53,540][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p1 V35
[2020-10-27 20:37:53,540][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p1 None
[2020-10-27 20:37:53,540][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n1 on mgt_tx_n 
[2020-10-27 20:37:53,540][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n1 V36
[2020-10-27 20:37:53,540][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n1 None
[2020-10-27 20:37:53,540][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p1 on mgt_rx_p 
[2020-10-27 20:37:53,540][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p1 W38
[2020-10-27 20:37:53,540][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p1 None
[2020-10-27 20:37:53,540][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n1 on mgt_rx_n 
[2020-10-27 20:37:53,541][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n1 W39
[2020-10-27 20:37:53,541][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n1 None
[2020-10-27 20:37:53,541][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext on led 
[2020-10-27 20:37:53,541][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext AR13
[2020-10-27 20:37:53,541][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-27 20:37:53,541][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext on led 
[2020-10-27 20:37:53,541][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext AR13
[2020-10-27 20:37:53,541][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext LVCMOS18
[2020-10-27 20:37:53,541][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext on led 
[2020-10-27 20:37:53,541][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext AP13
[2020-10-27 20:37:53,541][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext LVCMOS18
[2020-10-27 20:37:53,541][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext on led 
[2020-10-27 20:37:53,541][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext AP13
[2020-10-27 20:37:53,541][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext LVCMOS18
[2020-10-27 20:37:53,541][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext on led 
[2020-10-27 20:37:53,541][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext AR16
[2020-10-27 20:37:53,541][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext LVCMOS18
[2020-10-27 20:37:53,541][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext on led 
[2020-10-27 20:37:53,541][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext AP16
[2020-10-27 20:37:53,541][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext LVCMOS18
[2020-10-27 20:37:53,541][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-27 20:37:53,541][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-27 20:37:53,541][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-27 20:37:53,541][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_bram
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_bram
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxs_ss_bram
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txs_ss_bram
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot1_ss_bram
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip1
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port1
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-27 20:37:53,542][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup1
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt1
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxbadctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxeofctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxofctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_ctrl
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_status
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxvldctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txfullctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txofctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_ctrl
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_status
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txvldctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_linkup
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rx_frame_cnt
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxbadctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxctr
[2020-10-27 20:37:53,543][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxeofctr
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxofctr
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxs_ss_ctrl
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxs_ss_status
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxvldctr
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txctr
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txfullctr
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txofctr
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txs_ss_ctrl
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txs_ss_status
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txvldctr
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim1_enable1
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim1_payload_len1
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim1_period1
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_bad_frame
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_end_of_frame
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_ip
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_port
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot1_ss_ctrl
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot1_ss_status
[2020-10-27 20:37:53,544][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-27 20:37:53,545][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-27 20:37:53,545][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_bram
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_bram
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxs_ss_bram
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txs_ss_bram
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot1_ss_bram
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip1
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port1
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-27 20:37:53,545][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup1
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt1
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxbadctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxeofctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxofctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_ctrl
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_status
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxvldctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txfullctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txofctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_ctrl
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_status
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txvldctr
[2020-10-27 20:37:53,546][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_linkup
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rx_frame_cnt
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxbadctr
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxctr
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxeofctr
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxofctr
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxs_ss_ctrl
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxs_ss_status
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxvldctr
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txctr
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txfullctr
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txofctr
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txs_ss_ctrl
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txs_ss_status
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txvldctr
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim1_enable1
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim1_payload_len1
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim1_period1
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_bad_frame
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_end_of_frame
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_ip
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_port
[2020-10-27 20:37:53,547][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-27 20:37:53,548][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-27 20:37:53,548][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot1_ss_ctrl
[2020-10-27 20:37:53,548][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot1_ss_status
[2020-10-27 20:37:53,548][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-27 20:37:53,548][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-27 20:37:53,607][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-27 20:37:53,608][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-27 20:37:53,608][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-27 20:37:53,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-27 20:37:53,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-27 20:37:53,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-27 20:37:53,758][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/top.v
[2020-10-27 20:37:53,758][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/top.v
[2020-10-27 20:37:53,758][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-27 20:37:53,758][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-27 20:37:53,758][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-27 20:37:53,758][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-27 20:37:53,758][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-27 20:37:53,758][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-27 20:37:53,758][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-27 20:37:53,758][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-27 20:37:53,758][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-27 20:37:53,758][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-27 20:37:53,758][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-27 20:37:53,758][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-27 20:37:53,758][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-27 20:37:53,758][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-27 20:37:53,758][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-27 20:37:53,758][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-27 20:37:53,758][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-27 20:37:53,758][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-27 20:37:53,758][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-27 20:37:53,758][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-27 20:37:53,758][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-27 20:37:53,759][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-27 20:37:53,759][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-27 20:37:53,759][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-27 20:37:53,759][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-27 20:37:53,759][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-27 20:37:53,759][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-27 20:37:53,759][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-27 20:37:53,759][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-27 20:37:53,759][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-27 20:37:53,759][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-27 20:37:53,759][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-27 20:37:53,759][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-27 20:37:53,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-27 20:37:53,760][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-27 20:37:53,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-27 20:37:53,760][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-27 20:37:53,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-27 20:37:53,760][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-27 20:37:53,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-27 20:37:53,760][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-27 20:37:53,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-27 20:37:53,760][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-27 20:37:53,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-27 20:37:53,760][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-27 20:37:53,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-27 20:37:53,760][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/imports/sysgen
[2020-10-27 20:37:53,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/imports/sysgen
[2020-10-27 20:37:53,760][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0.xci
[2020-10-27 20:37:53,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0.xci
[2020-10-27 20:37:53,760][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1.xci
[2020-10-27 20:37:53,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1.xci
[2020-10-27 20:37:53,760][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5.xci
[2020-10-27 20:37:53,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5.xci
[2020-10-27 20:37:53,760][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2.xci
[2020-10-27 20:37:53,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2.xci
[2020-10-27 20:37:53,760][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3.xci
[2020-10-27 20:37:53,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3.xci
[2020-10-27 20:37:53,761][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4.xci
[2020-10-27 20:37:53,761][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4.xci
[2020-10-27 20:37:53,761][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de6a0>
[2020-10-27 20:37:53,761][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-27 20:37:53,761][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,761][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-27 20:37:53,761][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,761][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de6d8>
[2020-10-27 20:37:53,761][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-27 20:37:53,761][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,761][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-27 20:37:53,761][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,761][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de710>
[2020-10-27 20:37:53,761][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p0 -> mgt_tx_p
[2020-10-27 20:37:53,761][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,761][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y35
[2020-10-27 20:37:53,761][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,761][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de748>
[2020-10-27 20:37:53,762][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n0 -> mgt_tx_n
[2020-10-27 20:37:53,762][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,762][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y36
[2020-10-27 20:37:53,762][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,762][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de780>
[2020-10-27 20:37:53,762][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p0 -> mgt_rx_p
[2020-10-27 20:37:53,762][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,762][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA38
[2020-10-27 20:37:53,762][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,762][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de7b8>
[2020-10-27 20:37:53,762][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n0 -> mgt_rx_n
[2020-10-27 20:37:53,762][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,762][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA39
[2020-10-27 20:37:53,762][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,762][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de7f0>
[2020-10-27 20:37:53,762][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-27 20:37:53,762][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,762][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-27 20:37:53,763][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,763][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de828>
[2020-10-27 20:37:53,763][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-27 20:37:53,763][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,763][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-27 20:37:53,763][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,763][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de860>
[2020-10-27 20:37:53,763][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p3 -> mgt_tx_p
[2020-10-27 20:37:53,763][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,763][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R33
[2020-10-27 20:37:53,763][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,763][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de898>
[2020-10-27 20:37:53,763][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n3 -> mgt_tx_n
[2020-10-27 20:37:53,763][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,763][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R34
[2020-10-27 20:37:53,763][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,763][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de8d0>
[2020-10-27 20:37:53,763][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p3 -> mgt_rx_p
[2020-10-27 20:37:53,763][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,763][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R38
[2020-10-27 20:37:53,763][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,764][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de908>
[2020-10-27 20:37:53,764][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n3 -> mgt_rx_n
[2020-10-27 20:37:53,764][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,764][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R39
[2020-10-27 20:37:53,764][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,764][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de940>
[2020-10-27 20:37:53,764][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-27 20:37:53,764][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,764][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-27 20:37:53,764][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,764][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de978>
[2020-10-27 20:37:53,764][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-27 20:37:53,764][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,764][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-27 20:37:53,764][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,764][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de9b0>
[2020-10-27 20:37:53,764][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p1 -> mgt_tx_p
[2020-10-27 20:37:53,764][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,764][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V35
[2020-10-27 20:37:53,764][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,764][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9de9e8>
[2020-10-27 20:37:53,765][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n1 -> mgt_tx_n
[2020-10-27 20:37:53,765][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,765][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V36
[2020-10-27 20:37:53,765][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,765][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9dea20>
[2020-10-27 20:37:53,765][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p1 -> mgt_rx_p
[2020-10-27 20:37:53,765][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,765][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W38
[2020-10-27 20:37:53,765][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,765][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9dea58>
[2020-10-27 20:37:53,765][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n1 -> mgt_rx_n
[2020-10-27 20:37:53,765][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,765][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W39
[2020-10-27 20:37:53,765][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,765][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9dea90>
[2020-10-27 20:37:53,765][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext -> led
[2020-10-27 20:37:53,765][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,765][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-27 20:37:53,765][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,765][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-27 20:37:53,765][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9deac8>
[2020-10-27 20:37:53,765][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext -> led
[2020-10-27 20:37:53,765][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,766][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-27 20:37:53,766][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,766][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-27 20:37:53,766][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9deb00>
[2020-10-27 20:37:53,766][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext -> led
[2020-10-27 20:37:53,766][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,766][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-27 20:37:53,766][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,766][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-27 20:37:53,766][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9deb38>
[2020-10-27 20:37:53,766][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext -> led
[2020-10-27 20:37:53,766][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,766][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-27 20:37:53,766][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,766][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-27 20:37:53,766][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9deb70>
[2020-10-27 20:37:53,766][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext -> led
[2020-10-27 20:37:53,766][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,766][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR16
[2020-10-27 20:37:53,766][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,766][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-27 20:37:53,767][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9deba8>
[2020-10-27 20:37:53,767][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext -> led
[2020-10-27 20:37:53,767][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,767][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP16
[2020-10-27 20:37:53,767][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,767][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-27 20:37:53,767][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f4e5f9debe0>
[2020-10-27 20:37:53,767][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-27 20:37:53,767][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 20:37:53,767][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-27 20:37:53,767][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 20:37:53,767][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-27 20:37:53,767][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f4e5f9de128>
[2020-10-27 20:37:53,767][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-27 20:37:53,767][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f4e5f9de160>
[2020-10-27 20:37:53,767][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-27 20:37:53,767][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f4e5f9de198>
[2020-10-27 20:37:53,767][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-27 20:37:53,767][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f4e5f9de1d0>
[2020-10-27 20:37:53,767][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-27 20:37:53,768][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f4e5f9de240>
[2020-10-27 20:37:53,768][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-27 20:37:53,768][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f4e5f9de278>
[2020-10-27 20:37:53,768][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-27 20:37:53,768][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f4e5f9de400>
[2020-10-27 20:37:53,768][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-27 20:37:53,768][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f4e5f9de438>
[2020-10-27 20:37:53,768][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-27 20:37:53,768][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f4e5f9de470>
[2020-10-27 20:37:53,768][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-27 20:37:53,768][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f4e5f9de4a8>
[2020-10-27 20:37:53,768][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-27 20:37:53,768][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f4e5f9de4e0>
[2020-10-27 20:37:53,768][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-27 20:37:53,768][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f4e5f9de518>
[2020-10-27 20:37:53,768][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-27 20:37:53,768][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f4e5f9de550>
[2020-10-27 20:37:53,768][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-27 20:37:53,768][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f4e5f9de588>
[2020-10-27 20:37:53,769][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-27 20:37:53,769][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f4e5f9de5c0>
[2020-10-27 20:37:53,769][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-27 20:37:53,769][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f4e5f9de5f8>
[2020-10-27 20:37:53,769][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-27 20:37:53,769][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f4e5f9de630>
[2020-10-27 20:37:53,769][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-27 20:37:53,769][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f4e5f9de668>
[2020-10-27 20:37:53,769][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-27 20:37:53,769][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f4e5f9de2b0>
[2020-10-27 20:37:53,769][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-27 20:37:53,769][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f4e5f9de2e8>
[2020-10-27 20:37:53,769][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-27 20:37:53,769][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f4e5f9de320>
[2020-10-27 20:37:53,769][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-27 20:37:53,769][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f4e5f9de358>
[2020-10-27 20:37:53,769][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-27 20:37:53,769][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f4e5f9de390>
[2020-10-27 20:37:53,769][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-27 20:37:53,770][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f4e5f9de3c8>
[2020-10-27 20:37:53,770][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-27 20:37:53,770][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f4e5f9dec18>
[2020-10-27 20:37:53,770][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 20:37:53,770][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f4e5f9dec50>
[2020-10-27 20:37:53,770][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 20:37:53,770][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f4e5f9dec88>
[2020-10-27 20:37:53,770][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 20:37:53,770][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f4e5f9decc0>
[2020-10-27 20:37:53,770][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 20:37:53,770][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f4e5f9decf8>
[2020-10-27 20:37:53,770][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 20:37:53,770][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f4e5f9ded30>
[2020-10-27 20:37:53,770][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 20:37:53,770][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f4e5f9ded68>
[2020-10-27 20:37:53,770][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 20:37:53,770][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f4e5f9deda0>
[2020-10-27 20:37:53,770][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 20:37:53,771][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f4e5f9dedd8>
[2020-10-27 20:37:53,771][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 20:37:53,771][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN Y35 [get_ports mgt_tx_p0]
set_property PACKAGE_PIN Y36 [get_ports mgt_tx_n0]
set_property PACKAGE_PIN AA38 [get_ports mgt_rx_p0]
set_property PACKAGE_PIN AA39 [get_ports mgt_rx_n0]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN R33 [get_ports mgt_tx_p3]
set_property PACKAGE_PIN R34 [get_ports mgt_tx_n3]
set_property PACKAGE_PIN R38 [get_ports mgt_rx_p3]
set_property PACKAGE_PIN R39 [get_ports mgt_rx_n3]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN V35 [get_ports mgt_tx_p1]
set_property PACKAGE_PIN V36 [get_ports mgt_tx_n1]
set_property PACKAGE_PIN W38 [get_ports mgt_rx_p1]
set_property PACKAGE_PIN W39 [get_ports mgt_rx_n1]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext[0]]
set_property PACKAGE_PIN AR16 [get_ports zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[0]]
set_property PACKAGE_PIN AP16 [get_ports zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx1_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up1_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]

[2020-10-27 20:37:53,771][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-27 20:37:53,771][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-27 20:37:53,771][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-27 20:37:53,771][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-27 20:37:53,771][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-27 20:37:53,771][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-27 20:37:53,771][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-27 20:37:53,771][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-27 20:37:53,771][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-27 20:37:53,771][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-27 20:37:53,771][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-27 20:37:53,771][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-27 20:37:53,771][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-27 20:37:53,771][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-27 20:37:53,772][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-27 20:37:53,773][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-27 20:37:53,773][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-27 20:37:53,773][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-27 20:37:53,773][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-27 20:37:53,773][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-27 20:37:53,773][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-27 20:37:53,773][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-27 20:37:53,773][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-27 20:37:53,773][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-27 20:37:53,773][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-27 20:37:53,773][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-27 20:37:53,773][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-27 20:37:53,773][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-27 20:37:53,775][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/axi4lite_ic_wrapper.vhdl
[2020-10-27 20:37:53,775][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/axi4lite_ic_wrapper.vhdl
[2020-10-27 20:37:53,775][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-27 20:37:53,775][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/
[2020-10-27 20:37:53,775][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-27 21:05:55,538][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/core_info.tab
[2020-10-27 21:05:55,580][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/design_info.tab
[2020-10-27 21:05:55,581][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/git_info.tab
[2020-10-27 21:34:55,893][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-27 21:34:55,893][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-27 21:34:56,582][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-27 21:34:56,700][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-27 21:34:56,700][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-27 21:34:56,700][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-27 21:34:56,700][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-27 21:34:56,701][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-27 21:34:56,701][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-27 21:34:56,701][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source']
[2020-10-27 21:34:56,701][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output
[2020-10-27 21:34:56,701][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output
[2020-10-27 21:34:56,701][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-27 21:34:56,701][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-27 21:34:56,702][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,702][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-27 21:34:56,702][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_rxs_ss_bram
[2020-10-27 21:34:56,702][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-27 21:34:56,702][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe2_txs_ss_bram
[2020-10-27 21:34:56,702][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot1_ss_bram
[2020-10-27 21:34:56,702][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-27 21:34:56,702][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe2_rxs_ss_bram
[2020-10-27 21:34:56,702][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe2
[2020-10-27 21:34:56,702][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-27 21:34:56,703][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_txs_ss_bram
[2020-10-27 21:34:56,703][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-27 21:34:56,703][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1
[2020-10-27 21:34:56,703][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-27 21:34:56,703][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-27 21:34:56,703][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-27 21:34:56,703][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml
[2020-10-27 21:34:56,703][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,703][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,703][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,703][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,703][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,703][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml"
[2020-10-27 21:34:56,703][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,703][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 21:34:56,704][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,704][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,704][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,704][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,704][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,704][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,704][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,704][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,704][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,704][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 21:34:56,704][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,705][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,705][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,705][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,705][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,705][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,705][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,705][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,705][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,705][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 21:34:56,705][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,705][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,705][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,705][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,706][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_rxs_ss_bram_memory_map_output.xml
[2020-10-27 21:34:56,707][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_pkg.vhd
[2020-10-27 21:34:56,708][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram.vhd
[2020-10-27 21:34:56,708][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_muxdemux.vhd
[2020-10-27 21:34:56,708][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe1_rxs_ss_bram_dp_ram.vhd
[2020-10-27 21:34:56,708][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 21:34:56,708][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,708][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,708][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-27 21:34:56,709][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,709][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,709][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,709][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,709][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,709][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-27 21:34:56,709][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,709][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 21:34:56,709][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,709][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,709][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,709][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,709][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,709][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,709][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,710][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,710][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,710][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 21:34:56,710][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,710][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,710][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,710][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,710][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,710][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,710][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,710][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,710][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,710][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 21:34:56,710][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,711][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,711][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,711][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,711][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-27 21:34:56,712][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-27 21:34:56,712][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-27 21:34:56,712][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-27 21:34:56,712][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-27 21:34:56,713][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 21:34:56,713][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,713][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,713][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe2_txs_ss_bram_memory_map.xml
[2020-10-27 21:34:56,713][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,713][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,713][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,713][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,713][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,713][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe2_txs_ss_bram_memory_map.xml"
[2020-10-27 21:34:56,713][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,713][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 21:34:56,713][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,714][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,714][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,714][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,714][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,714][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,714][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,714][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,714][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,714][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 21:34:56,714][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,714][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,714][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,714][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,715][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,715][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,715][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,715][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,715][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,715][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 21:34:56,715][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,715][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,715][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,715][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,715][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe2_txs_ss_bram_memory_map_output.xml
[2020-10-27 21:34:56,716][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_txs_ss_bram_pkg.vhd
[2020-10-27 21:34:56,716][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_txs_ss_bram.vhd
[2020-10-27 21:34:56,716][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_txs_ss_bram_muxdemux.vhd
[2020-10-27 21:34:56,717][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe2_txs_ss_bram_dp_ram.vhd
[2020-10-27 21:34:56,717][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 21:34:56,717][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,717][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,717][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot1_ss_bram_memory_map.xml
[2020-10-27 21:34:56,717][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,717][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,717][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,717][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,717][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,717][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/tx_snapshot1_ss_bram_memory_map.xml"
[2020-10-27 21:34:56,718][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,718][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 21:34:56,718][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,718][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,718][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,718][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,718][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,718][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,718][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,718][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,718][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,718][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 21:34:56,718][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,719][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,719][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,719][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,719][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,719][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,719][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,719][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,719][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,719][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 21:34:56,719][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,719][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,719][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,719][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,719][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/tx_snapshot1_ss_bram_memory_map_output.xml
[2020-10-27 21:34:56,720][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot1_ss_bram_pkg.vhd
[2020-10-27 21:34:56,721][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot1_ss_bram.vhd
[2020-10-27 21:34:56,721][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_tx_snapshot1_ss_bram_muxdemux.vhd
[2020-10-27 21:34:56,721][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_tx_snapshot1_ss_bram_dp_ram.vhd
[2020-10-27 21:34:56,721][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 21:34:56,721][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,721][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,721][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-27 21:34:56,722][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,722][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,722][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,722][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,722][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,722][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-27 21:34:56,723][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,723][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 57
[2020-10-27 21:34:56,723][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,723][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,723][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,724][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,724][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,724][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,724][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,728][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,728][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,728][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 56
[2020-10-27 21:34:56,729][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 ...
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]]
[2020-10-27 21:34:56,729][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       ...,
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0]])}
[2020-10-27 21:34:56,729][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,729][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,746][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,746][slave.py:108][dec_route_add][DEBUG][MainThread]: 56
[2020-10-27 21:34:56,746][slave.py:109][dec_route_add][DEBUG][MainThread]: 32
[2020-10-27 21:34:56,746][slave.py:110][dec_route_add][DEBUG][MainThread]: 24
[2020-10-27 21:34:56,746][slave.py:111][dec_route_add][DEBUG][MainThread]: 56
[2020-10-27 21:34:56,749][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,752][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,752][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,752][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,752][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 21:34:56,752][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-27 21:34:56,752][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,752][slave.py:108][dec_route_add][DEBUG][MainThread]: 32
[2020-10-27 21:34:56,752][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 21:34:56,752][slave.py:110][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 21:34:56,752][slave.py:111][dec_route_add][DEBUG][MainThread]: 32
[2020-10-27 21:34:56,752][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 21:34:56,752][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-27 21:34:56,752][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,752][slave.py:108][dec_route_add][DEBUG][MainThread]: 24
[2020-10-27 21:34:56,752][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 21:34:56,753][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,753][slave.py:111][dec_route_add][DEBUG][MainThread]: 24
[2020-10-27 21:34:56,756][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,759][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,759][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,759][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,759][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 21:34:56,759][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-27 21:34:56,759][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 21:34:56,759][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-27 21:34:56,759][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,759][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-27 21:34:56,759][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,759][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 21:34:56,759][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,759][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,759][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 21:34:56,759][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,759][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-27 21:34:56,759][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,759][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 21:34:56,759][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,759][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,759][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 21:34:56,759][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,759][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0
[2020-10-27 21:34:56,759][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,759][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 21:34:56,760][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,760][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,760][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-27 21:34:56,760][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,760][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1
[2020-10-27 21:34:56,760][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,760][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,760][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,760][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,760][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,763][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,766][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,766][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,766][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,766][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 21:34:56,766][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-27 21:34:56,766][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 21:34:56,766][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-27 21:34:56,766][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,766][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-27 21:34:56,766][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,766][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-27 21:34:56,766][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,766][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0
[2020-10-27 21:34:56,766][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,766][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1
[2020-10-27 21:34:56,767][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,767][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-27 21:34:56,767][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,767][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,767][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,767][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,767][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,767][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,767][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-27 21:34:56,767][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,767][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,767][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,767][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,767][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,767][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,767][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-27 21:34:56,767][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,767][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,767][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,767][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,767][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,767][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,767][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-27 21:34:56,767][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,767][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,767][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,767][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,767][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,767][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,767][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0
[2020-10-27 21:34:56,767][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,767][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,768][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,768][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,768][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,768][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,768][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1
[2020-10-27 21:34:56,768][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,768][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,768][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,768][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,768][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,768][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,768][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0
[2020-10-27 21:34:56,768][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,768][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,768][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,768][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,768][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,768][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,768][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1
[2020-10-27 21:34:56,768][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,768][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,768][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,768][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,768][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,771][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_4v0': [], '-1v0_7v1_6v1_4v1': [], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,774][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_4v0': [], '-1v0_7v1_6v1_4v1': [], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,774][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,774][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,774][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 21:34:56,774][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-27 21:34:56,774][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1
[2020-10-27 21:34:56,775][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,775][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-27 21:34:56,775][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,775][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,775][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,775][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,776][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,776][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,776][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-27 21:34:56,776][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,776][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,776][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,776][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,776][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,776][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,776][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-27 21:34:56,776][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,776][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,776][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,776][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,776][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,776][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,776][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-27 21:34:56,776][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,776][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,776][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,776][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,776][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,776][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,776][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-27 21:34:56,776][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,776][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,776][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,776][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,776][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,776][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,776][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-27 21:34:56,776][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,777][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,777][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,777][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,777][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,777][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,777][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-27 21:34:56,777][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,777][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,777][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,777][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,777][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,777][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,777][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-27 21:34:56,777][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,777][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,777][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,777][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,777][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,777][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,777][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0
[2020-10-27 21:34:56,777][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,777][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,777][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,777][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,777][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,777][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,777][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1
[2020-10-27 21:34:56,777][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,777][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,777][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,777][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,777][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,777][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,778][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0
[2020-10-27 21:34:56,778][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,778][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,778][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,778][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,778][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,778][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,778][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1
[2020-10-27 21:34:56,778][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,778][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,778][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,778][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,778][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,778][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,778][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v0
[2020-10-27 21:34:56,778][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,778][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,778][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,778][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,778][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,778][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,778][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v1
[2020-10-27 21:34:56,778][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,778][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,778][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,778][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,778][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,778][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,778][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v0
[2020-10-27 21:34:56,778][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,778][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,778][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,779][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,779][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,779][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,779][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v1
[2020-10-27 21:34:56,779][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,779][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,779][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,779][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,779][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,783][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_4v0': [], '-1v0_7v1_6v1_4v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_6v0_5v0_4v0': [], '-1v0_7v1_6v0_5v0_4v1': [], '-1v0_7v1_6v0_5v1_4v0': [], '-1v0_7v1_6v0_5v1_4v1': [], '-1v0_7v1_6v1_4v0_3v0': [], '-1v0_7v1_6v1_4v0_3v1': [], '-1v0_7v1_6v1_4v1_3v0': [], '-1v0_7v1_6v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,786][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_4v0': [], '-1v0_7v1_6v1_4v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_6v0_5v0_4v0': [], '-1v0_7v1_6v0_5v0_4v1': [], '-1v0_7v1_6v0_5v1_4v0': [], '-1v0_7v1_6v0_5v1_4v1': [], '-1v0_7v1_6v1_4v0_3v0': [], '-1v0_7v1_6v1_4v0_3v1': [], '-1v0_7v1_6v1_4v1_3v0': [], '-1v0_7v1_6v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,786][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,786][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,787][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-27 21:34:56,787][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v0
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v1
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v0
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v1
[2020-10-27 21:34:56,788][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,788][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-27 21:34:56,789][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,789][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,789][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,789][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,789][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,789][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,789][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-27 21:34:56,789][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,789][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,789][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,789][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,789][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,789][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,789][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-27 21:34:56,789][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,789][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,789][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,789][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,789][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,789][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,789][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-27 21:34:56,789][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,789][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,789][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,789][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,789][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,789][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,789][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-27 21:34:56,789][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,789][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,789][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,789][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,790][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-27 21:34:56,790][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,790][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,790][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,790][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,790][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-27 21:34:56,790][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,790][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,790][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,790][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,790][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-27 21:34:56,790][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,790][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,790][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,790][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,790][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-27 21:34:56,790][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,790][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,790][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,790][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,790][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,790][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,790][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-27 21:34:56,790][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,791][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,791][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,791][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,791][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,791][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,791][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-27 21:34:56,791][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,791][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,791][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,791][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,791][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,791][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,791][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-27 21:34:56,791][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,791][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,791][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,791][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,791][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,791][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,791][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-27 21:34:56,791][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,791][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,791][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,791][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,791][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,791][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,791][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-27 21:34:56,791][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,791][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,791][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,791][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,792][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,792][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,792][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-27 21:34:56,792][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,792][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,792][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,792][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,792][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,792][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,792][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-27 21:34:56,792][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,792][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,792][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,792][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,792][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,792][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,792][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v0
[2020-10-27 21:34:56,792][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,792][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,792][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,792][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,792][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,792][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,792][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v1
[2020-10-27 21:34:56,792][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,792][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,792][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,792][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,792][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,792][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,792][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v0
[2020-10-27 21:34:56,792][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,793][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,793][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,793][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,793][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,793][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,793][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v1
[2020-10-27 21:34:56,793][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,793][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,793][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,793][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,793][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,793][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,793][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v0
[2020-10-27 21:34:56,793][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,793][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,793][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,793][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,793][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,793][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,793][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v1
[2020-10-27 21:34:56,793][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,793][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,793][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,793][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,793][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,793][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,793][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v0
[2020-10-27 21:34:56,793][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,793][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,793][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,793][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,793][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,793][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,794][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v1
[2020-10-27 21:34:56,794][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,794][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,794][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,794][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,794][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,794][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,794][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v0_2v0
[2020-10-27 21:34:56,794][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,794][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v0_2v1
[2020-10-27 21:34:56,794][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,794][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v1_2v0
[2020-10-27 21:34:56,794][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,794][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v1_2v1
[2020-10-27 21:34:56,794][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,794][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v0_2v0
[2020-10-27 21:34:56,794][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,794][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v0_2v1
[2020-10-27 21:34:56,794][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,794][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v1_2v0
[2020-10-27 21:34:56,794][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,794][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v1_2v1
[2020-10-27 21:34:56,797][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_4v0': [], '-1v0_7v1_6v1_4v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_6v0_5v0_4v0': [], '-1v0_7v1_6v0_5v0_4v1': [], '-1v0_7v1_6v0_5v1_4v0': [], '-1v0_7v1_6v0_5v1_4v1': [], '-1v0_7v1_6v1_4v0_3v0': [], '-1v0_7v1_6v1_4v0_3v1': [], '-1v0_7v1_6v1_4v1_3v0': [], '-1v0_7v1_6v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v1_6v0_5v0_4v0_3v0': [], '-1v0_7v1_6v0_5v0_4v0_3v1': [], '-1v0_7v1_6v0_5v0_4v1_3v0': [], '-1v0_7v1_6v0_5v0_4v1_3v1': [], '-1v0_7v1_6v0_5v1_4v0_3v0': [], '-1v0_7v1_6v0_5v1_4v0_3v1': [], '-1v0_7v1_6v0_5v1_4v1_3v0': [], '-1v0_7v1_6v0_5v1_4v1_3v1': [], '-1v0_7v1_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,800][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_4v0': [], '-1v0_7v1_6v1_4v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_6v0_5v0_4v0': [], '-1v0_7v1_6v0_5v0_4v1': [], '-1v0_7v1_6v0_5v1_4v0': [], '-1v0_7v1_6v0_5v1_4v1': [], '-1v0_7v1_6v1_4v0_3v0': [], '-1v0_7v1_6v1_4v0_3v1': [], '-1v0_7v1_6v1_4v1_3v0': [], '-1v0_7v1_6v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v1_6v0_5v0_4v0_3v0': [], '-1v0_7v1_6v0_5v0_4v0_3v1': [], '-1v0_7v1_6v0_5v0_4v1_3v0': [], '-1v0_7v1_6v0_5v0_4v1_3v1': [], '-1v0_7v1_6v0_5v1_4v0_3v0': [], '-1v0_7v1_6v0_5v1_4v0_3v1': [], '-1v0_7v1_6v0_5v1_4v1_3v0': [], '-1v0_7v1_6v0_5v1_4v1_3v1': [], '-1v0_7v1_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,800][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,800][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1
[2020-10-27 21:34:56,801][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,801][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v0
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v1
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v0
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,802][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v1
[2020-10-27 21:34:56,802][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-27 21:34:56,803][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,803][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v0
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v1
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v0
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v1
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v0
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v1
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v0
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v1
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v0_2v0
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v0_2v1
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v1_2v0
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v0_3v1_2v1
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v0_2v0
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v0_2v1
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,804][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v1_2v0
[2020-10-27 21:34:56,804][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v1_4v1_3v1_2v1
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v0
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v1
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v0
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v1
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v0
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v1
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v0
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v1
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v0
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v1
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v0
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v1
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v0
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,805][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v1
[2020-10-27 21:34:56,805][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v0
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v1
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v0
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v1
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v0
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v1
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v0
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v1
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v0
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v1
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v0
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v1
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v0
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v1
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,806][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v0
[2020-10-27 21:34:56,806][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v1
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v0
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v1
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v0_2v0
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v0_2v1
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v1_2v0
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v0_3v1_2v1
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v0_2v0
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v0_2v1
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v1_2v0
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v0_4v1_3v1_2v1
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v0_2v0
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v0_2v1
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v1_2v0
[2020-10-27 21:34:56,807][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,807][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v0_3v1_2v1
[2020-10-27 21:34:56,808][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,808][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v0_2v0
[2020-10-27 21:34:56,808][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,808][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v0_2v1
[2020-10-27 21:34:56,808][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,808][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v1_2v0
[2020-10-27 21:34:56,808][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,808][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_6v0_5v1_4v1_3v1_2v1
[2020-10-27 21:34:56,811][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_6v0': [], '-1v0_7v1_6v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_6v0_5v0': [], '-1v0_7v1_6v0_5v1': [], '-1v0_7v1_6v1_4v0': [], '-1v0_7v1_6v1_4v1': [], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_6v0_5v0_4v0': [], '-1v0_7v1_6v0_5v0_4v1': [], '-1v0_7v1_6v0_5v1_4v0': [], '-1v0_7v1_6v0_5v1_4v1': [], '-1v0_7v1_6v1_4v0_3v0': [], '-1v0_7v1_6v1_4v0_3v1': [], '-1v0_7v1_6v1_4v1_3v0': [], '-1v0_7v1_6v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v1_6v0_5v0_4v0_3v0': [], '-1v0_7v1_6v0_5v0_4v0_3v1': [], '-1v0_7v1_6v0_5v0_4v1_3v0': [], '-1v0_7v1_6v0_5v0_4v1_3v1': [], '-1v0_7v1_6v0_5v1_4v0_3v0': [], '-1v0_7v1_6v0_5v1_4v0_3v1': [], '-1v0_7v1_6v0_5v1_4v1_3v0': [], '-1v0_7v1_6v0_5v1_4v1_3v1': [], '-1v0_7v1_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,812][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,812][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,812][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,812][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,812][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,812][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,812][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	100
[2020-10-27 21:34:56,812][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,812][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,812][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,812][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	104
[2020-10-27 21:34:56,812][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,812][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,812][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,812][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	108
[2020-10-27 21:34:56,812][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,812][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,812][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,813][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	112
[2020-10-27 21:34:56,813][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,813][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,813][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,813][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	116
[2020-10-27 21:34:56,813][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,813][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,813][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,813][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-27 21:34:56,813][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,813][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,813][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,813][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	120
[2020-10-27 21:34:56,813][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,813][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,813][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,813][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	124
[2020-10-27 21:34:56,813][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,813][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,813][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,813][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	128
[2020-10-27 21:34:56,813][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,813][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,813][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,813][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	132
[2020-10-27 21:34:56,813][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,813][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,813][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,813][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	136
[2020-10-27 21:34:56,813][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,813][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,813][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,813][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	140
[2020-10-27 21:34:56,813][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,813][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,814][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,814][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	144
[2020-10-27 21:34:56,814][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,814][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,814][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,814][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	148
[2020-10-27 21:34:56,814][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,814][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,814][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,814][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	152
[2020-10-27 21:34:56,814][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,814][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,814][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,814][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	156
[2020-10-27 21:34:56,814][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,814][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,814][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,814][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-27 21:34:56,814][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,814][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,814][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,814][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	160
[2020-10-27 21:34:56,814][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,814][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,814][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,814][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	164
[2020-10-27 21:34:56,814][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,814][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,814][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,814][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	168
[2020-10-27 21:34:56,814][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,814][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,814][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,814][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	172
[2020-10-27 21:34:56,815][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,815][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,815][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,815][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	176
[2020-10-27 21:34:56,815][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,815][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,815][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,815][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	180
[2020-10-27 21:34:56,815][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,815][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,815][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,815][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	184
[2020-10-27 21:34:56,815][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,815][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,815][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,815][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	188
[2020-10-27 21:34:56,815][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,815][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,815][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,815][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	192
[2020-10-27 21:34:56,815][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,815][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xdc
[2020-10-27 21:34:56,815][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,815][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	196
[2020-10-27 21:34:56,815][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,815][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xdc
[2020-10-27 21:34:56,815][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,815][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-27 21:34:56,815][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,815][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,815][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,815][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	200
[2020-10-27 21:34:56,815][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,815][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xdc
[2020-10-27 21:34:56,815][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,816][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	204
[2020-10-27 21:34:56,816][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,816][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xdc
[2020-10-27 21:34:56,816][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,816][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	208
[2020-10-27 21:34:56,816][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,816][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xdc
[2020-10-27 21:34:56,816][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,816][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	212
[2020-10-27 21:34:56,816][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,816][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xdc
[2020-10-27 21:34:56,816][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,816][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	216
[2020-10-27 21:34:56,816][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,816][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xdc
[2020-10-27 21:34:56,816][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,816][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	220
[2020-10-27 21:34:56,816][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,816][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xdc
[2020-10-27 21:34:56,816][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,816][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-27 21:34:56,816][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,816][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,816][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,816][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-27 21:34:56,816][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,816][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,816][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,816][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-27 21:34:56,816][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,816][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,816][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,816][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-27 21:34:56,816][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,817][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,817][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,817][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-27 21:34:56,817][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,817][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,817][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,817][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-27 21:34:56,817][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,817][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,817][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,817][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-27 21:34:56,817][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,817][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,817][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,817][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-27 21:34:56,817][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,817][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,817][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,817][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-27 21:34:56,817][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,817][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,817][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,817][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-27 21:34:56,817][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,817][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,817][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,817][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-27 21:34:56,817][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,817][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,817][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,817][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-27 21:34:56,817][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,817][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,817][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,817][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-27 21:34:56,818][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,818][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,818][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,818][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-27 21:34:56,818][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,818][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,818][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,818][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-27 21:34:56,818][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,818][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,818][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,818][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-27 21:34:56,818][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,818][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,818][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,818][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-27 21:34:56,818][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,818][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,818][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,818][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-27 21:34:56,818][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,818][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,818][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,818][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-27 21:34:56,818][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,818][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,818][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,818][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	92
[2020-10-27 21:34:56,818][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,818][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,818][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,818][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	96
[2020-10-27 21:34:56,819][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,819][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-27 21:34:56,819][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,819][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,819][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,819][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,819][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,819][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-27 21:34:56,819][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-27 21:34:56,819][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-27 21:34:56,819][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 92
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 96
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 100
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 104
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 108
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 112
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 116
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 120
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 124
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 128
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 132
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 136
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 140
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 144
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 148
[2020-10-27 21:34:56,820][slave.py:476][get_size][DEBUG][MainThread]: 152
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 156
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 160
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 164
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 168
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 172
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 176
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 180
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 184
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 188
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 192
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 196
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 200
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 204
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 208
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 212
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 216
[2020-10-27 21:34:56,821][slave.py:476][get_size][DEBUG][MainThread]: 220
[2020-10-27 21:34:56,824][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-27 21:34:56,829][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-27 21:34:56,829][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-27 21:34:56,829][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-27 21:34:56,830][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,830][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,830][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe2_rxs_ss_bram_memory_map.xml
[2020-10-27 21:34:56,830][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,830][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,830][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,830][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,830][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,830][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe2_rxs_ss_bram_memory_map.xml"
[2020-10-27 21:34:56,830][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,830][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 21:34:56,830][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,831][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,831][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,831][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,831][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,831][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,831][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,831][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,831][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,831][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 21:34:56,831][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,831][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,831][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,831][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,832][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,832][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,832][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,832][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,832][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,832][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 21:34:56,832][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,832][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,832][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,832][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,832][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe2_rxs_ss_bram_memory_map_output.xml
[2020-10-27 21:34:56,833][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_rxs_ss_bram_pkg.vhd
[2020-10-27 21:34:56,833][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_rxs_ss_bram.vhd
[2020-10-27 21:34:56,833][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_rxs_ss_bram_muxdemux.vhd
[2020-10-27 21:34:56,834][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe2_rxs_ss_bram_dp_ram.vhd
[2020-10-27 21:34:56,834][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 21:34:56,834][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,834][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,834][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe2_memory_map.xml
[2020-10-27 21:34:56,834][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,834][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,835][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,835][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,835][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,835][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe2_memory_map.xml"
[2020-10-27 21:34:56,835][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,835][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 21:34:56,835][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,835][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,835][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,835][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,835][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,835][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,835][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,835][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,836][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,836][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 21:34:56,836][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,836][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,836][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,836][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,836][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,836][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,836][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,836][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,836][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,836][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 21:34:56,836][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,836][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,837][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,837][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,837][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe2_memory_map_output.xml
[2020-10-27 21:34:56,837][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_pkg.vhd
[2020-10-27 21:34:56,838][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2.vhd
[2020-10-27 21:34:56,838][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe2_muxdemux.vhd
[2020-10-27 21:34:56,838][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,838][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,838][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-27 21:34:56,838][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,838][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,838][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,839][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,839][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,839][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-27 21:34:56,839][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,839][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 21:34:56,839][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,839][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,839][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,839][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,839][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,839][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,839][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,839][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,839][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,840][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 21:34:56,840][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,840][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,840][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,840][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,840][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,840][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,840][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,840][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,840][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,840][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 21:34:56,840][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,840][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,840][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,841][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,841][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-27 21:34:56,841][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-27 21:34:56,842][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-27 21:34:56,842][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-27 21:34:56,842][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-27 21:34:56,842][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 21:34:56,843][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,843][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,843][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml
[2020-10-27 21:34:56,843][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,843][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,843][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,843][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,843][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,843][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml"
[2020-10-27 21:34:56,843][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,843][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 21:34:56,844][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,844][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,844][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,844][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,844][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,844][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,844][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,844][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,844][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,844][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 21:34:56,844][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,844][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,844][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,844][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,845][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,845][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,845][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,845][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,845][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,845][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 21:34:56,845][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,845][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,845][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,845][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,845][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_txs_ss_bram_memory_map_output.xml
[2020-10-27 21:34:56,846][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_pkg.vhd
[2020-10-27 21:34:56,846][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram.vhd
[2020-10-27 21:34:56,847][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_muxdemux.vhd
[2020-10-27 21:34:56,847][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe1_txs_ss_bram_dp_ram.vhd
[2020-10-27 21:34:56,847][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 21:34:56,847][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,847][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,847][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-27 21:34:56,847][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,847][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,847][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,848][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,848][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,848][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-27 21:34:56,848][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,848][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 21:34:56,848][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,848][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,848][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,848][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,848][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,848][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,848][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,848][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,848][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,849][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 21:34:56,849][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,849][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,849][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,849][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,849][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,849][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,849][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,849][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,849][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,849][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 21:34:56,849][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,849][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,849][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,850][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,850][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-27 21:34:56,850][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-27 21:34:56,851][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-27 21:34:56,851][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-27 21:34:56,851][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-27 21:34:56,851][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-27 21:34:56,852][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,852][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,852][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_memory_map.xml
[2020-10-27 21:34:56,852][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,852][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,852][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,852][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,852][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,852][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe1_memory_map.xml"
[2020-10-27 21:34:56,852][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,852][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 21:34:56,852][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,852][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,853][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,853][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,853][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,853][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,853][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,853][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,853][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,853][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 21:34:56,853][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,853][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,853][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,853][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,854][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,854][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,854][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,854][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,854][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,854][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 21:34:56,854][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,854][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,854][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,854][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,854][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe1_memory_map_output.xml
[2020-10-27 21:34:56,855][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_pkg.vhd
[2020-10-27 21:34:56,855][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1.vhd
[2020-10-27 21:34:56,855][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe1_muxdemux.vhd
[2020-10-27 21:34:56,855][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,855][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,856][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-27 21:34:56,856][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,856][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,856][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,856][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,856][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,856][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-27 21:34:56,856][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,856][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-27 21:34:56,856][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,857][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,857][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,857][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,857][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,857][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,857][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,857][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,857][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,858][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-27 21:34:56,858][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,858][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,858][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,858][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,859][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,859][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,859][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,859][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,859][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,859][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-27 21:34:56,859][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,859][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,859][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,859][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,859][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-27 21:34:56,860][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-27 21:34:56,860][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-27 21:34:56,860][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-27 21:34:56,861][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,861][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,861][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-27 21:34:56,861][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-27 21:34:56,861][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-27 21:34:56,861][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-27 21:34:56,861][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-27 21:34:56,861][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,861][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-27 21:34:56,861][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-27 21:34:56,861][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-27 21:34:56,862][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-27 21:34:56,862][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-27 21:34:56,862][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-27 21:34:56,862][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-27 21:34:56,862][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-27 21:34:56,862][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-27 21:34:56,862][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-27 21:34:56,862][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-27 21:34:56,862][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-27 21:34:56,862][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-27 21:34:56,862][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,863][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,863][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,863][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,863][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,863][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-27 21:34:56,863][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-27 21:34:56,863][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,863][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-27 21:34:56,864][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,864][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,864][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,864][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,864][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,864][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-27 21:34:56,864][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,864][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-27 21:34:56,864][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,864][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,864][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-27 21:34:56,864][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,864][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-27 21:34:56,864][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,864][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,864][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,864][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,864][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,865][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,865][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,865][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,865][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,865][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,865][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-27 21:34:56,865][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,865][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-27 21:34:56,865][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,865][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-27 21:34:56,865][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,866][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,866][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,866][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,866][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,866][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,866][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-27 21:34:56,866][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,866][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-27 21:34:56,866][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,866][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-27 21:34:56,866][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,867][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,867][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-27 21:34:56,867][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,867][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,867][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-27 21:34:56,867][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-27 21:34:56,867][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-27 21:34:56,867][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,867][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-27 21:34:56,867][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-27 21:34:56,867][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-27 21:34:56,867][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,867][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-27 21:34:56,867][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,867][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-27 21:34:56,867][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,867][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-27 21:34:56,867][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-27 21:34:56,867][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-27 21:34:56,868][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,868][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,868][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,868][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,868][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,868][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-27 21:34:56,868][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,868][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-27 21:34:56,868][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,868][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-27 21:34:56,868][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,868][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-27 21:34:56,868][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,868][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-27 21:34:56,868][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,868][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-27 21:34:56,868][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,868][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-27 21:34:56,868][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,868][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-27 21:34:56,868][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,868][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-27 21:34:56,868][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-27 21:34:56,868][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-27 21:34:56,868][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-27 21:34:56,869][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-27 21:34:56,869][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,869][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-27 21:34:56,869][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-27 21:34:56,869][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-27 21:34:56,869][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-27 21:34:56,870][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-27 21:34:56,870][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-27 21:34:56,870][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-27 21:34:56,871][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,871][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,871][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-27 21:34:56,871][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,871][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-27 21:34:56,871][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-27 21:34:56,871][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output
[2020-10-27 21:34:56,874][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-27 21:34:56,874][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-27 21:34:56,874][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-27 21:34:56,874][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-27 21:34:56,874][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-27 21:34:56,874][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-27 21:34:56,874][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-27 21:34:56,874][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-27 21:34:56,874][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1
[2020-10-27 21:34:56,874][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1.gbe1
[2020-10-27 21:34:56,874][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram
[2020-10-27 21:34:56,874][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-27 21:34:56,874][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe2
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe2.gbe2
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe2_rxs_ss_bram
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe2_txs_ss_bram
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-27 21:34:56,875][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxbadctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxeofctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxofctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxs_ss_status
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_rxvldctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_txctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_txfullctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_txofctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_txs_ss_status
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_txvldctr
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe2_linkup
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-27 21:34:56,876][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-27 21:34:56,877][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_ip
[2020-10-27 21:34:56,877][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rx_source_port
[2020-10-27 21:34:56,877][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-27 21:34:56,877][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-27 21:34:56,877][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-27 21:34:56,877][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-27 21:34:56,877][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-27 21:34:56,877][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-27 21:34:56,877][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-27 21:34:56,877][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-27 21:34:56,877][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-27 21:34:56,877][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-27 21:34:56,877][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-27 21:34:56,877][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-27 21:34:56,877][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 12
[2020-10-27 21:34:56,878][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-27 21:34:56,878][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-27 21:34:56,878][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-27 21:34:56,878][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,879][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,879][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 12
[2020-10-27 21:34:56,879][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 10
[2020-10-27 21:34:56,879][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,879][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 12
[2020-10-27 21:34:56,879][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,880][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,880][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-27 21:34:56,880][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,880][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 21:34:56,880][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0
[2020-10-27 21:34:56,880][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,880][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 10
[2020-10-27 21:34:56,880][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,880][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 6
[2020-10-27 21:34:56,881][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 10
[2020-10-27 21:34:56,881][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 21:34:56,881][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1
[2020-10-27 21:34:56,881][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,881][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,881][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,881][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,881][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,881][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,882][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,882][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-27 21:34:56,882][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,882][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 21:34:56,882][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0
[2020-10-27 21:34:56,882][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 21:34:56,882][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1
[2020-10-27 21:34:56,882][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 21:34:56,882][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0
[2020-10-27 21:34:56,883][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,883][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,883][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,883][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,883][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,883][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 21:34:56,883][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1
[2020-10-27 21:34:56,883][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,883][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 6
[2020-10-27 21:34:56,883][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,883][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,883][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 6
[2020-10-27 21:34:56,883][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 21:34:56,883][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_8v0
[2020-10-27 21:34:56,883][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 21:34:56,883][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_8v1
[2020-10-27 21:34:56,884][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,884][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,884][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-27 21:34:56,884][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,885][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 21:34:56,885][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0
[2020-10-27 21:34:56,885][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 21:34:56,885][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1
[2020-10-27 21:34:56,885][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 21:34:56,885][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0
[2020-10-27 21:34:56,885][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 21:34:56,885][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1
[2020-10-27 21:34:56,885][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 21:34:56,885][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_8v0
[2020-10-27 21:34:56,885][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 21:34:56,885][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_8v1
[2020-10-27 21:34:56,885][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 21:34:56,885][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0
[2020-10-27 21:34:56,885][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,885][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,885][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,885][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,885][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,885][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 21:34:56,885][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1
[2020-10-27 21:34:56,885][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,885][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,885][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,885][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,885][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,885][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 21:34:56,885][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0
[2020-10-27 21:34:56,885][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v1_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,885][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,886][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,886][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,886][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,886][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 21:34:56,886][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1
[2020-10-27 21:34:56,886][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v1_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,886][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,886][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,886][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,886][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-27 21:34:56,887][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0': [], '-1v0_20v0_19v0_18v1': [], '-1v0_20v0_19v1_18v0': [], '-1v0_20v0_19v1_18v1': [], '-1v0_20v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,887][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0': [], '-1v0_20v0_19v0_18v1': [], '-1v0_20v0_19v1_18v0': [], '-1v0_20v0_19v1_18v1': [], '-1v0_20v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,887][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-27 21:34:56,887][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,887][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 21:34:56,887][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0
[2020-10-27 21:34:56,887][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 21:34:56,887][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1
[2020-10-27 21:34:56,887][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_8v0
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_8v1
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0_17v0
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0_17v1
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1_17v0
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1_17v1
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0_17v0
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0_17v1
[2020-10-27 21:34:56,888][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,888][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v0
[2020-10-27 21:34:56,888][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v1_18v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,889][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,889][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,889][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,889][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,889][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,889][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v1
[2020-10-27 21:34:56,889][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_20v0_19v1_18v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-27 21:34:56,889][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,889][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,889][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-27 21:34:56,889][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-27 21:34:56,890][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0': [], '-1v0_20v0_19v0_18v1': [], '-1v0_20v0_19v1_18v0': [], '-1v0_20v0_19v1_18v1': [], '-1v0_20v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0': [], '-1v0_20v0_19v1_18v1_17v1': [], '-1v0_20v0_19v1_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,890][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0': [], '-1v0_20v0_19v0_18v1': [], '-1v0_20v0_19v1_18v0': [], '-1v0_20v0_19v1_18v1': [], '-1v0_20v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0': [], '-1v0_20v0_19v1_18v1_17v1': [], '-1v0_20v0_19v1_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,890][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-27 21:34:56,890][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-27 21:34:56,890][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 21:34:56,890][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0
[2020-10-27 21:34:56,890][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  20
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_8v0
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v1_8v1
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0_17v0
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v0_17v1
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1_17v0
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v0_18v1_17v1
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0_17v0
[2020-10-27 21:34:56,891][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,891][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v0_17v1
[2020-10-27 21:34:56,892][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,892][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v0
[2020-10-27 21:34:56,892][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-27 21:34:56,892][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v1
[2020-10-27 21:34:56,892][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 21:34:56,892][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v0_16v0
[2020-10-27 21:34:56,892][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 21:34:56,892][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v0_16v1
[2020-10-27 21:34:56,892][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 21:34:56,892][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v1_16v0
[2020-10-27 21:34:56,892][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-27 21:34:56,892][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_20v0_19v1_18v1_17v1_16v1
[2020-10-27 21:34:56,893][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_20v0': [], '-1v0_20v1': [], '-1v0_20v0_19v0': [], '-1v0_20v0_19v1': [], '-1v0_20v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0': [], '-1v0_20v0_19v0_18v1': [], '-1v0_20v0_19v1_18v0': [], '-1v0_20v0_19v1_18v1': [], '-1v0_20v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0': [], '-1v0_20v0_19v1_18v1_17v1': [], '-1v0_20v0_19v1_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_20v0_19v1_18v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-27 21:34:56,893][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-27 21:34:56,893][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,893][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-27 21:34:56,893][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,893][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e0000
[2020-10-27 21:34:56,893][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,893][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1048576
[2020-10-27 21:34:56,893][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,893][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x100100
[2020-10-27 21:34:56,893][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,893][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	1048832
[2020-10-27 21:34:56,893][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,893][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x100100
[2020-10-27 21:34:56,893][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,893][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-27 21:34:56,893][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,893][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e0000
[2020-10-27 21:34:56,893][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,893][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-27 21:34:56,893][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,893][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e0000
[2020-10-27 21:34:56,893][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,894][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-27 21:34:56,894][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,894][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e0000
[2020-10-27 21:34:56,894][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,894][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	524288
[2020-10-27 21:34:56,894][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,894][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e0000
[2020-10-27 21:34:56,894][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,894][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	655360
[2020-10-27 21:34:56,894][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,894][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1e0000
[2020-10-27 21:34:56,894][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,894][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	786432
[2020-10-27 21:34:56,894][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,894][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1f0000
[2020-10-27 21:34:56,894][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,894][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	851968
[2020-10-27 21:34:56,894][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,894][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1f0000
[2020-10-27 21:34:56,894][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,894][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	917504
[2020-10-27 21:34:56,894][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,894][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1f0000
[2020-10-27 21:34:56,894][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-27 21:34:56,894][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	983040
[2020-10-27 21:34:56,894][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-27 21:34:56,894][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1f0000
[2020-10-27 21:34:56,895][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-27 21:34:56,895][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-27 21:34:56,895][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-27 21:34:56,895][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-27 21:34:56,899][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-27 21:34:56,899][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-27 21:34:56,900][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,900][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,900][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,900][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,900][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram', '0xA0080000', 0, 32, 'rw', 'gbe2_rxs_ss_bram', 'gbe2_rxs_ss_bram_gbe2_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,900][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram', '0xA00A0000', 0, 32, 'rw', 'gbe2_txs_ss_bram', 'gbe2_txs_ss_bram_gbe2_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA00C0000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1.gbe1', '0xA00D0000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe2.gbe2', '0xA00E0000', 0, 32, 'rw', 'gbe2', 'gbe2_gbe2', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00F0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA0100000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', 'C0A80115', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA0100004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', 'EA60', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0100008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA010000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0100010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA0100014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0100018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA010001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0100020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA0100024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0100028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA010002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0100030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA0100034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0100038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA010003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA0100040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA0100044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA0100048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA010004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA0100050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA0100054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA0100058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA010005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,901][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA0100060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA0100064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA0100068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA010006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA0100070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA0100074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA0100078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA010007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxbadctr', '0xA0100080', 0, 32, 'r', 'gbe2_rxbadctr', 'sw_reg_gbe2_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxctr', '0xA0100084', 0, 32, 'r', 'gbe2_rxctr', 'sw_reg_gbe2_rxctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxeofctr', '0xA0100088', 0, 32, 'r', 'gbe2_rxeofctr', 'sw_reg_gbe2_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxofctr', '0xA010008C', 0, 32, 'r', 'gbe2_rxofctr', 'sw_reg_gbe2_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl', '0xA0100090', 0, 32, 'rw', 'gbe2_rxs_ss_ctrl', 'sw_reg_gbe2_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxs_ss_status', '0xA0100094', 0, 32, 'r', 'gbe2_rxs_ss_status', 'sw_reg_gbe2_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_rxvldctr', '0xA0100098', 0, 32, 'r', 'gbe2_rxvldctr', 'sw_reg_gbe2_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_txctr', '0xA010009C', 0, 32, 'r', 'gbe2_txctr', 'sw_reg_gbe2_txctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_txfullctr', '0xA01000A0', 0, 32, 'r', 'gbe2_txfullctr', 'sw_reg_gbe2_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_txofctr', '0xA01000A4', 0, 32, 'r', 'gbe2_txofctr', 'sw_reg_gbe2_txofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_txs_ss_ctrl', '0xA01000A8', 0, 32, 'rw', 'gbe2_txs_ss_ctrl', 'sw_reg_gbe2_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_txs_ss_status', '0xA01000AC', 0, 32, 'r', 'gbe2_txs_ss_status', 'sw_reg_gbe2_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_txvldctr', '0xA01000B0', 0, 32, 'r', 'gbe2_txvldctr', 'sw_reg_gbe2_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe2_linkup', '0xA01000B4', 0, 32, 'r', 'gbe2_linkup', 'sw_reg_gbe2_linkup', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA01000B8', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '1', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA01000BC', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '80', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA01000C0', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '4000', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA01000C4', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_bad_frame', '0xA01000C8', 0, 32, 'r', 'rx_bad_frame', 'sw_reg_rx_bad_frame', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_end_of_frame', '0xA01000CC', 0, 32, 'r', 'rx_end_of_frame', 'sw_reg_rx_end_of_frame', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_ip', '0xA01000D0', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rx_source_port', '0xA01000D4', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,902][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA01000D8', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,903][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA01000DC', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,903][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA0100100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-27 21:34:56,903][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA0100104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-27 21:34:56,903][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA010010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-27 21:34:56,903][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0100110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,903][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0100114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,903][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-27 21:34:56,903][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,903][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,903][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,903][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,903][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Field: gbe1_rxs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Changed from: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-27 21:34:56,903][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,904][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,904][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Field: gbe1_txs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram, Changed from: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,904][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,904][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram, Field: gbe2_rxs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram, Changed from: axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,904][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram', '0xA0080000', 0, 32, 'rw', 'gbe2_rxs_ss_bram', 'gbe2_rxs_ss_bram_gbe2_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,904][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram, Field: gbe2_txs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram
[2020-10-27 21:34:56,904][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-27 21:34:56,904][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-27 21:34:56,904][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-27 21:34:56,904][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,904][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram', '0xA00A0000', 0, 32, 'rw', 'gbe2_txs_ss_bram', 'gbe2_txs_ss_bram_gbe2_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,904][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-27 21:34:56,904][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1.gbe1, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-27 21:34:56,904][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-27 21:34:56,904][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-27 21:34:56,904][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-27 21:34:56,904][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,904][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA00C0000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,905][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1.gbe1, Field: gbe1
[2020-10-27 21:34:56,905][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe2.gbe2, Changed from: axi4lite_top.gbe1.gbe1
[2020-10-27 21:34:56,905][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe2.gbe2
[2020-10-27 21:34:56,905][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe2.gbe2
[2020-10-27 21:34:56,905][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe2.gbe2
[2020-10-27 21:34:56,905][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,905][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1.gbe1', '0xA00D0000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,905][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe2.gbe2, Field: gbe2
[2020-10-27 21:34:56,905][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe2.gbe2
[2020-10-27 21:34:56,905][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-27 21:34:56,905][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-27 21:34:56,905][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-27 21:34:56,905][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,905][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe2.gbe2', '0xA00E0000', 0, 32, 'rw', 'gbe2', 'gbe2_gbe2', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,905][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-27 21:34:56,905][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-27 21:34:56,905][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-27 21:34:56,905][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-27 21:34:56,905][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-27 21:34:56,905][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,905][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00F0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,905][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-27 21:34:56,905][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-27 21:34:56,905][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-27 21:34:56,905][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-27 21:34:56,905][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-27 21:34:56,905][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,905][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA0100000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', 'C0A80115', 0]
[2020-10-27 21:34:56,905][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-27 21:34:56,905][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-27 21:34:56,905][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-27 21:34:56,906][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-27 21:34:56,906][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-27 21:34:56,906][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,906][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA0100004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', 'EA60', 0]
[2020-10-27 21:34:56,906][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-27 21:34:56,906][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-27 21:34:56,906][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-27 21:34:56,906][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-27 21:34:56,906][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-27 21:34:56,906][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,906][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0100008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,906][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-27 21:34:56,906][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-27 21:34:56,906][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-27 21:34:56,906][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-27 21:34:56,906][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-27 21:34:56,906][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,906][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA010000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,906][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-27 21:34:56,906][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-27 21:34:56,906][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-27 21:34:56,906][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-27 21:34:56,906][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-27 21:34:56,906][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,906][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0100010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,906][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-27 21:34:56,906][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-27 21:34:56,906][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-27 21:34:56,906][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-27 21:34:56,906][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-27 21:34:56,907][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,907][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA0100014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,907][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-27 21:34:56,907][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-27 21:34:56,907][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-27 21:34:56,907][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-27 21:34:56,907][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-27 21:34:56,907][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,907][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0100018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,907][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-27 21:34:56,907][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-27 21:34:56,907][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-27 21:34:56,907][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-27 21:34:56,907][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-27 21:34:56,907][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,907][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA010001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,907][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-27 21:34:56,907][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-27 21:34:56,907][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-27 21:34:56,907][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-27 21:34:56,907][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-27 21:34:56,907][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,907][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0100020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,907][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-27 21:34:56,907][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-27 21:34:56,907][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-27 21:34:56,907][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-27 21:34:56,907][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-27 21:34:56,907][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,907][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA0100024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,907][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-27 21:34:56,908][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-27 21:34:56,908][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-27 21:34:56,908][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-27 21:34:56,908][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-27 21:34:56,908][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,908][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0100028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,908][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-27 21:34:56,908][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-27 21:34:56,908][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-27 21:34:56,908][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-27 21:34:56,908][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-27 21:34:56,908][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,908][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA010002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,908][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-27 21:34:56,908][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-27 21:34:56,908][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-27 21:34:56,908][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-27 21:34:56,908][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-27 21:34:56,908][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,908][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0100030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,908][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-27 21:34:56,908][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-27 21:34:56,908][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-27 21:34:56,908][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-27 21:34:56,908][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-27 21:34:56,908][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,908][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA0100034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,908][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-27 21:34:56,908][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-27 21:34:56,908][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-27 21:34:56,909][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-27 21:34:56,909][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-27 21:34:56,909][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,909][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0100038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,909][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-27 21:34:56,909][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-27 21:34:56,909][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-27 21:34:56,909][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-27 21:34:56,909][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-27 21:34:56,909][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,909][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA010003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,909][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-27 21:34:56,909][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-27 21:34:56,909][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-27 21:34:56,909][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-27 21:34:56,909][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-27 21:34:56,909][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,909][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA0100040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,909][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Field: gbe1_rxbadctr
[2020-10-27 21:34:56,909][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxctr, Changed from: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-27 21:34:56,909][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-27 21:34:56,909][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-27 21:34:56,909][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-27 21:34:56,909][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,909][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA0100044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,909][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxctr, Field: gbe1_rxctr
[2020-10-27 21:34:56,909][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-27 21:34:56,909][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-27 21:34:56,909][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-27 21:34:56,909][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-27 21:34:56,909][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,910][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA0100048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,910][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Field: gbe1_rxeofctr
[2020-10-27 21:34:56,910][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-27 21:34:56,910][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-27 21:34:56,910][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-27 21:34:56,910][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-27 21:34:56,910][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,910][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA010004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,910][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxofctr, Field: gbe1_rxofctr
[2020-10-27 21:34:56,910][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-27 21:34:56,910][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-27 21:34:56,910][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-27 21:34:56,910][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-27 21:34:56,910][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,910][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA0100050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,910][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Field: gbe1_rxs_ss_ctrl
[2020-10-27 21:34:56,910][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-27 21:34:56,910][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-27 21:34:56,910][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-27 21:34:56,910][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-27 21:34:56,910][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,910][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA0100054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,910][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Field: gbe1_rxs_ss_status
[2020-10-27 21:34:56,910][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-27 21:34:56,910][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-27 21:34:56,910][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-27 21:34:56,910][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-27 21:34:56,910][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,910][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA0100058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,910][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Field: gbe1_rxvldctr
[2020-10-27 21:34:56,911][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txctr, Changed from: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-27 21:34:56,911][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-27 21:34:56,911][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-27 21:34:56,911][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-27 21:34:56,911][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,911][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA010005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,911][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txctr, Field: gbe1_txctr
[2020-10-27 21:34:56,911][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txfullctr, Changed from: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-27 21:34:56,911][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-27 21:34:56,911][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-27 21:34:56,911][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-27 21:34:56,911][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,911][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA0100060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,911][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txfullctr, Field: gbe1_txfullctr
[2020-10-27 21:34:56,911][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txofctr, Changed from: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-27 21:34:56,911][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-27 21:34:56,911][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-27 21:34:56,911][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-27 21:34:56,911][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,911][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA0100064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,911][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txofctr, Field: gbe1_txofctr
[2020-10-27 21:34:56,911][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-27 21:34:56,911][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-27 21:34:56,911][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-27 21:34:56,911][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-27 21:34:56,911][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,911][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA0100068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,911][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Field: gbe1_txs_ss_ctrl
[2020-10-27 21:34:56,911][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-27 21:34:56,911][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-27 21:34:56,911][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-27 21:34:56,912][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-27 21:34:56,912][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,912][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA010006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,912][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Field: gbe1_txs_ss_status
[2020-10-27 21:34:56,912][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txvldctr, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-27 21:34:56,912][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-27 21:34:56,912][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-27 21:34:56,912][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-27 21:34:56,912][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,912][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA0100070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,912][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txvldctr, Field: gbe1_txvldctr
[2020-10-27 21:34:56,912][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_linkup, Changed from: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-27 21:34:56,912][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-27 21:34:56,912][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-27 21:34:56,912][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-27 21:34:56,912][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,912][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA0100074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,912][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_linkup, Field: gbe1_linkup
[2020-10-27 21:34:56,912][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Changed from: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-27 21:34:56,912][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-27 21:34:56,912][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-27 21:34:56,912][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-27 21:34:56,912][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,912][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA0100078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,912][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Field: gbe1_rx_frame_cnt
[2020-10-27 21:34:56,912][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxbadctr, Changed from: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-27 21:34:56,912][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxbadctr
[2020-10-27 21:34:56,912][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxbadctr
[2020-10-27 21:34:56,912][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxbadctr
[2020-10-27 21:34:56,913][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,913][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA010007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,913][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxbadctr, Field: gbe2_rxbadctr
[2020-10-27 21:34:56,913][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxctr, Changed from: axi4lite_top.sw_reg.gbe2_rxbadctr
[2020-10-27 21:34:56,913][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxctr
[2020-10-27 21:34:56,913][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxctr
[2020-10-27 21:34:56,913][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxctr
[2020-10-27 21:34:56,913][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,913][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxbadctr', '0xA0100080', 0, 32, 'r', 'gbe2_rxbadctr', 'sw_reg_gbe2_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,913][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxctr, Field: gbe2_rxctr
[2020-10-27 21:34:56,913][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe2_rxctr
[2020-10-27 21:34:56,913][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxeofctr
[2020-10-27 21:34:56,913][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxeofctr
[2020-10-27 21:34:56,913][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxeofctr
[2020-10-27 21:34:56,913][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,913][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxctr', '0xA0100084', 0, 32, 'r', 'gbe2_rxctr', 'sw_reg_gbe2_rxctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,913][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxeofctr, Field: gbe2_rxeofctr
[2020-10-27 21:34:56,913][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxofctr, Changed from: axi4lite_top.sw_reg.gbe2_rxeofctr
[2020-10-27 21:34:56,913][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxofctr
[2020-10-27 21:34:56,913][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxofctr
[2020-10-27 21:34:56,913][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxofctr
[2020-10-27 21:34:56,913][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,913][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxeofctr', '0xA0100088', 0, 32, 'r', 'gbe2_rxeofctr', 'sw_reg_gbe2_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,913][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxofctr, Field: gbe2_rxofctr
[2020-10-27 21:34:56,913][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe2_rxofctr
[2020-10-27 21:34:56,913][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl
[2020-10-27 21:34:56,913][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl
[2020-10-27 21:34:56,913][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl
[2020-10-27 21:34:56,913][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,913][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxofctr', '0xA010008C', 0, 32, 'r', 'gbe2_rxofctr', 'sw_reg_gbe2_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,913][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl, Field: gbe2_rxs_ss_ctrl
[2020-10-27 21:34:56,914][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl
[2020-10-27 21:34:56,914][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxs_ss_status
[2020-10-27 21:34:56,914][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxs_ss_status
[2020-10-27 21:34:56,914][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxs_ss_status
[2020-10-27 21:34:56,914][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,914][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl', '0xA0100090', 0, 32, 'rw', 'gbe2_rxs_ss_ctrl', 'sw_reg_gbe2_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,914][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxs_ss_status, Field: gbe2_rxs_ss_status
[2020-10-27 21:34:56,914][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe2_rxs_ss_status
[2020-10-27 21:34:56,914][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_rxvldctr
[2020-10-27 21:34:56,914][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_rxvldctr
[2020-10-27 21:34:56,914][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_rxvldctr
[2020-10-27 21:34:56,914][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,914][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxs_ss_status', '0xA0100094', 0, 32, 'r', 'gbe2_rxs_ss_status', 'sw_reg_gbe2_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,914][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_rxvldctr, Field: gbe2_rxvldctr
[2020-10-27 21:34:56,914][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_txctr, Changed from: axi4lite_top.sw_reg.gbe2_rxvldctr
[2020-10-27 21:34:56,914][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_txctr
[2020-10-27 21:34:56,914][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_txctr
[2020-10-27 21:34:56,914][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_txctr
[2020-10-27 21:34:56,914][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,914][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_rxvldctr', '0xA0100098', 0, 32, 'r', 'gbe2_rxvldctr', 'sw_reg_gbe2_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,914][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_txctr, Field: gbe2_txctr
[2020-10-27 21:34:56,914][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_txfullctr, Changed from: axi4lite_top.sw_reg.gbe2_txctr
[2020-10-27 21:34:56,914][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_txfullctr
[2020-10-27 21:34:56,914][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_txfullctr
[2020-10-27 21:34:56,914][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_txfullctr
[2020-10-27 21:34:56,914][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,914][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_txctr', '0xA010009C', 0, 32, 'r', 'gbe2_txctr', 'sw_reg_gbe2_txctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,914][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_txfullctr, Field: gbe2_txfullctr
[2020-10-27 21:34:56,914][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_txofctr, Changed from: axi4lite_top.sw_reg.gbe2_txfullctr
[2020-10-27 21:34:56,914][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_txofctr
[2020-10-27 21:34:56,915][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_txofctr
[2020-10-27 21:34:56,915][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_txofctr
[2020-10-27 21:34:56,915][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,915][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_txfullctr', '0xA01000A0', 0, 32, 'r', 'gbe2_txfullctr', 'sw_reg_gbe2_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,915][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_txofctr, Field: gbe2_txofctr
[2020-10-27 21:34:56,915][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe2_txofctr
[2020-10-27 21:34:56,915][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl
[2020-10-27 21:34:56,915][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl
[2020-10-27 21:34:56,915][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl
[2020-10-27 21:34:56,915][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,915][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_txofctr', '0xA01000A4', 0, 32, 'r', 'gbe2_txofctr', 'sw_reg_gbe2_txofctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,915][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl, Field: gbe2_txs_ss_ctrl
[2020-10-27 21:34:56,915][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe2_txs_ss_ctrl
[2020-10-27 21:34:56,915][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_txs_ss_status
[2020-10-27 21:34:56,915][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_txs_ss_status
[2020-10-27 21:34:56,915][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_txs_ss_status
[2020-10-27 21:34:56,915][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,915][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_txs_ss_ctrl', '0xA01000A8', 0, 32, 'rw', 'gbe2_txs_ss_ctrl', 'sw_reg_gbe2_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,915][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_txs_ss_status, Field: gbe2_txs_ss_status
[2020-10-27 21:34:56,915][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_txvldctr, Changed from: axi4lite_top.sw_reg.gbe2_txs_ss_status
[2020-10-27 21:34:56,915][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_txvldctr
[2020-10-27 21:34:56,915][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_txvldctr
[2020-10-27 21:34:56,915][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_txvldctr
[2020-10-27 21:34:56,915][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,915][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_txs_ss_status', '0xA01000AC', 0, 32, 'r', 'gbe2_txs_ss_status', 'sw_reg_gbe2_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,915][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_txvldctr, Field: gbe2_txvldctr
[2020-10-27 21:34:56,915][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe2_linkup, Changed from: axi4lite_top.sw_reg.gbe2_txvldctr
[2020-10-27 21:34:56,915][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe2_linkup
[2020-10-27 21:34:56,915][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe2_linkup
[2020-10-27 21:34:56,915][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe2_linkup
[2020-10-27 21:34:56,915][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,916][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_txvldctr', '0xA01000B0', 0, 32, 'r', 'gbe2_txvldctr', 'sw_reg_gbe2_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,916][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe2_linkup, Field: gbe2_linkup
[2020-10-27 21:34:56,916][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe2_linkup
[2020-10-27 21:34:56,916][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-27 21:34:56,916][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-27 21:34:56,916][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-27 21:34:56,916][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,916][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe2_linkup', '0xA01000B4', 0, 32, 'r', 'gbe2_linkup', 'sw_reg_gbe2_linkup', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,916][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-27 21:34:56,916][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-27 21:34:56,916][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-27 21:34:56,916][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-27 21:34:56,916][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-27 21:34:56,916][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,916][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA01000B8', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '1', 0]
[2020-10-27 21:34:56,916][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-27 21:34:56,916][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-27 21:34:56,916][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-27 21:34:56,916][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-27 21:34:56,916][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-27 21:34:56,916][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,916][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA01000BC', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '80', 0]
[2020-10-27 21:34:56,916][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-27 21:34:56,916][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-27 21:34:56,916][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-27 21:34:56,916][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-27 21:34:56,916][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-27 21:34:56,916][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,916][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA01000C0', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '4000', 0]
[2020-10-27 21:34:56,916][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-27 21:34:56,916][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_bad_frame, Changed from: axi4lite_top.sw_reg.rst
[2020-10-27 21:34:56,917][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-27 21:34:56,917][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-27 21:34:56,917][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-27 21:34:56,917][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,917][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA01000C4', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,917][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_bad_frame, Field: rx_bad_frame
[2020-10-27 21:34:56,917][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_end_of_frame, Changed from: axi4lite_top.sw_reg.rx_bad_frame
[2020-10-27 21:34:56,917][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-27 21:34:56,917][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-27 21:34:56,917][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-27 21:34:56,917][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,917][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_bad_frame', '0xA01000C8', 0, 32, 'r', 'rx_bad_frame', 'sw_reg_rx_bad_frame', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,917][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_end_of_frame, Field: rx_end_of_frame
[2020-10-27 21:34:56,917][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_ip, Changed from: axi4lite_top.sw_reg.rx_end_of_frame
[2020-10-27 21:34:56,917][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-27 21:34:56,917][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-27 21:34:56,917][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_ip
[2020-10-27 21:34:56,917][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,917][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_end_of_frame', '0xA01000CC', 0, 32, 'r', 'rx_end_of_frame', 'sw_reg_rx_end_of_frame', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,917][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_ip, Field: rx_source_ip
[2020-10-27 21:34:56,917][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rx_source_port, Changed from: axi4lite_top.sw_reg.rx_source_ip
[2020-10-27 21:34:56,917][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-27 21:34:56,917][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-27 21:34:56,917][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rx_source_port
[2020-10-27 21:34:56,917][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,917][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_ip', '0xA01000D0', 0, 32, 'r', 'rx_source_ip', 'sw_reg_rx_source_ip', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,917][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rx_source_port, Field: rx_source_port
[2020-10-27 21:34:56,917][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rx_source_port
[2020-10-27 21:34:56,917][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-27 21:34:56,917][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-27 21:34:56,917][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-27 21:34:56,918][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,918][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rx_source_port', '0xA01000D4', 0, 32, 'r', 'rx_source_port', 'sw_reg_rx_source_port', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,918][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-27 21:34:56,918][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-27 21:34:56,918][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-27 21:34:56,918][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-27 21:34:56,918][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-27 21:34:56,918][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,918][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA01000D8', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,918][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-27 21:34:56,918][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-27 21:34:56,918][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-27 21:34:56,918][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-27 21:34:56,918][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-27 21:34:56,918][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,918][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA01000DC', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,918][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-27 21:34:56,918][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-27 21:34:56,918][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-27 21:34:56,918][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-27 21:34:56,918][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-27 21:34:56,918][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,918][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA0100100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-27 21:34:56,918][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-27 21:34:56,918][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-27 21:34:56,918][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-27 21:34:56,918][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-27 21:34:56,918][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-27 21:34:56,919][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,919][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA0100104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-27 21:34:56,919][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-27 21:34:56,919][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-27 21:34:56,919][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-27 21:34:56,919][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-27 21:34:56,919][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-27 21:34:56,919][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,919][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA010010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-27 21:34:56,919][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-27 21:34:56,919][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-27 21:34:56,919][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-27 21:34:56,919][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-27 21:34:56,919][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-27 21:34:56,919][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,919][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0100110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-27 21:34:56,919][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-27 21:34:56,919][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-27 21:34:56,919][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-27 21:34:56,919][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0100114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-27 21:34:56,919][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-27 21:34:56,919][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-27 21:34:56,919][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-27 21:34:56,919][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-27 21:34:56,919][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-27 21:34:56,919][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-27 21:34:56,919][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-27 21:34:56,919][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram">axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram</a></tt></td>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram"><tt><a href="#axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram">axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram</a></tt></td>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram">axi4lite_top.gbe2_rxs_ss_bram.gbe2_rxs_ss_bram</a></tt></td>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0080000</tt></td>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram"><tt><a href="#axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram">axi4lite_top.gbe2_txs_ss_bram.gbe2_txs_ss_bram</a></tt></td>
[2020-10-27 21:34:56,920][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00A0000</tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00C0000</tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1.gbe1"><tt><a href="#axi4lite_top.gbe1.gbe1">axi4lite_top.gbe1.gbe1</a></tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00D0000</tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe2.gbe2"><tt><a href="#axi4lite_top.gbe2.gbe2">axi4lite_top.gbe2.gbe2</a></tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00E0000</tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00F0000</tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100000</tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100004</tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100008</tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA010000C</tt></td>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,921][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100010</tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100014</tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100018</tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA010001C</tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100020</tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100024</tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100028</tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA010002C</tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100030</tt></td>
[2020-10-27 21:34:56,922][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100034</tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100038</tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA010003C</tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100040</tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxbadctr">axi4lite_top.sw_reg.gbe1_rxbadctr</a></tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100044</tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxctr">axi4lite_top.sw_reg.gbe1_rxctr</a></tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100048</tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxeofctr">axi4lite_top.sw_reg.gbe1_rxeofctr</a></tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA010004C</tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxofctr">axi4lite_top.sw_reg.gbe1_rxofctr</a></tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100050</tt></td>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,923][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl</a></tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100054</tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_status">axi4lite_top.sw_reg.gbe1_rxs_ss_status</a></tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100058</tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxvldctr">axi4lite_top.sw_reg.gbe1_rxvldctr</a></tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA010005C</tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txctr">axi4lite_top.sw_reg.gbe1_txctr</a></tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100060</tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txfullctr">axi4lite_top.sw_reg.gbe1_txfullctr</a></tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100064</tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txofctr">axi4lite_top.sw_reg.gbe1_txofctr</a></tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100068</tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_ctrl">axi4lite_top.sw_reg.gbe1_txs_ss_ctrl</a></tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA010006C</tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_status">axi4lite_top.sw_reg.gbe1_txs_ss_status</a></tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100070</tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txvldctr">axi4lite_top.sw_reg.gbe1_txvldctr</a></tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100074</tt></td>
[2020-10-27 21:34:56,924][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe1_linkup">axi4lite_top.sw_reg.gbe1_linkup</a></tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100078</tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rx_frame_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe1_rx_frame_cnt">axi4lite_top.sw_reg.gbe1_rx_frame_cnt</a></tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA010007C</tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxbadctr">axi4lite_top.sw_reg.gbe2_rxbadctr</a></tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100080</tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxctr">axi4lite_top.sw_reg.gbe2_rxctr</a></tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100084</tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxeofctr">axi4lite_top.sw_reg.gbe2_rxeofctr</a></tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100088</tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxofctr">axi4lite_top.sw_reg.gbe2_rxofctr</a></tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA010008C</tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe2_rxs_ss_ctrl</a></tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100090</tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxs_ss_status">axi4lite_top.sw_reg.gbe2_rxs_ss_status</a></tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100094</tt></td>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,925][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_rxvldctr">axi4lite_top.sw_reg.gbe2_rxvldctr</a></tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100098</tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_txctr">axi4lite_top.sw_reg.gbe2_txctr</a></tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA010009C</tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_txfullctr">axi4lite_top.sw_reg.gbe2_txfullctr</a></tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000A0</tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_txofctr">axi4lite_top.sw_reg.gbe2_txofctr</a></tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000A4</tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe2_txs_ss_ctrl">axi4lite_top.sw_reg.gbe2_txs_ss_ctrl</a></tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000A8</tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe2_txs_ss_status">axi4lite_top.sw_reg.gbe2_txs_ss_status</a></tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000AC</tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe2_txvldctr">axi4lite_top.sw_reg.gbe2_txvldctr</a></tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000B0</tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe2_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe2_linkup">axi4lite_top.sw_reg.gbe2_linkup</a></tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000B4</tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000B8</tt></td>
[2020-10-27 21:34:56,926][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000BC</tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000C0</tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000C4</tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_bad_frame"><tt><a href="#axi4lite_top.sw_reg.rx_bad_frame">axi4lite_top.sw_reg.rx_bad_frame</a></tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000C8</tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_end_of_frame"><tt><a href="#axi4lite_top.sw_reg.rx_end_of_frame">axi4lite_top.sw_reg.rx_end_of_frame</a></tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000CC</tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_ip"><tt><a href="#axi4lite_top.sw_reg.rx_source_ip">axi4lite_top.sw_reg.rx_source_ip</a></tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000D0</tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rx_source_port"><tt><a href="#axi4lite_top.sw_reg.rx_source_port">axi4lite_top.sw_reg.rx_source_port</a></tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000D4</tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000D8</tt></td>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,927][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA01000DC</tt></td>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100100</tt></td>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100104</tt></td>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA010010C</tt></td>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100110</tt></td>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0100114</tt></td>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-27 21:34:56,928][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-27 21:34:56,930][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-27 21:34:56,930][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-27 21:34:56,930][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-27 21:34:56,931][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-27 21:34:56,931][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-27 21:34:56,931][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-27 21:34:56,931][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe_tx_rx_direct
[2020-10-27 21:34:56,931][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,931][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-27 21:34:56,931][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,931][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" is new
[2020-10-27 21:34:56,931][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,931][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" is new
[2020-10-27 21:34:56,931][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,931][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" is new
[2020-10-27 21:34:56,931][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,931][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,931][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,931][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" is new
[2020-10-27 21:34:56,931][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,931][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,932][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,932][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" is new
[2020-10-27 21:34:56,932][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,932][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" is new
[2020-10-27 21:34:56,932][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,932][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_up" is new
[2020-10-27 21:34:56,932][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,932][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" is new
[2020-10-27 21:34:56,932][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,932][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" is new
[2020-10-27 21:34:56,932][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,932][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" is new
[2020-10-27 21:34:56,932][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,932][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" is new
[2020-10-27 21:34:56,932][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,932][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" is new
[2020-10-27 21:34:56,932][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,932][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" is new
[2020-10-27 21:34:56,932][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,932][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" is new
[2020-10-27 21:34:56,932][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,933][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" is new
[2020-10-27 21:34:56,933][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,933][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" is new
[2020-10-27 21:34:56,933][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,933][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" is new
[2020-10-27 21:34:56,933][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,933][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,933][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,933][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" is new
[2020-10-27 21:34:56,933][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,933][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,933][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,933][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" is new
[2020-10-27 21:34:56,933][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,933][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" is new
[2020-10-27 21:34:56,933][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_up" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,933][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_up" is new
[2020-10-27 21:34:56,933][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,933][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" is new
[2020-10-27 21:34:56,933][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,933][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" is new
[2020-10-27 21:34:56,933][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" is new
[2020-10-27 21:34:56,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" is new
[2020-10-27 21:34:56,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" is new
[2020-10-27 21:34:56,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" is new
[2020-10-27 21:34:56,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" is new
[2020-10-27 21:34:56,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" is new
[2020-10-27 21:34:56,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" is new
[2020-10-27 21:34:56,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_out" is new
[2020-10-27 21:34:56,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_out" is new
[2020-10-27 21:34:56,934][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,934][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_led_rx" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_led_rx" is new
[2020-10-27 21:34:56,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_led_tx" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_led_tx" is new
[2020-10-27 21:34:56,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_led_up" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_led_up" is new
[2020-10-27 21:34:56,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_bad_frame" is new
[2020-10-27 21:34:56,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_data" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_data" is new
[2020-10-27 21:34:56,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_end_of_frame" is new
[2020-10-27 21:34:56,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun" is new
[2020-10-27 21:34:56,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_source_ip" is new
[2020-10-27 21:34:56,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_source_port" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_source_port" is new
[2020-10-27 21:34:56,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_valid" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_valid" is new
[2020-10-27 21:34:56,935][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_afull" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,935][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_afull" is new
[2020-10-27 21:34:56,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_overflow" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_overflow" is new
[2020-10-27 21:34:56,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" is new
[2020-10-27 21:34:56,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" is new
[2020-10-27 21:34:56,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" is new
[2020-10-27 21:34:56,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rst_user_data_out" is new
[2020-10-27 21:34:56,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" is new
[2020-10-27 21:34:56,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" is new
[2020-10-27 21:34:56,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" is new
[2020-10-27 21:34:56,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,936][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" is new
[2020-10-27 21:34:56,936][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" is new
[2020-10-27 21:34:56,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" is new
[2020-10-27 21:34:56,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" is new
[2020-10-27 21:34:56,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" is new
[2020-10-27 21:34:56,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-27 21:34:56,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" is new
[2020-10-27 21:34:56,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" is new
[2020-10-27 21:34:56,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" is new
[2020-10-27 21:34:56,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" is new
[2020-10-27 21:34:56,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,937][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" is new
[2020-10-27 21:34:56,937][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" is new
[2020-10-27 21:34:56,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" is new
[2020-10-27 21:34:56,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" is new
[2020-10-27 21:34:56,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" is new
[2020-10-27 21:34:56,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rst" is new
[2020-10-27 21:34:56,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" is new
[2020-10-27 21:34:56,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" is new
[2020-10-27 21:34:56,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" is new
[2020-10-27 21:34:56,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" is new
[2020-10-27 21:34:56,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,938][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" is new
[2020-10-27 21:34:56,938][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" is new
[2020-10-27 21:34:56,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" is new
[2020-10-27 21:34:56,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" is new
[2020-10-27 21:34:56,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" is new
[2020-10-27 21:34:56,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" is new
[2020-10-27 21:34:56,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" is new
[2020-10-27 21:34:56,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" is new
[2020-10-27 21:34:56,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" is new
[2020-10-27 21:34:56,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" is new
[2020-10-27 21:34:56,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,939][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" is new
[2020-10-27 21:34:56,939][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" is new
[2020-10-27 21:34:56,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-27 21:34:56,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" is new
[2020-10-27 21:34:56,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" is new
[2020-10-27 21:34:56,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" is new
[2020-10-27 21:34:56,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" is new
[2020-10-27 21:34:56,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" is new
[2020-10-27 21:34:56,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" is new
[2020-10-27 21:34:56,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" is new
[2020-10-27 21:34:56,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,940][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" is new
[2020-10-27 21:34:56,940][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" is new
[2020-10-27 21:34:56,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rst" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rst" is new
[2020-10-27 21:34:56,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" is new
[2020-10-27 21:34:56,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" is new
[2020-10-27 21:34:56,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" is new
[2020-10-27 21:34:56,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" is new
[2020-10-27 21:34:56,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" is new
[2020-10-27 21:34:56,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" is new
[2020-10-27 21:34:56,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" is new
[2020-10-27 21:34:56,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,941][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" is new
[2020-10-27 21:34:56,941][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-27 21:34:56,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_user_data_in" is new
[2020-10-27 21:34:56,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxctr_user_data_in" is new
[2020-10-27 21:34:56,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_user_data_in" is new
[2020-10-27 21:34:56,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_user_data_in" is new
[2020-10-27 21:34:56,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_addr" is new
[2020-10-27 21:34:56,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_in" is new
[2020-10-27 21:34:56,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_we" is new
[2020-10-27 21:34:56,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,942][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_user_data_in" is new
[2020-10-27 21:34:56,942][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_user_data_in" is new
[2020-10-27 21:34:56,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txctr_user_data_in" is new
[2020-10-27 21:34:56,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_user_data_in" is new
[2020-10-27 21:34:56,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txofctr_user_data_in" is new
[2020-10-27 21:34:56,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_addr" is new
[2020-10-27 21:34:56,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_in" is new
[2020-10-27 21:34:56,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_we" is new
[2020-10-27 21:34:56,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_user_data_in" is new
[2020-10-27 21:34:56,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_user_data_in" is new
[2020-10-27 21:34:56,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rst" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,943][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rst" is new
[2020-10-27 21:34:56,943][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_ack" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_ack" is new
[2020-10-27 21:34:56,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun_ack" is new
[2020-10-27 21:34:56,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_data" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_data" is new
[2020-10-27 21:34:56,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_ip" is new
[2020-10-27 21:34:56,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_port" is new
[2020-10-27 21:34:56,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_end_of_frame" is new
[2020-10-27 21:34:56,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_tx_valid" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_tx_valid" is new
[2020-10-27 21:34:56,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe2_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_gbe2_linkup_user_data_in" is new
[2020-10-27 21:34:56,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" is new
[2020-10-27 21:34:56,944][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,944][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" is new
[2020-10-27 21:34:56,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" is new
[2020-10-27 21:34:56,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" is new
[2020-10-27 21:34:56,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led4_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led4_gbe0_up_gateway" is new
[2020-10-27 21:34:56,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in" is new
[2020-10-27 21:34:56,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in" is new
[2020-10-27 21:34:56,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" is new
[2020-10-27 21:34:56,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" is new
[2020-10-27 21:34:56,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" is new
[2020-10-27 21:34:56,945][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,945][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" is new
[2020-10-27 21:34:56,946][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,946][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" is new
[2020-10-27 21:34:56,946][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,946][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" is new
[2020-10-27 21:34:56,946][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-27 21:34:56,946][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-27 21:34:56,946][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx
[2020-10-27 21:34:56,947][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway to top
[2020-10-27 21:34:56,947][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" is new
[2020-10-27 21:34:56,947][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-27 21:34:56,947][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,947][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext" is new
[2020-10-27 21:34:56,947][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led1_gbe0_up
[2020-10-27 21:34:56,947][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway to top
[2020-10-27 21:34:56,947][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" is new
[2020-10-27 21:34:56,947][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-27 21:34:56,947][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,947][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext" is new
[2020-10-27 21:34:56,947][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx
[2020-10-27 21:34:56,947][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway to top
[2020-10-27 21:34:56,947][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" is new
[2020-10-27 21:34:56,947][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-27 21:34:56,947][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,947][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext" is new
[2020-10-27 21:34:56,947][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led3_gbe1_up
[2020-10-27 21:34:56,948][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway to top
[2020-10-27 21:34:56,948][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" is new
[2020-10-27 21:34:56,948][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-27 21:34:56,948][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,948][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext" is new
[2020-10-27 21:34:56,948][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_led4_gbe0_up
[2020-10-27 21:34:56,948][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led4_gbe0_up_gateway to top
[2020-10-27 21:34:56,948][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_led4_gbe0_up_gateway" is new
[2020-10-27 21:34:56,948][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-27 21:34:56,948][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,948][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext" is new
[2020-10-27 21:34:56,948][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_ip
[2020-10-27 21:34:56,948][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip_out to top
[2020-10-27 21:34:56,948][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out" is new
[2020-10-27 21:34:56,948][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out to top
[2020-10-27 21:34:56,948][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" is new
[2020-10-27 21:34:56,948][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_port
[2020-10-27 21:34:56,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port_out to top
[2020-10-27 21:34:56,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out" is new
[2020-10-27 21:34:56,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port_user_data_out to top
[2020-10-27 21:34:56,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" is new
[2020-10-27 21:34:56,949][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr
[2020-10-27 21:34:56,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in to top
[2020-10-27 21:34:56,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" is new
[2020-10-27 21:34:56,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in to top
[2020-10-27 21:34:56,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in" is new
[2020-10-27 21:34:56,949][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxctr
[2020-10-27 21:34:56,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in to top
[2020-10-27 21:34:56,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" is new
[2020-10-27 21:34:56,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in to top
[2020-10-27 21:34:56,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in" is new
[2020-10-27 21:34:56,949][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr
[2020-10-27 21:34:56,949][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in to top
[2020-10-27 21:34:56,949][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" is new
[2020-10-27 21:34:56,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in to top
[2020-10-27 21:34:56,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in" is new
[2020-10-27 21:34:56,950][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxofctr
[2020-10-27 21:34:56,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in to top
[2020-10-27 21:34:56,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" is new
[2020-10-27 21:34:56,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in to top
[2020-10-27 21:34:56,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in" is new
[2020-10-27 21:34:56,950][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl
[2020-10-27 21:34:56,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out to top
[2020-10-27 21:34:56,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out" is new
[2020-10-27 21:34:56,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-27 21:34:56,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,950][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status
[2020-10-27 21:34:56,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in to top
[2020-10-27 21:34:56,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-27 21:34:56,950][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in to top
[2020-10-27 21:34:56,950][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in" is new
[2020-10-27 21:34:56,950][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr
[2020-10-27 21:34:56,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in to top
[2020-10-27 21:34:56,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" is new
[2020-10-27 21:34:56,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in to top
[2020-10-27 21:34:56,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in" is new
[2020-10-27 21:34:56,951][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txctr
[2020-10-27 21:34:56,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in to top
[2020-10-27 21:34:56,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" is new
[2020-10-27 21:34:56,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in to top
[2020-10-27 21:34:56,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in" is new
[2020-10-27 21:34:56,951][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txfullctr
[2020-10-27 21:34:56,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in to top
[2020-10-27 21:34:56,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" is new
[2020-10-27 21:34:56,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in to top
[2020-10-27 21:34:56,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in" is new
[2020-10-27 21:34:56,951][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txofctr
[2020-10-27 21:34:56,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in to top
[2020-10-27 21:34:56,951][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" is new
[2020-10-27 21:34:56,951][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in to top
[2020-10-27 21:34:56,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in" is new
[2020-10-27 21:34:56,952][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl
[2020-10-27 21:34:56,952][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out to top
[2020-10-27 21:34:56,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out" is new
[2020-10-27 21:34:56,952][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-27 21:34:56,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,952][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status
[2020-10-27 21:34:56,952][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in to top
[2020-10-27 21:34:56,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" is new
[2020-10-27 21:34:56,952][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in to top
[2020-10-27 21:34:56,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in" is new
[2020-10-27 21:34:56,952][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txvldctr
[2020-10-27 21:34:56,952][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in to top
[2020-10-27 21:34:56,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" is new
[2020-10-27 21:34:56,952][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in to top
[2020-10-27 21:34:56,952][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in" is new
[2020-10-27 21:34:56,952][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_linkup
[2020-10-27 21:34:56,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in to top
[2020-10-27 21:34:56,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" is new
[2020-10-27 21:34:56,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in to top
[2020-10-27 21:34:56,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in" is new
[2020-10-27 21:34:56,953][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt
[2020-10-27 21:34:56,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in to top
[2020-10-27 21:34:56,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" is new
[2020-10-27 21:34:56,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in to top
[2020-10-27 21:34:56,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in" is new
[2020-10-27 21:34:56,953][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr
[2020-10-27 21:34:56,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in to top
[2020-10-27 21:34:56,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" is new
[2020-10-27 21:34:56,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in to top
[2020-10-27 21:34:56,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in" is new
[2020-10-27 21:34:56,953][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxctr
[2020-10-27 21:34:56,953][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in to top
[2020-10-27 21:34:56,953][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" is new
[2020-10-27 21:34:56,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in to top
[2020-10-27 21:34:56,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in" is new
[2020-10-27 21:34:56,954][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr
[2020-10-27 21:34:56,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in to top
[2020-10-27 21:34:56,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" is new
[2020-10-27 21:34:56,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in to top
[2020-10-27 21:34:56,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in" is new
[2020-10-27 21:34:56,954][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxofctr
[2020-10-27 21:34:56,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in to top
[2020-10-27 21:34:56,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" is new
[2020-10-27 21:34:56,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in to top
[2020-10-27 21:34:56,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in" is new
[2020-10-27 21:34:56,954][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl
[2020-10-27 21:34:56,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out to top
[2020-10-27 21:34:56,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out" is new
[2020-10-27 21:34:56,954][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out to top
[2020-10-27 21:34:56,954][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,954][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status
[2020-10-27 21:34:56,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in to top
[2020-10-27 21:34:56,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-27 21:34:56,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in to top
[2020-10-27 21:34:56,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in" is new
[2020-10-27 21:34:56,955][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr
[2020-10-27 21:34:56,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in to top
[2020-10-27 21:34:56,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" is new
[2020-10-27 21:34:56,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in to top
[2020-10-27 21:34:56,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in" is new
[2020-10-27 21:34:56,955][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txctr
[2020-10-27 21:34:56,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in to top
[2020-10-27 21:34:56,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" is new
[2020-10-27 21:34:56,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in to top
[2020-10-27 21:34:56,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in" is new
[2020-10-27 21:34:56,955][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txfullctr
[2020-10-27 21:34:56,955][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in to top
[2020-10-27 21:34:56,955][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" is new
[2020-10-27 21:34:56,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in to top
[2020-10-27 21:34:56,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in" is new
[2020-10-27 21:34:56,956][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txofctr
[2020-10-27 21:34:56,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in to top
[2020-10-27 21:34:56,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" is new
[2020-10-27 21:34:56,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in to top
[2020-10-27 21:34:56,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in" is new
[2020-10-27 21:34:56,956][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl
[2020-10-27 21:34:56,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out to top
[2020-10-27 21:34:56,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out" is new
[2020-10-27 21:34:56,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out to top
[2020-10-27 21:34:56,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,956][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status
[2020-10-27 21:34:56,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in to top
[2020-10-27 21:34:56,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" is new
[2020-10-27 21:34:56,956][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in to top
[2020-10-27 21:34:56,956][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in" is new
[2020-10-27 21:34:56,956][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txvldctr
[2020-10-27 21:34:56,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in to top
[2020-10-27 21:34:56,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" is new
[2020-10-27 21:34:56,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in to top
[2020-10-27 21:34:56,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in" is new
[2020-10-27 21:34:56,957][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_linkup
[2020-10-27 21:34:56,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in to top
[2020-10-27 21:34:56,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" is new
[2020-10-27 21:34:56,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in to top
[2020-10-27 21:34:56,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in" is new
[2020-10-27 21:34:56,957][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt
[2020-10-27 21:34:56,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in to top
[2020-10-27 21:34:56,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-27 21:34:56,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in to top
[2020-10-27 21:34:56,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in" is new
[2020-10-27 21:34:56,957][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr
[2020-10-27 21:34:56,957][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_user_data_in to top
[2020-10-27 21:34:56,957][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_user_data_in" is new
[2020-10-27 21:34:56,958][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in to top
[2020-10-27 21:34:56,958][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in" is new
[2020-10-27 21:34:56,958][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxctr
[2020-10-27 21:34:56,958][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_user_data_in to top
[2020-10-27 21:34:56,958][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxctr_user_data_in" is new
[2020-10-27 21:34:56,958][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in to top
[2020-10-27 21:34:56,958][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in" is new
[2020-10-27 21:34:56,958][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr
[2020-10-27 21:34:56,958][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_user_data_in to top
[2020-10-27 21:34:56,958][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_user_data_in" is new
[2020-10-27 21:34:56,958][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in to top
[2020-10-27 21:34:56,958][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in" is new
[2020-10-27 21:34:56,958][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxofctr
[2020-10-27 21:34:56,958][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_user_data_in to top
[2020-10-27 21:34:56,958][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_user_data_in" is new
[2020-10-27 21:34:56,958][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in to top
[2020-10-27 21:34:56,958][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in" is new
[2020-10-27 21:34:56,959][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl
[2020-10-27 21:34:56,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out to top
[2020-10-27 21:34:56,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out" is new
[2020-10-27 21:34:56,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_user_data_out to top
[2020-10-27 21:34:56,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,959][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status
[2020-10-27 21:34:56,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_user_data_in to top
[2020-10-27 21:34:56,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_user_data_in" is new
[2020-10-27 21:34:56,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in to top
[2020-10-27 21:34:56,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in" is new
[2020-10-27 21:34:56,959][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr
[2020-10-27 21:34:56,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_user_data_in to top
[2020-10-27 21:34:56,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_user_data_in" is new
[2020-10-27 21:34:56,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in to top
[2020-10-27 21:34:56,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in" is new
[2020-10-27 21:34:56,959][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_txctr
[2020-10-27 21:34:56,959][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_user_data_in to top
[2020-10-27 21:34:56,959][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txctr_user_data_in" is new
[2020-10-27 21:34:56,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_in to top
[2020-10-27 21:34:56,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txctr_in" is new
[2020-10-27 21:34:56,960][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_txfullctr
[2020-10-27 21:34:56,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_user_data_in to top
[2020-10-27 21:34:56,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_user_data_in" is new
[2020-10-27 21:34:56,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in to top
[2020-10-27 21:34:56,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in" is new
[2020-10-27 21:34:56,960][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_txofctr
[2020-10-27 21:34:56,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_user_data_in to top
[2020-10-27 21:34:56,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txofctr_user_data_in" is new
[2020-10-27 21:34:56,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in to top
[2020-10-27 21:34:56,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in" is new
[2020-10-27 21:34:56,960][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl
[2020-10-27 21:34:56,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out to top
[2020-10-27 21:34:56,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out" is new
[2020-10-27 21:34:56,960][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_user_data_out to top
[2020-10-27 21:34:56,960][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,961][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status
[2020-10-27 21:34:56,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_user_data_in to top
[2020-10-27 21:34:56,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_user_data_in" is new
[2020-10-27 21:34:56,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in to top
[2020-10-27 21:34:56,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in" is new
[2020-10-27 21:34:56,961][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_txvldctr
[2020-10-27 21:34:56,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_user_data_in to top
[2020-10-27 21:34:56,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_user_data_in" is new
[2020-10-27 21:34:56,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in to top
[2020-10-27 21:34:56,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in" is new
[2020-10-27 21:34:56,961][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_linkup
[2020-10-27 21:34:56,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_linkup_user_data_in to top
[2020-10-27 21:34:56,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_linkup_user_data_in" is new
[2020-10-27 21:34:56,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe2_linkup_in to top
[2020-10-27 21:34:56,961][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_linkup_in" is new
[2020-10-27 21:34:56,961][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_enable
[2020-10-27 21:34:56,961][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out to top
[2020-10-27 21:34:56,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out" is new
[2020-10-27 21:34:56,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out to top
[2020-10-27 21:34:56,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" is new
[2020-10-27 21:34:56,962][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len
[2020-10-27 21:34:56,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out to top
[2020-10-27 21:34:56,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out" is new
[2020-10-27 21:34:56,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out to top
[2020-10-27 21:34:56,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" is new
[2020-10-27 21:34:56,962][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_period
[2020-10-27 21:34:56,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out to top
[2020-10-27 21:34:56,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out" is new
[2020-10-27 21:34:56,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out to top
[2020-10-27 21:34:56,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" is new
[2020-10-27 21:34:56,962][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rst
[2020-10-27 21:34:56,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rst_out to top
[2020-10-27 21:34:56,962][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out" is new
[2020-10-27 21:34:56,962][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rst_user_data_out to top
[2020-10-27 21:34:56,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_user_data_out" is new
[2020-10-27 21:34:56,963][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_bad_frame
[2020-10-27 21:34:56,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in to top
[2020-10-27 21:34:56,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in" is new
[2020-10-27 21:34:56,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in to top
[2020-10-27 21:34:56,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_in" is new
[2020-10-27 21:34:56,963][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_end_of_frame
[2020-10-27 21:34:56,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in to top
[2020-10-27 21:34:56,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in" is new
[2020-10-27 21:34:56,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in to top
[2020-10-27 21:34:56,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in" is new
[2020-10-27 21:34:56,963][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_source_ip
[2020-10-27 21:34:56,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in to top
[2020-10-27 21:34:56,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" is new
[2020-10-27 21:34:56,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in to top
[2020-10-27 21:34:56,963][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in" is new
[2020-10-27 21:34:56,963][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_source_port
[2020-10-27 21:34:56,963][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in to top
[2020-10-27 21:34:56,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" is new
[2020-10-27 21:34:56,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in to top
[2020-10-27 21:34:56,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in" is new
[2020-10-27 21:34:56,964][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl
[2020-10-27 21:34:56,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out to top
[2020-10-27 21:34:56,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out" is new
[2020-10-27 21:34:56,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-27 21:34:56,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-27 21:34:56,964][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status
[2020-10-27 21:34:56,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in to top
[2020-10-27 21:34:56,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" is new
[2020-10-27 21:34:56,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in to top
[2020-10-27 21:34:56,964][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in" is new
[2020-10-27 21:34:56,964][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-27 21:34:56,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-27 21:34:56,964][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-27 21:34:56,964][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-27 21:34:56,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-27 21:34:56,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_we to top
[2020-10-27 21:34:56,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_we" is new
[2020-10-27 21:34:56,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in to top
[2020-10-27 21:34:56,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in" is new
[2020-10-27 21:34:56,965][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-27 21:34:56,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-27 21:34:56,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-27 21:34:56,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-27 21:34:56,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-27 21:34:56,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr to top
[2020-10-27 21:34:56,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" is new
[2020-10-27 21:34:56,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in to top
[2020-10-27 21:34:56,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" is new
[2020-10-27 21:34:56,965][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out to top
[2020-10-27 21:34:56,965][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" is new
[2020-10-27 21:34:56,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we to top
[2020-10-27 21:34:56,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" is new
[2020-10-27 21:34:56,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr to top
[2020-10-27 21:34:56,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" is new
[2020-10-27 21:34:56,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in to top
[2020-10-27 21:34:56,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" is new
[2020-10-27 21:34:56,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out to top
[2020-10-27 21:34:56,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" is new
[2020-10-27 21:34:56,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we to top
[2020-10-27 21:34:56,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" is new
[2020-10-27 21:34:56,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr to top
[2020-10-27 21:34:56,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" is new
[2020-10-27 21:34:56,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in to top
[2020-10-27 21:34:56,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" is new
[2020-10-27 21:34:56,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out to top
[2020-10-27 21:34:56,966][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" is new
[2020-10-27 21:34:56,966][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we to top
[2020-10-27 21:34:56,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" is new
[2020-10-27 21:34:56,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr to top
[2020-10-27 21:34:56,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" is new
[2020-10-27 21:34:56,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in to top
[2020-10-27 21:34:56,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" is new
[2020-10-27 21:34:56,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out to top
[2020-10-27 21:34:56,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" is new
[2020-10-27 21:34:56,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we to top
[2020-10-27 21:34:56,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" is new
[2020-10-27 21:34:56,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_rxs_ss_bram_gbe2_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_addr to top
[2020-10-27 21:34:56,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_addr" is new
[2020-10-27 21:34:56,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_rxs_ss_bram_gbe2_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_in to top
[2020-10-27 21:34:56,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_in" is new
[2020-10-27 21:34:56,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_rxs_ss_bram_gbe2_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_out to top
[2020-10-27 21:34:56,967][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_out" is new
[2020-10-27 21:34:56,967][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_rxs_ss_bram_gbe2_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_we to top
[2020-10-27 21:34:56,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_we" is new
[2020-10-27 21:34:56,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_txs_ss_bram_gbe2_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_addr to top
[2020-10-27 21:34:56,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_addr" is new
[2020-10-27 21:34:56,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_txs_ss_bram_gbe2_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_in to top
[2020-10-27 21:34:56,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_in" is new
[2020-10-27 21:34:56,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_txs_ss_bram_gbe2_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_out to top
[2020-10-27 21:34:56,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_out" is new
[2020-10-27 21:34:56,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe2_txs_ss_bram_gbe2_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_we to top
[2020-10-27 21:34:56,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_we" is new
[2020-10-27 21:34:56,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr to top
[2020-10-27 21:34:56,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" is new
[2020-10-27 21:34:56,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in to top
[2020-10-27 21:34:56,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" is new
[2020-10-27 21:34:56,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out to top
[2020-10-27 21:34:56,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" is new
[2020-10-27 21:34:56,968][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we to top
[2020-10-27 21:34:56,968][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" is new
[2020-10-27 21:34:56,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_tx_rx_direct_dest_ip_out to top
[2020-10-27 21:34:56,969][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out" already exists
[2020-10-27 21:34:56,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_tx_rx_direct_dest_ip_out_we to top
[2020-10-27 21:34:56,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out_we" is new
[2020-10-27 21:34:56,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_tx_rx_direct_dest_port_out to top
[2020-10-27 21:34:56,969][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out" already exists
[2020-10-27 21:34:56,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_tx_rx_direct_dest_port_out_we to top
[2020-10-27 21:34:56,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out_we" is new
[2020-10-27 21:34:56,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in to top
[2020-10-27 21:34:56,969][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in" already exists
[2020-10-27 21:34:56,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we to top
[2020-10-27 21:34:56,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we" is new
[2020-10-27 21:34:56,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in to top
[2020-10-27 21:34:56,969][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in" already exists
[2020-10-27 21:34:56,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we to top
[2020-10-27 21:34:56,969][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we" is new
[2020-10-27 21:34:56,969][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in to top
[2020-10-27 21:34:56,969][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in" already exists
[2020-10-27 21:34:56,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we to top
[2020-10-27 21:34:56,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we" is new
[2020-10-27 21:34:56,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in to top
[2020-10-27 21:34:56,970][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in" already exists
[2020-10-27 21:34:56,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we to top
[2020-10-27 21:34:56,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we" is new
[2020-10-27 21:34:56,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out to top
[2020-10-27 21:34:56,970][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-27 21:34:56,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-27 21:34:56,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-27 21:34:56,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in to top
[2020-10-27 21:34:56,970][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in" already exists
[2020-10-27 21:34:56,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we to top
[2020-10-27 21:34:56,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we" is new
[2020-10-27 21:34:56,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in to top
[2020-10-27 21:34:56,970][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in" already exists
[2020-10-27 21:34:56,970][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we to top
[2020-10-27 21:34:56,970][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we" is new
[2020-10-27 21:34:56,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in to top
[2020-10-27 21:34:56,971][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in" already exists
[2020-10-27 21:34:56,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we to top
[2020-10-27 21:34:56,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we" is new
[2020-10-27 21:34:56,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in to top
[2020-10-27 21:34:56,971][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in" already exists
[2020-10-27 21:34:56,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we to top
[2020-10-27 21:34:56,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we" is new
[2020-10-27 21:34:56,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in to top
[2020-10-27 21:34:56,971][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in" already exists
[2020-10-27 21:34:56,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we to top
[2020-10-27 21:34:56,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we" is new
[2020-10-27 21:34:56,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out to top
[2020-10-27 21:34:56,971][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out" already exists
[2020-10-27 21:34:56,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we to top
[2020-10-27 21:34:56,971][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-27 21:34:56,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in to top
[2020-10-27 21:34:56,971][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in" already exists
[2020-10-27 21:34:56,971][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we to top
[2020-10-27 21:34:56,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we" is new
[2020-10-27 21:34:56,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in to top
[2020-10-27 21:34:56,972][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in" already exists
[2020-10-27 21:34:56,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we to top
[2020-10-27 21:34:56,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we" is new
[2020-10-27 21:34:56,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in to top
[2020-10-27 21:34:56,972][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in" already exists
[2020-10-27 21:34:56,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we to top
[2020-10-27 21:34:56,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we" is new
[2020-10-27 21:34:56,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in to top
[2020-10-27 21:34:56,972][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in" already exists
[2020-10-27 21:34:56,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we to top
[2020-10-27 21:34:56,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we" is new
[2020-10-27 21:34:56,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in to top
[2020-10-27 21:34:56,972][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in" already exists
[2020-10-27 21:34:56,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we to top
[2020-10-27 21:34:56,972][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we" is new
[2020-10-27 21:34:56,972][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in to top
[2020-10-27 21:34:56,973][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in" already exists
[2020-10-27 21:34:56,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we to top
[2020-10-27 21:34:56,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we" is new
[2020-10-27 21:34:56,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in to top
[2020-10-27 21:34:56,973][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in" already exists
[2020-10-27 21:34:56,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we to top
[2020-10-27 21:34:56,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we" is new
[2020-10-27 21:34:56,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in to top
[2020-10-27 21:34:56,973][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in" already exists
[2020-10-27 21:34:56,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we to top
[2020-10-27 21:34:56,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we" is new
[2020-10-27 21:34:56,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out to top
[2020-10-27 21:34:56,973][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out" already exists
[2020-10-27 21:34:56,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we to top
[2020-10-27 21:34:56,973][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we" is new
[2020-10-27 21:34:56,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in to top
[2020-10-27 21:34:56,973][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in" already exists
[2020-10-27 21:34:56,973][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we to top
[2020-10-27 21:34:56,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we" is new
[2020-10-27 21:34:56,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in to top
[2020-10-27 21:34:56,974][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in" already exists
[2020-10-27 21:34:56,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we to top
[2020-10-27 21:34:56,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we" is new
[2020-10-27 21:34:56,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in to top
[2020-10-27 21:34:56,974][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in" already exists
[2020-10-27 21:34:56,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we to top
[2020-10-27 21:34:56,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we" is new
[2020-10-27 21:34:56,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in to top
[2020-10-27 21:34:56,974][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in" already exists
[2020-10-27 21:34:56,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we to top
[2020-10-27 21:34:56,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we" is new
[2020-10-27 21:34:56,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in to top
[2020-10-27 21:34:56,974][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in" already exists
[2020-10-27 21:34:56,974][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we to top
[2020-10-27 21:34:56,974][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we" is new
[2020-10-27 21:34:56,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out to top
[2020-10-27 21:34:56,975][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out" already exists
[2020-10-27 21:34:56,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we to top
[2020-10-27 21:34:56,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we" is new
[2020-10-27 21:34:56,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in to top
[2020-10-27 21:34:56,975][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in" already exists
[2020-10-27 21:34:56,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we to top
[2020-10-27 21:34:56,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we" is new
[2020-10-27 21:34:56,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in to top
[2020-10-27 21:34:56,975][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in" already exists
[2020-10-27 21:34:56,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we to top
[2020-10-27 21:34:56,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we" is new
[2020-10-27 21:34:56,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in to top
[2020-10-27 21:34:56,975][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in" already exists
[2020-10-27 21:34:56,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we to top
[2020-10-27 21:34:56,975][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we" is new
[2020-10-27 21:34:56,975][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in to top
[2020-10-27 21:34:56,976][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in" already exists
[2020-10-27 21:34:56,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we to top
[2020-10-27 21:34:56,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we" is new
[2020-10-27 21:34:56,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in to top
[2020-10-27 21:34:56,976][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in" already exists
[2020-10-27 21:34:56,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in_we to top
[2020-10-27 21:34:56,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in_we" is new
[2020-10-27 21:34:56,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in to top
[2020-10-27 21:34:56,976][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in" already exists
[2020-10-27 21:34:56,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in_we to top
[2020-10-27 21:34:56,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in_we" is new
[2020-10-27 21:34:56,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in to top
[2020-10-27 21:34:56,976][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in" already exists
[2020-10-27 21:34:56,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in_we to top
[2020-10-27 21:34:56,976][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in_we" is new
[2020-10-27 21:34:56,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in to top
[2020-10-27 21:34:56,976][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in" already exists
[2020-10-27 21:34:56,976][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in_we to top
[2020-10-27 21:34:56,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in_we" is new
[2020-10-27 21:34:56,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out to top
[2020-10-27 21:34:56,977][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out" already exists
[2020-10-27 21:34:56,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out_we to top
[2020-10-27 21:34:56,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out_we" is new
[2020-10-27 21:34:56,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in to top
[2020-10-27 21:34:56,977][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in" already exists
[2020-10-27 21:34:56,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in_we to top
[2020-10-27 21:34:56,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in_we" is new
[2020-10-27 21:34:56,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in to top
[2020-10-27 21:34:56,977][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in" already exists
[2020-10-27 21:34:56,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in_we to top
[2020-10-27 21:34:56,977][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in_we" is new
[2020-10-27 21:34:56,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_in to top
[2020-10-27 21:34:56,977][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txctr_in" already exists
[2020-10-27 21:34:56,977][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_in_we to top
[2020-10-27 21:34:56,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txctr_in_we" is new
[2020-10-27 21:34:56,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in to top
[2020-10-27 21:34:56,978][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in" already exists
[2020-10-27 21:34:56,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in_we to top
[2020-10-27 21:34:56,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in_we" is new
[2020-10-27 21:34:56,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in to top
[2020-10-27 21:34:56,978][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in" already exists
[2020-10-27 21:34:56,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in_we to top
[2020-10-27 21:34:56,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in_we" is new
[2020-10-27 21:34:56,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out to top
[2020-10-27 21:34:56,978][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out" already exists
[2020-10-27 21:34:56,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out_we to top
[2020-10-27 21:34:56,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out_we" is new
[2020-10-27 21:34:56,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in to top
[2020-10-27 21:34:56,978][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in" already exists
[2020-10-27 21:34:56,978][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in_we to top
[2020-10-27 21:34:56,978][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in_we" is new
[2020-10-27 21:34:56,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in to top
[2020-10-27 21:34:56,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in" already exists
[2020-10-27 21:34:56,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in_we to top
[2020-10-27 21:34:56,979][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in_we" is new
[2020-10-27 21:34:56,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe2_linkup_in to top
[2020-10-27 21:34:56,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_linkup_in" already exists
[2020-10-27 21:34:56,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe2_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe2_linkup_in_we to top
[2020-10-27 21:34:56,979][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_linkup_in_we" is new
[2020-10-27 21:34:56,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out to top
[2020-10-27 21:34:56,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out" already exists
[2020-10-27 21:34:56,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we to top
[2020-10-27 21:34:56,979][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we" is new
[2020-10-27 21:34:56,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out to top
[2020-10-27 21:34:56,979][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out" already exists
[2020-10-27 21:34:56,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we to top
[2020-10-27 21:34:56,979][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we" is new
[2020-10-27 21:34:56,979][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out to top
[2020-10-27 21:34:56,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out" already exists
[2020-10-27 21:34:56,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we to top
[2020-10-27 21:34:56,980][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we" is new
[2020-10-27 21:34:56,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_tx_rx_direct_rst_out to top
[2020-10-27 21:34:56,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out" already exists
[2020-10-27 21:34:56,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_tx_rx_direct_rst_out_we to top
[2020-10-27 21:34:56,980][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rst_out_we" is new
[2020-10-27 21:34:56,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_bad_frame_in as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in to top
[2020-10-27 21:34:56,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_in" already exists
[2020-10-27 21:34:56,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_bad_frame_in_we as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in_we to top
[2020-10-27 21:34:56,980][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_in_we" is new
[2020-10-27 21:34:56,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_end_of_frame_in as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in to top
[2020-10-27 21:34:56,980][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in" already exists
[2020-10-27 21:34:56,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_end_of_frame_in_we as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in_we to top
[2020-10-27 21:34:56,980][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in_we" is new
[2020-10-27 21:34:56,980][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in to top
[2020-10-27 21:34:56,981][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in" already exists
[2020-10-27 21:34:56,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_ip_in_we as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we to top
[2020-10-27 21:34:56,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we" is new
[2020-10-27 21:34:56,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in to top
[2020-10-27 21:34:56,981][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in" already exists
[2020-10-27 21:34:56,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rx_source_port_in_we as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in_we to top
[2020-10-27 21:34:56,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in_we" is new
[2020-10-27 21:34:56,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out to top
[2020-10-27 21:34:56,981][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out" already exists
[2020-10-27 21:34:56,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we to top
[2020-10-27 21:34:56,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-27 21:34:56,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in to top
[2020-10-27 21:34:56,981][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in" already exists
[2020-10-27 21:34:56,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we to top
[2020-10-27 21:34:56,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we" is new
[2020-10-27 21:34:56,981][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_tx_rx_direct_sys_board_id_in to top
[2020-10-27 21:34:56,981][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_board_id_in" is new
[2020-10-27 21:34:56,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_tx_rx_direct_sys_board_id_in_we to top
[2020-10-27 21:34:56,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_board_id_in_we" is new
[2020-10-27 21:34:56,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_tx_rx_direct_sys_rev_in to top
[2020-10-27 21:34:56,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_in" is new
[2020-10-27 21:34:56,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_tx_rx_direct_sys_rev_in_we to top
[2020-10-27 21:34:56,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_in_we" is new
[2020-10-27 21:34:56,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in to top
[2020-10-27 21:34:56,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in" is new
[2020-10-27 21:34:56,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we to top
[2020-10-27 21:34:56,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we" is new
[2020-10-27 21:34:56,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out to top
[2020-10-27 21:34:56,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_scratchpad_out" is new
[2020-10-27 21:34:56,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we to top
[2020-10-27 21:34:56,982][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we" is new
[2020-10-27 21:34:56,982][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in to top
[2020-10-27 21:34:56,983][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in" already exists
[2020-10-27 21:34:56,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we to top
[2020-10-27 21:34:56,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we" is new
[2020-10-27 21:34:56,983][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_inst
[2020-10-27 21:34:56,983][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-27 21:34:56,983][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-27 21:34:56,983][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,983][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-27 21:34:56,983][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-27 21:34:56,983][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,983][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-27 21:34:56,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-27 21:34:56,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" is new
[2020-10-27 21:34:56,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
[2020-10-27 21:34:56,983][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" is new
[2020-10-27 21:34:56,983][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
[2020-10-27 21:34:56,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" is new
[2020-10-27 21:34:56,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-27 21:34:56,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" is new
[2020-10-27 21:34:56,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
[2020-10-27 21:34:56,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" is new
[2020-10-27 21:34:56,984][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
[2020-10-27 21:34:56,984][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" is new
[2020-10-27 21:34:56,984][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy0
[2020-10-27 21:34:56,984][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-27 21:34:56,984][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p0" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,984][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p0" is new
[2020-10-27 21:34:56,984][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-27 21:34:56,984][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n0" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,984][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n0" is new
[2020-10-27 21:34:56,984][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-27 21:34:56,984][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p0" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,984][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p0" is new
[2020-10-27 21:34:56,985][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-27 21:34:56,985][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n0" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,985][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n0" is new
[2020-10-27 21:34:56,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk0 to top
[2020-10-27 21:34:56,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" is new
[2020-10-27 21:34:56,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk0 to top
[2020-10-27 21:34:56,985][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-27 21:34:56,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out0 to top
[2020-10-27 21:34:56,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" is new
[2020-10-27 21:34:56,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out0 to top
[2020-10-27 21:34:56,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out0" is new
[2020-10-27 21:34:56,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd0 to top
[2020-10-27 21:34:56,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd0" is new
[2020-10-27 21:34:56,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc0 to top
[2020-10-27 21:34:56,985][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc0" is new
[2020-10-27 21:34:56,985][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock0 to top
[2020-10-27 21:34:56,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock0" is new
[2020-10-27 21:34:56,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out0 to top
[2020-10-27 21:34:56,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out0" is new
[2020-10-27 21:34:56,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd0 to top
[2020-10-27 21:34:56,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd0" is new
[2020-10-27 21:34:56,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc0 to top
[2020-10-27 21:34:56,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc0" is new
[2020-10-27 21:34:56,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset0 to top
[2020-10-27 21:34:56,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset0" is new
[2020-10-27 21:34:56,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all0 to top
[2020-10-27 21:34:56,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all0" is new
[2020-10-27 21:34:56,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal sys_rst to top
[2020-10-27 21:34:56,986][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-27 21:34:56,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal sys_rst to top
[2020-10-27 21:34:56,986][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 21:34:56,986][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out0 to top
[2020-10-27 21:34:56,987][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out0" is new
[2020-10-27 21:34:56,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out0 to top
[2020-10-27 21:34:56,987][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out0" is new
[2020-10-27 21:34:56,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-27 21:34:56,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-27 21:34:56,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-27 21:34:56,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-27 21:34:56,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-27 21:34:56,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-27 21:34:56,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-27 21:34:56,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-27 21:34:56,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-27 21:34:56,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-27 21:34:56,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-27 21:34:56,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-27 21:34:56,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-27 21:34:56,987][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 21:34:56,987][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-27 21:34:56,987][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-27 21:34:56,988][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset0
[2020-10-27 21:34:56,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk0 to top
[2020-10-27 21:34:56,988][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-27 21:34:56,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out0 to top
[2020-10-27 21:34:56,988][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" already exists
[2020-10-27 21:34:56,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out0 to top
[2020-10-27 21:34:56,988][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out0" already exists
[2020-10-27 21:34:56,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out0 to top
[2020-10-27 21:34:56,988][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out0" already exists
[2020-10-27 21:34:56,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out0 to top
[2020-10-27 21:34:56,988][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out0" already exists
[2020-10-27 21:34:56,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out0 to top
[2020-10-27 21:34:56,988][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out0" already exists
[2020-10-27 21:34:56,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out0 to top
[2020-10-27 21:34:56,988][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out0" already exists
[2020-10-27 21:34:56,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset0 to top
[2020-10-27 21:34:56,988][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset0" already exists
[2020-10-27 21:34:56,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all0 to top
[2020-10-27 21:34:56,988][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all0" already exists
[2020-10-27 21:34:56,988][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-27 21:34:56,988][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 21:34:56,989][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0
[2020-10-27 21:34:56,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis0 to top
[2020-10-27 21:34:56,989][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis0" is new
[2020-10-27 21:34:56,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis0 to top
[2020-10-27 21:34:56,989][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis0" is new
[2020-10-27 21:34:56,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl0 to top
[2020-10-27 21:34:56,989][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl0" is new
[2020-10-27 21:34:56,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix0 to top
[2020-10-27 21:34:56,989][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix0" is new
[2020-10-27 21:34:56,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk0 to top
[2020-10-27 21:34:56,989][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk0" already exists
[2020-10-27 21:34:56,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd0 to top
[2020-10-27 21:34:56,989][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd0" already exists
[2020-10-27 21:34:56,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc0 to top
[2020-10-27 21:34:56,989][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc0" already exists
[2020-10-27 21:34:56,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd0 to top
[2020-10-27 21:34:56,989][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd0" already exists
[2020-10-27 21:34:56,989][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc0 to top
[2020-10-27 21:34:56,989][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc0" already exists
[2020-10-27 21:34:56,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe0_rst to top
[2020-10-27 21:34:56,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rst" is new
[2020-10-27 21:34:56,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_valid to top
[2020-10-27 21:34:56,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" is new
[2020-10-27 21:34:56,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_afull to top
[2020-10-27 21:34:56,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" is new
[2020-10-27 21:34:56,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow to top
[2020-10-27 21:34:56,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" is new
[2020-10-27 21:34:56,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame to top
[2020-10-27 21:34:56,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" is new
[2020-10-27 21:34:56,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_data to top
[2020-10-27 21:34:56,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" is new
[2020-10-27 21:34:56,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip to top
[2020-10-27 21:34:56,990][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" is new
[2020-10-27 21:34:56,990][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port to top
[2020-10-27 21:34:56,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" is new
[2020-10-27 21:34:56,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_valid to top
[2020-10-27 21:34:56,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" is new
[2020-10-27 21:34:56,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame to top
[2020-10-27 21:34:56,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" is new
[2020-10-27 21:34:56,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_data to top
[2020-10-27 21:34:56,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" is new
[2020-10-27 21:34:56,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip to top
[2020-10-27 21:34:56,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" is new
[2020-10-27 21:34:56,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port to top
[2020-10-27 21:34:56,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" is new
[2020-10-27 21:34:56,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame to top
[2020-10-27 21:34:56,991][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" is new
[2020-10-27 21:34:56,991][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun to top
[2020-10-27 21:34:56,992][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" is new
[2020-10-27 21:34:56,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack to top
[2020-10-27 21:34:56,992][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" is new
[2020-10-27 21:34:56,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_ack to top
[2020-10-27 21:34:56,992][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" is new
[2020-10-27 21:34:56,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe0_led_up to top
[2020-10-27 21:34:56,992][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_up" is new
[2020-10-27 21:34:56,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe0_led_rx to top
[2020-10-27 21:34:56,992][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" is new
[2020-10-27 21:34:56,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe0_led_tx to top
[2020-10-27 21:34:56,992][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" is new
[2020-10-27 21:34:56,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-27 21:34:56,992][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 21:34:56,992][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst to top
[2020-10-27 21:34:56,992][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_rst" is new
[2020-10-27 21:34:56,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb to top
[2020-10-27 21:34:56,993][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_stb" is new
[2020-10-27 21:34:56,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc to top
[2020-10-27 21:34:56,993][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc" is new
[2020-10-27 21:34:56,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we to top
[2020-10-27 21:34:56,993][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_we" is new
[2020-10-27 21:34:56,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr to top
[2020-10-27 21:34:56,993][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_adr" is new
[2020-10-27 21:34:56,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i to top
[2020-10-27 21:34:56,993][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i" is new
[2020-10-27 21:34:56,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel to top
[2020-10-27 21:34:56,993][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_sel" is new
[2020-10-27 21:34:56,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o to top
[2020-10-27 21:34:56,993][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o" is new
[2020-10-27 21:34:56,993][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_err to top
[2020-10-27 21:34:56,994][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_err" is new
[2020-10-27 21:34:56,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack to top
[2020-10-27 21:34:56,994][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_ack" is new
[2020-10-27 21:34:56,994][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite
[2020-10-27 21:34:56,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst to top
[2020-10-27 21:34:56,994][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_rst" already exists
[2020-10-27 21:34:56,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i to top
[2020-10-27 21:34:56,994][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i" already exists
[2020-10-27 21:34:56,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o to top
[2020-10-27 21:34:56,994][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o" already exists
[2020-10-27 21:34:56,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack to top
[2020-10-27 21:34:56,994][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_ack" already exists
[2020-10-27 21:34:56,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr to top
[2020-10-27 21:34:56,994][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_adr" already exists
[2020-10-27 21:34:56,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc to top
[2020-10-27 21:34:56,994][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc" already exists
[2020-10-27 21:34:56,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel to top
[2020-10-27 21:34:56,994][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_sel" already exists
[2020-10-27 21:34:56,994][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb to top
[2020-10-27 21:34:56,995][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_stb" already exists
[2020-10-27 21:34:56,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we to top
[2020-10-27 21:34:56,995][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_we" already exists
[2020-10-27 21:34:56,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-27 21:34:56,995][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 21:34:56,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-27 21:34:56,995][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-27 21:34:56,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-27 21:34:56,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-27 21:34:56,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-27 21:34:56,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-27 21:34:56,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-27 21:34:56,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-27 21:34:56,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-27 21:34:56,995][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-27 21:34:56,995][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-27 21:34:56,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-27 21:34:56,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-27 21:34:56,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-27 21:34:56,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-27 21:34:56,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-27 21:34:56,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-27 21:34:56,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-27 21:34:56,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-27 21:34:56,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-27 21:34:56,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-27 21:34:56,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-27 21:34:56,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-27 21:34:56,996][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-27 21:34:56,996][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-27 21:34:56,997][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-27 21:34:56,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-27 21:34:56,997][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-27 21:34:56,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-27 21:34:56,997][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-27 21:34:56,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-27 21:34:56,997][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-27 21:34:56,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-27 21:34:56,997][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-27 21:34:56,997][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-27 21:34:56,997][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-27 21:34:56,997][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy3
[2020-10-27 21:34:56,997][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-27 21:34:56,997][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p3" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,997][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p3" is new
[2020-10-27 21:34:56,997][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-27 21:34:56,998][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n3" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,998][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n3" is new
[2020-10-27 21:34:56,998][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-27 21:34:56,998][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p3" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,998][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p3" is new
[2020-10-27 21:34:56,998][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-27 21:34:56,998][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n3" (parent sig: False, parent port: False)
[2020-10-27 21:34:56,998][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n3" is new
[2020-10-27 21:34:56,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk3 to top
[2020-10-27 21:34:56,998][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" is new
[2020-10-27 21:34:56,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk3 to top
[2020-10-27 21:34:56,998][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-27 21:34:56,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out3 to top
[2020-10-27 21:34:56,998][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" is new
[2020-10-27 21:34:56,998][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out3 to top
[2020-10-27 21:34:56,998][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out3" is new
[2020-10-27 21:34:56,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd3 to top
[2020-10-27 21:34:56,999][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd3" is new
[2020-10-27 21:34:56,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc3 to top
[2020-10-27 21:34:56,999][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc3" is new
[2020-10-27 21:34:56,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock3 to top
[2020-10-27 21:34:56,999][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock3" is new
[2020-10-27 21:34:56,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out3 to top
[2020-10-27 21:34:56,999][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out3" is new
[2020-10-27 21:34:56,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd3 to top
[2020-10-27 21:34:56,999][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd3" is new
[2020-10-27 21:34:56,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc3 to top
[2020-10-27 21:34:56,999][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc3" is new
[2020-10-27 21:34:56,999][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset3 to top
[2020-10-27 21:34:56,999][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset3" is new
[2020-10-27 21:34:57,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all3 to top
[2020-10-27 21:34:57,000][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all3" is new
[2020-10-27 21:34:57,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal sys_rst to top
[2020-10-27 21:34:57,000][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 21:34:57,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal sys_rst to top
[2020-10-27 21:34:57,000][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 21:34:57,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out3 to top
[2020-10-27 21:34:57,000][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out3" is new
[2020-10-27 21:34:57,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out3 to top
[2020-10-27 21:34:57,000][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out3" is new
[2020-10-27 21:34:57,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-27 21:34:57,000][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-27 21:34:57,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-27 21:34:57,000][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-27 21:34:57,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-27 21:34:57,000][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-27 21:34:57,000][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-27 21:34:57,001][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-27 21:34:57,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-27 21:34:57,001][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-27 21:34:57,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-27 21:34:57,001][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-27 21:34:57,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-27 21:34:57,001][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 21:34:57,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-27 21:34:57,001][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-27 21:34:57,001][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset3
[2020-10-27 21:34:57,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk3 to top
[2020-10-27 21:34:57,001][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-27 21:34:57,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out3 to top
[2020-10-27 21:34:57,001][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" already exists
[2020-10-27 21:34:57,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out3 to top
[2020-10-27 21:34:57,001][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out3" already exists
[2020-10-27 21:34:57,001][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out3 to top
[2020-10-27 21:34:57,001][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out3" already exists
[2020-10-27 21:34:57,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out3 to top
[2020-10-27 21:34:57,002][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out3" already exists
[2020-10-27 21:34:57,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out3 to top
[2020-10-27 21:34:57,002][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out3" already exists
[2020-10-27 21:34:57,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out3 to top
[2020-10-27 21:34:57,002][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out3" already exists
[2020-10-27 21:34:57,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset3 to top
[2020-10-27 21:34:57,002][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset3" already exists
[2020-10-27 21:34:57,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all3 to top
[2020-10-27 21:34:57,002][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all3" already exists
[2020-10-27 21:34:57,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-27 21:34:57,002][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 21:34:57,002][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1
[2020-10-27 21:34:57,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis3 to top
[2020-10-27 21:34:57,002][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis3" is new
[2020-10-27 21:34:57,002][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis3 to top
[2020-10-27 21:34:57,002][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis3" is new
[2020-10-27 21:34:57,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl3 to top
[2020-10-27 21:34:57,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl3" is new
[2020-10-27 21:34:57,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix3 to top
[2020-10-27 21:34:57,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix3" is new
[2020-10-27 21:34:57,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk3 to top
[2020-10-27 21:34:57,003][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk3" already exists
[2020-10-27 21:34:57,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd3 to top
[2020-10-27 21:34:57,003][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd3" already exists
[2020-10-27 21:34:57,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc3 to top
[2020-10-27 21:34:57,003][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc3" already exists
[2020-10-27 21:34:57,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd3 to top
[2020-10-27 21:34:57,003][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd3" already exists
[2020-10-27 21:34:57,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc3 to top
[2020-10-27 21:34:57,003][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc3" already exists
[2020-10-27 21:34:57,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe1_rst to top
[2020-10-27 21:34:57,003][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rst" is new
[2020-10-27 21:34:57,003][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_valid to top
[2020-10-27 21:34:57,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" is new
[2020-10-27 21:34:57,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_afull to top
[2020-10-27 21:34:57,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" is new
[2020-10-27 21:34:57,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow to top
[2020-10-27 21:34:57,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" is new
[2020-10-27 21:34:57,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame to top
[2020-10-27 21:34:57,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" is new
[2020-10-27 21:34:57,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_data to top
[2020-10-27 21:34:57,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" is new
[2020-10-27 21:34:57,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip to top
[2020-10-27 21:34:57,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" is new
[2020-10-27 21:34:57,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port to top
[2020-10-27 21:34:57,004][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" is new
[2020-10-27 21:34:57,004][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_valid to top
[2020-10-27 21:34:57,005][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" is new
[2020-10-27 21:34:57,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame to top
[2020-10-27 21:34:57,005][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" is new
[2020-10-27 21:34:57,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_data to top
[2020-10-27 21:34:57,005][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" is new
[2020-10-27 21:34:57,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip to top
[2020-10-27 21:34:57,005][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" is new
[2020-10-27 21:34:57,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port to top
[2020-10-27 21:34:57,005][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" is new
[2020-10-27 21:34:57,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame to top
[2020-10-27 21:34:57,005][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" is new
[2020-10-27 21:34:57,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun to top
[2020-10-27 21:34:57,005][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" is new
[2020-10-27 21:34:57,005][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack to top
[2020-10-27 21:34:57,006][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" is new
[2020-10-27 21:34:57,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_ack to top
[2020-10-27 21:34:57,006][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" is new
[2020-10-27 21:34:57,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe1_led_up to top
[2020-10-27 21:34:57,006][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_up" is new
[2020-10-27 21:34:57,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe1_led_rx to top
[2020-10-27 21:34:57,006][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" is new
[2020-10-27 21:34:57,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe1_led_tx to top
[2020-10-27 21:34:57,006][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" is new
[2020-10-27 21:34:57,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-27 21:34:57,006][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 21:34:57,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst to top
[2020-10-27 21:34:57,006][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_rst" is new
[2020-10-27 21:34:57,006][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb to top
[2020-10-27 21:34:57,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_stb" is new
[2020-10-27 21:34:57,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc to top
[2020-10-27 21:34:57,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc" is new
[2020-10-27 21:34:57,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we to top
[2020-10-27 21:34:57,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_we" is new
[2020-10-27 21:34:57,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr to top
[2020-10-27 21:34:57,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_adr" is new
[2020-10-27 21:34:57,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i to top
[2020-10-27 21:34:57,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i" is new
[2020-10-27 21:34:57,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel to top
[2020-10-27 21:34:57,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_sel" is new
[2020-10-27 21:34:57,007][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o to top
[2020-10-27 21:34:57,007][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o" is new
[2020-10-27 21:34:57,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_err to top
[2020-10-27 21:34:57,008][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_err" is new
[2020-10-27 21:34:57,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack to top
[2020-10-27 21:34:57,008][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_ack" is new
[2020-10-27 21:34:57,008][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite
[2020-10-27 21:34:57,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst to top
[2020-10-27 21:34:57,008][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_rst" already exists
[2020-10-27 21:34:57,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i to top
[2020-10-27 21:34:57,008][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i" already exists
[2020-10-27 21:34:57,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o to top
[2020-10-27 21:34:57,008][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o" already exists
[2020-10-27 21:34:57,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack to top
[2020-10-27 21:34:57,008][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_ack" already exists
[2020-10-27 21:34:57,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr to top
[2020-10-27 21:34:57,008][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_adr" already exists
[2020-10-27 21:34:57,008][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc to top
[2020-10-27 21:34:57,008][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc" already exists
[2020-10-27 21:34:57,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel to top
[2020-10-27 21:34:57,009][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_sel" already exists
[2020-10-27 21:34:57,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb to top
[2020-10-27 21:34:57,009][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_stb" already exists
[2020-10-27 21:34:57,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we to top
[2020-10-27 21:34:57,009][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_we" already exists
[2020-10-27 21:34:57,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-27 21:34:57,009][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 21:34:57,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-27 21:34:57,009][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-27 21:34:57,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe1_awready to top
[2020-10-27 21:34:57,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awready" is new
[2020-10-27 21:34:57,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe1_wready to top
[2020-10-27 21:34:57,009][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wready" is new
[2020-10-27 21:34:57,009][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe1_bresp to top
[2020-10-27 21:34:57,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bresp" is new
[2020-10-27 21:34:57,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe1_bvalid to top
[2020-10-27 21:34:57,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bvalid" is new
[2020-10-27 21:34:57,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe1_arready to top
[2020-10-27 21:34:57,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arready" is new
[2020-10-27 21:34:57,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe1_rresp to top
[2020-10-27 21:34:57,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rresp" is new
[2020-10-27 21:34:57,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe1_rdata to top
[2020-10-27 21:34:57,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rdata" is new
[2020-10-27 21:34:57,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe1_rvalid to top
[2020-10-27 21:34:57,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rvalid" is new
[2020-10-27 21:34:57,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe1_awaddr to top
[2020-10-27 21:34:57,010][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awaddr" is new
[2020-10-27 21:34:57,010][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe1_awvalid to top
[2020-10-27 21:34:57,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awvalid" is new
[2020-10-27 21:34:57,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe1_wdata to top
[2020-10-27 21:34:57,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wdata" is new
[2020-10-27 21:34:57,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe1_wvalid to top
[2020-10-27 21:34:57,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wvalid" is new
[2020-10-27 21:34:57,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe1_wstrb to top
[2020-10-27 21:34:57,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wstrb" is new
[2020-10-27 21:34:57,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe1_araddr to top
[2020-10-27 21:34:57,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_araddr" is new
[2020-10-27 21:34:57,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe1_arvalid to top
[2020-10-27 21:34:57,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arvalid" is new
[2020-10-27 21:34:57,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe1_rready to top
[2020-10-27 21:34:57,011][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rready" is new
[2020-10-27 21:34:57,011][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe1_bready to top
[2020-10-27 21:34:57,012][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bready" is new
[2020-10-27 21:34:57,012][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy1
[2020-10-27 21:34:57,012][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-27 21:34:57,012][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p1" (parent sig: False, parent port: False)
[2020-10-27 21:34:57,012][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p1" is new
[2020-10-27 21:34:57,012][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-27 21:34:57,012][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n1" (parent sig: False, parent port: False)
[2020-10-27 21:34:57,012][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n1" is new
[2020-10-27 21:34:57,012][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-27 21:34:57,012][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p1" (parent sig: False, parent port: False)
[2020-10-27 21:34:57,012][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p1" is new
[2020-10-27 21:34:57,012][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-27 21:34:57,012][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n1" (parent sig: False, parent port: False)
[2020-10-27 21:34:57,012][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n1" is new
[2020-10-27 21:34:57,012][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk1 to top
[2020-10-27 21:34:57,012][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" is new
[2020-10-27 21:34:57,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal tx_mii_clk1 to top
[2020-10-27 21:34:57,013][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-27 21:34:57,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out1 to top
[2020-10-27 21:34:57,013][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" is new
[2020-10-27 21:34:57,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out1 to top
[2020-10-27 21:34:57,013][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" is new
[2020-10-27 21:34:57,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd1 to top
[2020-10-27 21:34:57,013][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" is new
[2020-10-27 21:34:57,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc1 to top
[2020-10-27 21:34:57,013][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" is new
[2020-10-27 21:34:57,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock1 to top
[2020-10-27 21:34:57,013][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock1" is new
[2020-10-27 21:34:57,013][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out1 to top
[2020-10-27 21:34:57,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" is new
[2020-10-27 21:34:57,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd1 to top
[2020-10-27 21:34:57,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" is new
[2020-10-27 21:34:57,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc1 to top
[2020-10-27 21:34:57,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" is new
[2020-10-27 21:34:57,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset1 to top
[2020-10-27 21:34:57,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" is new
[2020-10-27 21:34:57,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all1 to top
[2020-10-27 21:34:57,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" is new
[2020-10-27 21:34:57,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal sys_rst to top
[2020-10-27 21:34:57,014][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 21:34:57,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal sys_rst to top
[2020-10-27 21:34:57,014][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 21:34:57,014][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out1 to top
[2020-10-27 21:34:57,014][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" is new
[2020-10-27 21:34:57,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out1 to top
[2020-10-27 21:34:57,015][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" is new
[2020-10-27 21:34:57,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-27 21:34:57,015][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-27 21:34:57,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-27 21:34:57,015][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-27 21:34:57,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-27 21:34:57,015][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-27 21:34:57,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-27 21:34:57,015][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-27 21:34:57,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-27 21:34:57,015][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-27 21:34:57,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-27 21:34:57,015][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-27 21:34:57,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-27 21:34:57,015][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 21:34:57,015][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-27 21:34:57,015][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-27 21:34:57,015][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset1
[2020-10-27 21:34:57,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk1 to top
[2020-10-27 21:34:57,016][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-27 21:34:57,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out1 to top
[2020-10-27 21:34:57,016][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-27 21:34:57,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out1 to top
[2020-10-27 21:34:57,016][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-27 21:34:57,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out1 to top
[2020-10-27 21:34:57,016][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" already exists
[2020-10-27 21:34:57,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out1 to top
[2020-10-27 21:34:57,016][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" already exists
[2020-10-27 21:34:57,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out1 to top
[2020-10-27 21:34:57,016][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" already exists
[2020-10-27 21:34:57,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out1 to top
[2020-10-27 21:34:57,016][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" already exists
[2020-10-27 21:34:57,016][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset1 to top
[2020-10-27 21:34:57,016][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" already exists
[2020-10-27 21:34:57,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all1 to top
[2020-10-27 21:34:57,017][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" already exists
[2020-10-27 21:34:57,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-27 21:34:57,017][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 21:34:57,017][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2
[2020-10-27 21:34:57,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis1 to top
[2020-10-27 21:34:57,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis1" is new
[2020-10-27 21:34:57,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis1 to top
[2020-10-27 21:34:57,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis1" is new
[2020-10-27 21:34:57,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl1 to top
[2020-10-27 21:34:57,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl1" is new
[2020-10-27 21:34:57,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix1 to top
[2020-10-27 21:34:57,017][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix1" is new
[2020-10-27 21:34:57,017][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk1 to top
[2020-10-27 21:34:57,017][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-27 21:34:57,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd1 to top
[2020-10-27 21:34:57,018][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" already exists
[2020-10-27 21:34:57,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc1 to top
[2020-10-27 21:34:57,018][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" already exists
[2020-10-27 21:34:57,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd1 to top
[2020-10-27 21:34:57,018][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" already exists
[2020-10-27 21:34:57,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc1 to top
[2020-10-27 21:34:57,018][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" already exists
[2020-10-27 21:34:57,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe2_rst to top
[2020-10-27 21:34:57,018][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rst" is new
[2020-10-27 21:34:57,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_valid to top
[2020-10-27 21:34:57,018][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_valid" is new
[2020-10-27 21:34:57,018][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_afull to top
[2020-10-27 21:34:57,018][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_afull" is new
[2020-10-27 21:34:57,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_overflow to top
[2020-10-27 21:34:57,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_overflow" is new
[2020-10-27 21:34:57,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_end_of_frame to top
[2020-10-27 21:34:57,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_end_of_frame" is new
[2020-10-27 21:34:57,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_data to top
[2020-10-27 21:34:57,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_data" is new
[2020-10-27 21:34:57,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_ip to top
[2020-10-27 21:34:57,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_ip" is new
[2020-10-27 21:34:57,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_port to top
[2020-10-27 21:34:57,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_port" is new
[2020-10-27 21:34:57,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_valid to top
[2020-10-27 21:34:57,019][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_valid" is new
[2020-10-27 21:34:57,019][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_end_of_frame to top
[2020-10-27 21:34:57,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_end_of_frame" is new
[2020-10-27 21:34:57,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_data to top
[2020-10-27 21:34:57,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_data" is new
[2020-10-27 21:34:57,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_source_ip to top
[2020-10-27 21:34:57,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_source_ip" is new
[2020-10-27 21:34:57,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_source_port to top
[2020-10-27 21:34:57,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_source_port" is new
[2020-10-27 21:34:57,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_bad_frame to top
[2020-10-27 21:34:57,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_bad_frame" is new
[2020-10-27 21:34:57,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun to top
[2020-10-27 21:34:57,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun" is new
[2020-10-27 21:34:57,020][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun_ack to top
[2020-10-27 21:34:57,020][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun_ack" is new
[2020-10-27 21:34:57,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe2_rx_ack to top
[2020-10-27 21:34:57,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_rx_ack" is new
[2020-10-27 21:34:57,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe2_led_up to top
[2020-10-27 21:34:57,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_led_up" is new
[2020-10-27 21:34:57,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe2_led_rx to top
[2020-10-27 21:34:57,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_led_rx" is new
[2020-10-27 21:34:57,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe2_led_tx to top
[2020-10-27 21:34:57,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_led_tx" is new
[2020-10-27 21:34:57,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-27 21:34:57,021][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 21:34:57,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe2wb_rst to top
[2020-10-27 21:34:57,021][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_rst" is new
[2020-10-27 21:34:57,021][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe2_wb_stb to top
[2020-10-27 21:34:57,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_wb_stb" is new
[2020-10-27 21:34:57,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe2_wb_cyc to top
[2020-10-27 21:34:57,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_wb_cyc" is new
[2020-10-27 21:34:57,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe2_wb_we to top
[2020-10-27 21:34:57,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_wb_we" is new
[2020-10-27 21:34:57,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe2wb_adr to top
[2020-10-27 21:34:57,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_adr" is new
[2020-10-27 21:34:57,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe2wb_dat_i to top
[2020-10-27 21:34:57,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_dat_i" is new
[2020-10-27 21:34:57,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe2wb_sel to top
[2020-10-27 21:34:57,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_sel" is new
[2020-10-27 21:34:57,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe2wb_dat_o to top
[2020-10-27 21:34:57,022][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_dat_o" is new
[2020-10-27 21:34:57,022][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe2wb_err to top
[2020-10-27 21:34:57,023][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_err" is new
[2020-10-27 21:34:57,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe2wb_ack to top
[2020-10-27 21:34:57,023][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_ack" is new
[2020-10-27 21:34:57,023][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe2_wb2axi4lite
[2020-10-27 21:34:57,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe2wb_rst to top
[2020-10-27 21:34:57,023][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_rst" already exists
[2020-10-27 21:34:57,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe2wb_dat_i to top
[2020-10-27 21:34:57,023][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_dat_i" already exists
[2020-10-27 21:34:57,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe2wb_dat_o to top
[2020-10-27 21:34:57,023][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_dat_o" already exists
[2020-10-27 21:34:57,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe2wb_ack to top
[2020-10-27 21:34:57,023][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_ack" already exists
[2020-10-27 21:34:57,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe2wb_adr to top
[2020-10-27 21:34:57,023][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_adr" already exists
[2020-10-27 21:34:57,023][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe2_wb_cyc to top
[2020-10-27 21:34:57,024][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_wb_cyc" already exists
[2020-10-27 21:34:57,024][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe2wb_sel to top
[2020-10-27 21:34:57,024][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2wb_sel" already exists
[2020-10-27 21:34:57,024][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe2_wb_stb to top
[2020-10-27 21:34:57,024][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_wb_stb" already exists
[2020-10-27 21:34:57,024][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe2_wb_we to top
[2020-10-27 21:34:57,024][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_direct_gbe2_wb_we" already exists
[2020-10-27 21:34:57,024][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-27 21:34:57,024][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 21:34:57,024][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-27 21:34:57,024][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-27 21:34:57,024][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe2_awready to top
[2020-10-27 21:34:57,024][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_awready" is new
[2020-10-27 21:34:57,024][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe2_wready to top
[2020-10-27 21:34:57,025][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_wready" is new
[2020-10-27 21:34:57,025][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe2_bresp to top
[2020-10-27 21:34:57,025][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_bresp" is new
[2020-10-27 21:34:57,025][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe2_bvalid to top
[2020-10-27 21:34:57,025][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_bvalid" is new
[2020-10-27 21:34:57,025][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe2_arready to top
[2020-10-27 21:34:57,025][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_arready" is new
[2020-10-27 21:34:57,025][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe2_rresp to top
[2020-10-27 21:34:57,025][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_rresp" is new
[2020-10-27 21:34:57,025][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe2_rdata to top
[2020-10-27 21:34:57,025][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_rdata" is new
[2020-10-27 21:34:57,025][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe2_rvalid to top
[2020-10-27 21:34:57,025][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_rvalid" is new
[2020-10-27 21:34:57,026][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe2_awaddr to top
[2020-10-27 21:34:57,026][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_awaddr" is new
[2020-10-27 21:34:57,026][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe2_awvalid to top
[2020-10-27 21:34:57,026][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_awvalid" is new
[2020-10-27 21:34:57,026][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe2_wdata to top
[2020-10-27 21:34:57,026][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_wdata" is new
[2020-10-27 21:34:57,026][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe2_wvalid to top
[2020-10-27 21:34:57,026][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_wvalid" is new
[2020-10-27 21:34:57,026][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe2_wstrb to top
[2020-10-27 21:34:57,026][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_wstrb" is new
[2020-10-27 21:34:57,026][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe2_araddr to top
[2020-10-27 21:34:57,026][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_araddr" is new
[2020-10-27 21:34:57,026][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe2_arvalid to top
[2020-10-27 21:34:57,027][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_arvalid" is new
[2020-10-27 21:34:57,027][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe2_rready to top
[2020-10-27 21:34:57,027][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_rready" is new
[2020-10-27 21:34:57,027][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe2_bready to top
[2020-10-27 21:34:57,027][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe2_bready" is new
[2020-10-27 21:34:57,027][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-27 21:34:57,027][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-27 21:34:57,027][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-27 21:34:57,027][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-27 21:34:57,027][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-27 21:34:57,027][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-27 21:34:57,027][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-27 21:34:57,028][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-27 21:34:57,028][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-27 21:34:57,028][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-27 21:34:57,028][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-27 21:34:57,028][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-27 21:34:57,028][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-27 21:34:57,028][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-27 21:34:57,028][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-27 21:34:57,028][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-27 21:34:57,028][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-27 21:34:57,028][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-27 21:34:57,028][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-27 21:34:57,028][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-27 21:34:57,029][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-27 21:34:57,029][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-27 21:34:57,029][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-27 21:34:57,029][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-27 21:34:57,029][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-27 21:34:57,029][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-27 21:34:57,029][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-27 21:34:57,029][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-27 21:34:57,029][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-27 21:34:57,029][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-27 21:34:57,029][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-27 21:34:57,029][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-27 21:34:57,029][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-27 21:34:57,030][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-27 21:34:57,030][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-27 21:34:57,030][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-27 21:34:57,030][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-27 21:34:57,030][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-27 21:34:57,030][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-27 21:34:57,030][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-27 21:34:57,030][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-27 21:34:57,030][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-27 21:34:57,030][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-27 21:34:57,030][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-27 21:34:57,030][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-27 21:34:57,030][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-27 21:34:57,031][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-27 21:34:57,031][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-27 21:34:57,031][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-27 21:34:57,031][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-27 21:34:57,031][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-27 21:34:57,031][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-27 21:34:57,031][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-27 21:34:57,031][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-27 21:34:57,031][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-27 21:34:57,031][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-27 21:34:57,031][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-27 21:34:57,031][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-27 21:34:57,031][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-27 21:34:57,032][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-27 21:34:57,032][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-27 21:34:57,032][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-27 21:34:57,032][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-27 21:34:57,032][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-27 21:34:57,032][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-27 21:34:57,032][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-27 21:34:57,032][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-27 21:34:57,032][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-27 21:34:57,032][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-27 21:34:57,032][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-27 21:34:57,032][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-27 21:34:57,032][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-27 21:34:57,033][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-27 21:34:57,033][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-27 21:34:57,033][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-27 21:34:57,033][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-27 21:34:57,033][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-27 21:34:57,033][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-27 21:34:57,033][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-27 21:34:57,033][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-27 21:34:57,033][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-27 21:34:57,033][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-27 21:34:57,033][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-27 21:34:57,033][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-27 21:34:57,033][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-27 21:34:57,034][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-27 21:34:57,034][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-27 21:34:57,034][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-27 21:34:57,034][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-27 21:34:57,034][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-27 21:34:57,034][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-27 21:34:57,034][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-27 21:34:57,034][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-27 21:34:57,034][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-27 21:34:57,034][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-27 21:34:57,034][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-27 21:34:57,034][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-27 21:34:57,034][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-27 21:34:57,034][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-27 21:34:57,035][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-27 21:34:57,035][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-27 21:34:57,035][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n0
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p0
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n0
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p0
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n3
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p3
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n3
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p3
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n1
[2020-10-27 21:34:57,035][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p1
[2020-10-27 21:34:57,036][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n1
[2020-10-27 21:34:57,036][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p1
[2020-10-27 21:34:57,036][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-27 21:34:57,036][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-27 21:34:57,036][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 22 n_ports: 21
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_led4_gbe0_up_gateway
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_out
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_out
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_user_data_out
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in
[2020-10-27 21:34:57,036][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in
[2020-10-27 21:34:57,037][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in
[2020-10-27 21:34:57,038][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_user_data_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_user_data_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_user_data_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_user_data_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_user_data_out
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_user_data_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_user_data_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_user_data_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_user_data_in
[2020-10-27 21:34:57,039][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_user_data_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_user_data_out
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_user_data_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_user_data_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_linkup_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_linkup_user_data_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_out
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_user_data_out
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in
[2020-10-27 21:34:57,040][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_in
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_out_we
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_out_we
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we
[2020-10-27 21:34:57,041][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we
[2020-10-27 21:34:57,042][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_linkup_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxctr_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_addr
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_in
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_out
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_out_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txctr_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txofctr_in_we
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_addr
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_in
[2020-10-27 21:34:57,043][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_out
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_we
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_out_we
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_in_we
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_in_we
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_out_we
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in_we
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in_we
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_in_we
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_board_id_in
[2020-10-27 21:34:57,044][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_board_id_in_we
[2020-10-27 21:34:57,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in
[2020-10-27 21:34:57,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we
[2020-10-27 21:34:57,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_we
[2020-10-27 21:34:57,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_in
[2020-10-27 21:34:57,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_in_we
[2020-10-27 21:34:57,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in
[2020-10-27 21:34:57,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we
[2020-10-27 21:34:57,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out
[2020-10-27 21:34:57,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we
[2020-10-27 21:34:57,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr
[2020-10-27 21:34:57,045][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in
[2020-10-27 21:34:57,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out
[2020-10-27 21:34:57,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we
[2020-10-27 21:34:57,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we
[2020-10-27 21:34:57,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we
[2020-10-27 21:34:57,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-27 21:34:57,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all0
[2020-10-27 21:34:57,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out0
[2020-10-27 21:34:57,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out0
[2020-10-27 21:34:57,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in0
[2020-10-27 21:34:57,046][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in0
[2020-10-27 21:34:57,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-27 21:34:57,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-27 21:34:57,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-27 21:34:57,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-27 21:34:57,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-27 21:34:57,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-27 21:34:57,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-27 21:34:57,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-27 21:34:57,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-27 21:34:57,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-27 21:34:57,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-27 21:34:57,047][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-27 21:34:57,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-27 21:34:57,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-27 21:34:57,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-27 21:34:57,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-27 21:34:57,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-27 21:34:57,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix0
[2020-10-27 21:34:57,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl0
[2020-10-27 21:34:57,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis0
[2020-10-27 21:34:57,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis0
[2020-10-27 21:34:57,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in0
[2020-10-27 21:34:57,048][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in0
[2020-10-27 21:34:57,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in0
[2020-10-27 21:34:57,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in0
[2020-10-27 21:34:57,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out0
[2020-10-27 21:34:57,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out0
[2020-10-27 21:34:57,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset0
[2020-10-27 21:34:57,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock0
[2020-10-27 21:34:57,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-27 21:34:57,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out0
[2020-10-27 21:34:57,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk0
[2020-10-27 21:34:57,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc0
[2020-10-27 21:34:57,049][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd0
[2020-10-27 21:34:57,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc0
[2020-10-27 21:34:57,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd0
[2020-10-27 21:34:57,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_rx
[2020-10-27 21:34:57,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_tx
[2020-10-27 21:34:57,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_up
[2020-10-27 21:34:57,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rst
[2020-10-27 21:34:57,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_ack
[2020-10-27 21:34:57,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame
[2020-10-27 21:34:57,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_data
[2020-10-27 21:34:57,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame
[2020-10-27 21:34:57,050][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun
[2020-10-27 21:34:57,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack
[2020-10-27 21:34:57,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip
[2020-10-27 21:34:57,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port
[2020-10-27 21:34:57,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_valid
[2020-10-27 21:34:57,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_afull
[2020-10-27 21:34:57,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_data
[2020-10-27 21:34:57,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip
[2020-10-27 21:34:57,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port
[2020-10-27 21:34:57,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame
[2020-10-27 21:34:57,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow
[2020-10-27 21:34:57,051][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_valid
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_err
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all3
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out3
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out3
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_araddr
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arready
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arvalid
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awaddr
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awready
[2020-10-27 21:34:57,052][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awvalid
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bready
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bresp
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bvalid
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rdata
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rready
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rresp
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rvalid
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wdata
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wready
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wstrb
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wvalid
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc3
[2020-10-27 21:34:57,053][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd3
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_rx
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_tx
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_up
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rst
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_ack
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_data
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_valid
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_afull
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_data
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_valid
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack
[2020-10-27 21:34:57,054][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_err
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all1
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out1
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out1
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_araddr
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_arready
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_arvalid
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_awaddr
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_awready
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_awvalid
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_bready
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_bresp
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_bvalid
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_rdata
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_rready
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_rresp
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_rvalid
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_wdata
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_wready
[2020-10-27 21:34:57,055][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_wstrb
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe2_wvalid
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd1
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_led_rx
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_led_tx
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_led_up
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rst
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_ack
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_bad_frame
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_data
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_end_of_frame
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun
[2020-10-27 21:34:57,056][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun_ack
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_source_ip
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_source_port
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_rx_valid
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_afull
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_data
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_ip
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_port
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_end_of_frame
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_overflow
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_tx_valid
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_wb_cyc
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_wb_stb
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2_wb_we
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_ack
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_adr
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_dat_i
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_dat_o
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_err
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_rst
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe2wb_sel
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-27 21:34:57,057][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-27 21:34:57,058][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-27 21:34:57,059][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-27 21:34:57,061][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-27 21:34:57,063][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-27 21:34:57,064][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,064][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-27 21:34:57,064][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-27 21:34:57,064][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,064][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 21:34:57,064][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,064][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,064][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,064][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-27 21:34:57,064][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-27 21:34:57,064][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,064][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 21:34:57,064][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,064][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,064][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,064][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p0
[2020-10-27 21:34:57,064][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-27 21:34:57,064][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,064][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 21:34:57,064][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,064][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,064][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,064][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n0
[2020-10-27 21:34:57,064][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-27 21:34:57,065][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,065][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 21:34:57,065][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,065][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,065][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,065][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p0
[2020-10-27 21:34:57,065][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-27 21:34:57,065][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,065][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 21:34:57,065][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,065][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,065][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,065][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n0
[2020-10-27 21:34:57,065][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-27 21:34:57,065][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,065][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 21:34:57,065][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,065][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,065][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-27 21:34:57,065][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-27 21:34:57,065][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-27 21:34:57,065][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-27 21:34:57,065][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-27 21:34:57,065][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-27 21:34:57,065][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-27 21:34:57,065][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-27 21:34:57,066][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-27 21:34:57,066][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,066][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-27 21:34:57,066][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-27 21:34:57,066][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,066][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 21:34:57,066][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,066][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,066][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,066][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-27 21:34:57,066][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-27 21:34:57,066][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,066][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 21:34:57,066][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,066][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,066][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,066][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p3
[2020-10-27 21:34:57,066][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-27 21:34:57,066][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,066][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-27 21:34:57,066][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,066][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,066][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,066][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n3
[2020-10-27 21:34:57,066][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-27 21:34:57,067][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,067][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-27 21:34:57,067][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,067][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,067][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,067][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p3
[2020-10-27 21:34:57,067][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-27 21:34:57,067][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,067][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-27 21:34:57,067][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,067][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,067][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,067][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n3
[2020-10-27 21:34:57,067][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-27 21:34:57,067][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,067][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 3
[2020-10-27 21:34:57,067][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,067][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,067][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-27 21:34:57,067][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-27 21:34:57,067][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-27 21:34:57,067][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-27 21:34:57,067][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-27 21:34:57,067][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-27 21:34:57,067][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-27 21:34:57,067][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-27 21:34:57,068][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-27 21:34:57,068][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,068][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-27 21:34:57,068][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-27 21:34:57,068][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,068][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 21:34:57,068][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,068][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,068][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,068][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-27 21:34:57,068][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-27 21:34:57,068][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,068][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-27 21:34:57,068][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,068][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,068][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,068][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p1
[2020-10-27 21:34:57,068][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-27 21:34:57,068][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,068][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-27 21:34:57,068][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,068][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,068][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,068][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n1
[2020-10-27 21:34:57,068][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-27 21:34:57,068][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,069][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-27 21:34:57,069][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,069][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,069][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,069][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p1
[2020-10-27 21:34:57,069][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-27 21:34:57,069][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,069][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-27 21:34:57,069][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,069][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,069][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,069][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n1
[2020-10-27 21:34:57,069][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-27 21:34:57,069][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,069][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-27 21:34:57,069][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,069][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,069][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-27 21:34:57,069][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-27 21:34:57,069][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-27 21:34:57,069][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-27 21:34:57,069][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-27 21:34:57,069][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-27 21:34:57,069][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-27 21:34:57,069][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-27 21:34:57,069][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-27 21:34:57,070][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,070][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext
[2020-10-27 21:34:57,070][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-27 21:34:57,070][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-27 21:34:57,070][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-27 21:34:57,070][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,070][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,070][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 21:34:57,070][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,070][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-27 21:34:57,070][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 21:34:57,070][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 21:34:57,070][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,070][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-27 21:34:57,070][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 21:34:57,070][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-27 21:34:57,070][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,070][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-27 21:34:57,070][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,070][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext
[2020-10-27 21:34:57,070][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-27 21:34:57,070][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-27 21:34:57,070][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-27 21:34:57,070][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,071][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,071][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 21:34:57,071][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,071][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-27 21:34:57,071][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 21:34:57,071][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 21:34:57,071][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,071][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-27 21:34:57,071][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 21:34:57,071][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-27 21:34:57,071][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,071][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
[2020-10-27 21:34:57,071][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,071][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext
[2020-10-27 21:34:57,071][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-27 21:34:57,071][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-27 21:34:57,071][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [2]
[2020-10-27 21:34:57,071][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,071][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,071][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 21:34:57,071][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,071][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-27 21:34:57,071][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 21:34:57,071][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 21:34:57,071][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,071][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-27 21:34:57,072][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 21:34:57,072][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-27 21:34:57,072][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,072][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-27 21:34:57,072][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,072][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext
[2020-10-27 21:34:57,072][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-27 21:34:57,072][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-27 21:34:57,072][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [3]
[2020-10-27 21:34:57,072][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,072][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,072][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 21:34:57,072][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,072][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-27 21:34:57,072][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 21:34:57,072][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 21:34:57,072][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,072][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-27 21:34:57,072][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 21:34:57,072][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-27 21:34:57,072][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,072][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
[2020-10-27 21:34:57,072][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,072][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext
[2020-10-27 21:34:57,072][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-27 21:34:57,073][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-27 21:34:57,073][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [4]
[2020-10-27 21:34:57,073][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,073][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,073][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 21:34:57,073][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,073][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext[*]}]
[2020-10-27 21:34:57,073][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 21:34:57,073][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-27 21:34:57,073][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,073][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext[*]}]
[2020-10-27 21:34:57,073][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-27 21:34:57,073][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-27 21:34:57,073][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-27 21:34:57,073][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext[*]}]
[2020-10-27 21:34:57,073][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-27 21:34:57,073][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-27 21:34:57,073][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-27 21:34:57,073][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-27 21:34:57,073][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-27 21:34:57,073][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-27 21:34:57,073][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-27 21:34:57,073][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-27 21:34:57,073][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-27 21:34:57,073][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-27 21:34:57,073][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-27 21:34:57,074][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-27 21:34:57,074][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-27 21:34:57,074][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-27 21:34:57,074][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-27 21:34:57,074][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-27 21:34:57,074][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-27 21:34:57,074][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-27 21:34:57,074][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-27 21:34:57,074][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-27 21:34:57,074][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-27 21:34:57,074][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-27 21:34:57,074][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-27 21:34:57,074][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-27 21:34:57,074][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-27 21:34:57,074][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-27 21:34:57,074][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-27 21:34:57,074][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-27 21:34:57,074][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-27 21:34:57,074][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-27 21:34:57,074][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-27 21:34:57,074][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p0 on mgt_tx_p 
[2020-10-27 21:34:57,074][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p0 Y35
[2020-10-27 21:34:57,074][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p0 None
[2020-10-27 21:34:57,075][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n0 on mgt_tx_n 
[2020-10-27 21:34:57,075][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n0 Y36
[2020-10-27 21:34:57,075][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n0 None
[2020-10-27 21:34:57,075][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p0 on mgt_rx_p 
[2020-10-27 21:34:57,075][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p0 AA38
[2020-10-27 21:34:57,075][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p0 None
[2020-10-27 21:34:57,075][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n0 on mgt_rx_n 
[2020-10-27 21:34:57,075][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n0 AA39
[2020-10-27 21:34:57,075][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n0 None
[2020-10-27 21:34:57,075][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-27 21:34:57,075][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-27 21:34:57,075][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-27 21:34:57,075][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-27 21:34:57,075][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-27 21:34:57,075][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-27 21:34:57,075][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p3 on mgt_tx_p 
[2020-10-27 21:34:57,075][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p3 R33
[2020-10-27 21:34:57,075][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p3 None
[2020-10-27 21:34:57,075][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n3 on mgt_tx_n 
[2020-10-27 21:34:57,075][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n3 R34
[2020-10-27 21:34:57,075][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n3 None
[2020-10-27 21:34:57,075][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p3 on mgt_rx_p 
[2020-10-27 21:34:57,075][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p3 R38
[2020-10-27 21:34:57,075][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p3 None
[2020-10-27 21:34:57,076][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n3 on mgt_rx_n 
[2020-10-27 21:34:57,076][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n3 R39
[2020-10-27 21:34:57,076][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n3 None
[2020-10-27 21:34:57,076][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-27 21:34:57,076][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-27 21:34:57,076][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-27 21:34:57,076][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-27 21:34:57,076][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-27 21:34:57,076][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-27 21:34:57,076][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p1 on mgt_tx_p 
[2020-10-27 21:34:57,076][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p1 V35
[2020-10-27 21:34:57,076][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p1 None
[2020-10-27 21:34:57,076][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n1 on mgt_tx_n 
[2020-10-27 21:34:57,076][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n1 V36
[2020-10-27 21:34:57,076][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n1 None
[2020-10-27 21:34:57,076][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p1 on mgt_rx_p 
[2020-10-27 21:34:57,076][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p1 W38
[2020-10-27 21:34:57,076][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p1 None
[2020-10-27 21:34:57,076][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n1 on mgt_rx_n 
[2020-10-27 21:34:57,076][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n1 W39
[2020-10-27 21:34:57,076][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n1 None
[2020-10-27 21:34:57,076][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext on led 
[2020-10-27 21:34:57,076][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext AR13
[2020-10-27 21:34:57,076][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-27 21:34:57,077][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext on led 
[2020-10-27 21:34:57,077][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext AP13
[2020-10-27 21:34:57,077][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext LVCMOS18
[2020-10-27 21:34:57,077][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext on led 
[2020-10-27 21:34:57,077][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext AR16
[2020-10-27 21:34:57,077][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext LVCMOS18
[2020-10-27 21:34:57,077][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext on led 
[2020-10-27 21:34:57,077][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext AP16
[2020-10-27 21:34:57,077][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext LVCMOS18
[2020-10-27 21:34:57,077][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext on led 
[2020-10-27 21:34:57,077][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext AP15
[2020-10-27 21:34:57,077][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext LVCMOS18
[2020-10-27 21:34:57,077][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-27 21:34:57,077][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-27 21:34:57,077][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-27 21:34:57,077][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-27 21:34:57,077][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-27 21:34:57,077][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-27 21:34:57,077][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_bram
[2020-10-27 21:34:57,077][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_bram
[2020-10-27 21:34:57,077][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxs_ss_bram
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txs_ss_bram
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-27 21:34:57,078][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxbadctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxeofctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxofctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_ctrl
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_status
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxvldctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txfullctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txofctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_ctrl
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_status
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txvldctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_linkup
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rx_frame_cnt
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxbadctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxeofctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxofctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxs_ss_ctrl
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxs_ss_status
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_rxvldctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txfullctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txofctr
[2020-10-27 21:34:57,079][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txs_ss_ctrl
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txs_ss_status
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_txvldctr
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe2_linkup
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_bad_frame
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_end_of_frame
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_ip
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rx_source_port
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-27 21:34:57,080][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-27 21:34:57,080][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-27 21:34:57,080][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-27 21:34:57,080][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-27 21:34:57,080][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-27 21:34:57,080][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_bram
[2020-10-27 21:34:57,080][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_bram
[2020-10-27 21:34:57,080][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxs_ss_bram
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txs_ss_bram
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxbadctr
[2020-10-27 21:34:57,081][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxeofctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxofctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_ctrl
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_status
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxvldctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txfullctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txofctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_ctrl
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_status
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txvldctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_linkup
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rx_frame_cnt
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxbadctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxeofctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxofctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxs_ss_ctrl
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxs_ss_status
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_rxvldctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txfullctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txofctr
[2020-10-27 21:34:57,082][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txs_ss_ctrl
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txs_ss_status
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_txvldctr
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe2_linkup
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_bad_frame
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_end_of_frame
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_ip
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rx_source_port
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-27 21:34:57,083][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-27 21:34:57,083][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-27 21:34:57,197][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-27 21:34:57,197][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-27 21:34:57,197][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-27 21:34:57,251][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-27 21:34:57,251][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-27 21:34:57,251][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-27 21:34:57,340][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/top.v
[2020-10-27 21:34:57,340][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/top.v
[2020-10-27 21:34:57,340][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-27 21:34:57,340][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-27 21:34:57,341][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-27 21:34:57,341][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-27 21:34:57,341][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-27 21:34:57,341][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-27 21:34:57,341][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-27 21:34:57,341][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-27 21:34:57,341][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-27 21:34:57,341][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-27 21:34:57,341][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-27 21:34:57,341][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-27 21:34:57,341][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-27 21:34:57,341][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-27 21:34:57,341][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-27 21:34:57,341][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-27 21:34:57,341][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-27 21:34:57,341][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-27 21:34:57,341][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-27 21:34:57,341][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-27 21:34:57,341][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-27 21:34:57,341][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-27 21:34:57,341][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-27 21:34:57,341][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-27 21:34:57,342][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-27 21:34:57,342][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-27 21:34:57,342][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-27 21:34:57,342][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-27 21:34:57,342][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-27 21:34:57,342][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-27 21:34:57,342][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-27 21:34:57,342][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-27 21:34:57,342][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-27 21:34:57,342][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-27 21:34:57,342][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-27 21:34:57,342][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-27 21:34:57,342][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-27 21:34:57,342][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-27 21:34:57,342][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-27 21:34:57,342][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-27 21:34:57,342][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-27 21:34:57,342][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-27 21:34:57,342][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-27 21:34:57,342][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-27 21:34:57,342][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-27 21:34:57,342][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-27 21:34:57,342][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-27 21:34:57,343][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-27 21:34:57,343][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-27 21:34:57,343][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-27 21:34:57,343][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-27 21:34:57,343][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-27 21:34:57,343][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-27 21:34:57,343][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-27 21:34:57,343][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-27 21:34:57,343][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-27 21:34:57,343][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-27 21:34:57,343][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-27 21:34:57,343][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/imports/sysgen
[2020-10-27 21:34:57,343][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/imports/sysgen
[2020-10-27 21:34:57,343][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0.xci
[2020-10-27 21:34:57,343][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0.xci
[2020-10-27 21:34:57,343][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1.xci
[2020-10-27 21:34:57,343][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1.xci
[2020-10-27 21:34:57,343][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5.xci
[2020-10-27 21:34:57,343][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5.xci
[2020-10-27 21:34:57,343][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2.xci
[2020-10-27 21:34:57,343][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2.xci
[2020-10-27 21:34:57,343][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3.xci
[2020-10-27 21:34:57,344][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3.xci
[2020-10-27 21:34:57,344][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4.xci
[2020-10-27 21:34:57,344][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4.xci
[2020-10-27 21:34:57,344][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f80823555c0>
[2020-10-27 21:34:57,344][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-27 21:34:57,344][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,344][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-27 21:34:57,344][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,344][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f80823555f8>
[2020-10-27 21:34:57,344][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-27 21:34:57,344][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,344][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-27 21:34:57,344][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,344][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355630>
[2020-10-27 21:34:57,344][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p0 -> mgt_tx_p
[2020-10-27 21:34:57,344][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,344][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y35
[2020-10-27 21:34:57,344][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,344][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355668>
[2020-10-27 21:34:57,344][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n0 -> mgt_tx_n
[2020-10-27 21:34:57,345][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,345][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y36
[2020-10-27 21:34:57,345][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,345][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f80823556a0>
[2020-10-27 21:34:57,345][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p0 -> mgt_rx_p
[2020-10-27 21:34:57,345][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,345][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA38
[2020-10-27 21:34:57,345][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,345][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f80823556d8>
[2020-10-27 21:34:57,345][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n0 -> mgt_rx_n
[2020-10-27 21:34:57,345][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,345][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AA39
[2020-10-27 21:34:57,345][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,345][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355710>
[2020-10-27 21:34:57,345][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-27 21:34:57,345][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,345][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-27 21:34:57,345][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,345][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355748>
[2020-10-27 21:34:57,345][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-27 21:34:57,345][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,346][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-27 21:34:57,346][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,346][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355780>
[2020-10-27 21:34:57,346][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p3 -> mgt_tx_p
[2020-10-27 21:34:57,346][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,346][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R33
[2020-10-27 21:34:57,346][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,346][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f80823557b8>
[2020-10-27 21:34:57,346][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n3 -> mgt_tx_n
[2020-10-27 21:34:57,346][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,346][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R34
[2020-10-27 21:34:57,346][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,346][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f80823557f0>
[2020-10-27 21:34:57,346][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p3 -> mgt_rx_p
[2020-10-27 21:34:57,346][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,346][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R38
[2020-10-27 21:34:57,346][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,346][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355828>
[2020-10-27 21:34:57,346][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n3 -> mgt_rx_n
[2020-10-27 21:34:57,346][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,346][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R39
[2020-10-27 21:34:57,347][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,347][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355860>
[2020-10-27 21:34:57,347][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-27 21:34:57,347][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,347][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-27 21:34:57,347][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,347][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355898>
[2020-10-27 21:34:57,347][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-27 21:34:57,347][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,347][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-27 21:34:57,347][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,347][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f80823558d0>
[2020-10-27 21:34:57,347][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p1 -> mgt_tx_p
[2020-10-27 21:34:57,347][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,347][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V35
[2020-10-27 21:34:57,347][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,347][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355908>
[2020-10-27 21:34:57,347][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n1 -> mgt_tx_n
[2020-10-27 21:34:57,347][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,347][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V36
[2020-10-27 21:34:57,347][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,347][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355940>
[2020-10-27 21:34:57,348][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p1 -> mgt_rx_p
[2020-10-27 21:34:57,348][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,348][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W38
[2020-10-27 21:34:57,348][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,348][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355978>
[2020-10-27 21:34:57,348][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n1 -> mgt_rx_n
[2020-10-27 21:34:57,348][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,348][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W39
[2020-10-27 21:34:57,348][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,348][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f80823559b0>
[2020-10-27 21:34:57,348][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext -> led
[2020-10-27 21:34:57,348][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,348][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-27 21:34:57,348][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,348][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-27 21:34:57,348][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f80823559e8>
[2020-10-27 21:34:57,348][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext -> led
[2020-10-27 21:34:57,348][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,348][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-27 21:34:57,348][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,348][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-27 21:34:57,348][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355a20>
[2020-10-27 21:34:57,349][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext -> led
[2020-10-27 21:34:57,349][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,349][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR16
[2020-10-27 21:34:57,349][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,349][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-27 21:34:57,349][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355a58>
[2020-10-27 21:34:57,349][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext -> led
[2020-10-27 21:34:57,349][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,349][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP16
[2020-10-27 21:34:57,349][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,349][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-27 21:34:57,349][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355a90>
[2020-10-27 21:34:57,349][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext -> led
[2020-10-27 21:34:57,349][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,349][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP15
[2020-10-27 21:34:57,349][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,349][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-27 21:34:57,349][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8082355ac8>
[2020-10-27 21:34:57,349][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-27 21:34:57,349][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-27 21:34:57,349][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-27 21:34:57,349][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-27 21:34:57,350][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-27 21:34:57,350][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f80823550f0>
[2020-10-27 21:34:57,350][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-27 21:34:57,350][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f8082355128>
[2020-10-27 21:34:57,350][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-27 21:34:57,350][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f8082355160>
[2020-10-27 21:34:57,350][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-27 21:34:57,350][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f8082355198>
[2020-10-27 21:34:57,350][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-27 21:34:57,350][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f8082355208>
[2020-10-27 21:34:57,350][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-27 21:34:57,350][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f8082355240>
[2020-10-27 21:34:57,350][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-27 21:34:57,350][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f8082355390>
[2020-10-27 21:34:57,350][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-27 21:34:57,350][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f80823553c8>
[2020-10-27 21:34:57,351][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-27 21:34:57,351][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f8082355400>
[2020-10-27 21:34:57,351][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-27 21:34:57,351][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f8082355438>
[2020-10-27 21:34:57,351][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-27 21:34:57,351][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f8082355470>
[2020-10-27 21:34:57,351][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-27 21:34:57,351][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f80823554a8>
[2020-10-27 21:34:57,351][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-27 21:34:57,351][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f80823554e0>
[2020-10-27 21:34:57,351][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-27 21:34:57,351][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f8082355518>
[2020-10-27 21:34:57,351][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-27 21:34:57,351][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f8082355550>
[2020-10-27 21:34:57,351][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-27 21:34:57,351][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f8082355588>
[2020-10-27 21:34:57,352][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-27 21:34:57,352][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f8082355278>
[2020-10-27 21:34:57,352][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-27 21:34:57,352][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f80823552b0>
[2020-10-27 21:34:57,352][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-27 21:34:57,352][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f80823552e8>
[2020-10-27 21:34:57,352][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-27 21:34:57,352][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f8082355320>
[2020-10-27 21:34:57,352][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-27 21:34:57,352][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f8082355358>
[2020-10-27 21:34:57,352][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-27 21:34:57,352][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8082355b00>
[2020-10-27 21:34:57,352][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 21:34:57,352][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8082355b38>
[2020-10-27 21:34:57,352][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 21:34:57,352][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8082355b70>
[2020-10-27 21:34:57,352][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 21:34:57,352][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8082355ba8>
[2020-10-27 21:34:57,353][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 21:34:57,353][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8082355be0>
[2020-10-27 21:34:57,353][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 21:34:57,353][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8082355c18>
[2020-10-27 21:34:57,353][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 21:34:57,353][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8082355c50>
[2020-10-27 21:34:57,353][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 21:34:57,353][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8082355c88>
[2020-10-27 21:34:57,353][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 21:34:57,353][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8082355cc0>
[2020-10-27 21:34:57,353][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-27 21:34:57,353][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN Y35 [get_ports mgt_tx_p0]
set_property PACKAGE_PIN Y36 [get_ports mgt_tx_n0]
set_property PACKAGE_PIN AA38 [get_ports mgt_rx_p0]
set_property PACKAGE_PIN AA39 [get_ports mgt_rx_n0]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN R33 [get_ports mgt_tx_p3]
set_property PACKAGE_PIN R34 [get_ports mgt_tx_n3]
set_property PACKAGE_PIN R38 [get_ports mgt_rx_p3]
set_property PACKAGE_PIN R39 [get_ports mgt_rx_n3]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN V35 [get_ports mgt_tx_p1]
set_property PACKAGE_PIN V36 [get_ports mgt_tx_n1]
set_property PACKAGE_PIN W38 [get_ports mgt_rx_p1]
set_property PACKAGE_PIN W39 [get_ports mgt_rx_n1]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AR16 [get_ports zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[0]]
set_property PACKAGE_PIN AP16 [get_ports zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[0]]
set_property PACKAGE_PIN AP15 [get_ports zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led4_gbe0_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]

[2020-10-27 21:34:57,353][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-27 21:34:57,353][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-27 21:34:57,353][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
[2020-10-27 21:34:57,353][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-27 21:34:57,354][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-27 21:34:57,354][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-27 21:34:57,355][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-27 21:34:57,355][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-27 21:34:57,356][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-27 21:34:57,356][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-27 21:34:57,356][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-27 21:34:57,357][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/axi4lite_ic_wrapper.vhdl
[2020-10-27 21:34:57,357][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/axi4lite_ic_wrapper.vhdl
[2020-10-27 21:34:57,357][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-27 21:34:57,358][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/
[2020-10-27 21:34:57,358][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-27 22:03:58,771][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/core_info.tab
[2020-10-27 22:03:58,792][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/design_info.tab
[2020-10-27 22:03:58,793][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/git_info.tab
