Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Aug 14 16:47:12 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multifunction_watch_top_v2_timing_summary_routed.rpt -pb multifunction_watch_top_v2_timing_summary_routed.pb -rpx multifunction_watch_top_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : multifunction_watch_top_v2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   35          
TIMING-20  Warning   Non-clocked latch               9           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (6)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_mode_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_mode_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_mode_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.566        0.000                      0                  448        0.109        0.000                      0                  448        4.500        0.000                       0                   259  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.566        0.000                      0                  448        0.109        0.000                      0                  448        4.500        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 stop_watch_instance/cnt_sysclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_watch_instance/sec_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.977ns (19.886%)  route 3.936ns (80.114%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.638     5.159    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  stop_watch_instance/cnt_sysclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  stop_watch_instance/cnt_sysclk_reg[0]/Q
                         net (fo=3, routed)           0.859     6.474    stop_watch_instance/cnt_sysclk[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     6.598 f  stop_watch_instance/cnt_sysclk[19]_i_6/O
                         net (fo=1, routed)           0.404     7.002    stop_watch_instance/cnt_sysclk[19]_i_6_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.126 f  stop_watch_instance/cnt_sysclk[19]_i_5/O
                         net (fo=1, routed)           0.574     7.700    stop_watch_instance/cnt_sysclk[19]_i_5_n_0
    SLICE_X1Y7           LUT5 (Prop_lut5_I3_O)        0.124     7.824 r  stop_watch_instance/cnt_sysclk[19]_i_3/O
                         net (fo=22, routed)          1.388     9.211    stop_watch_instance/cnt_sysclk[19]_i_3_n_0
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.149     9.360 r  stop_watch_instance/sec[6]_i_1/O
                         net (fo=7, routed)           0.712    10.072    stop_watch_instance/sec[6]_i_1_n_0
    SLICE_X8Y7           FDCE                                         r  stop_watch_instance/sec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.449    14.790    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  stop_watch_instance/sec_reg[4]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y7           FDCE (Setup_fdce_C_CE)      -0.377    14.638    stop_watch_instance/sec_reg[4]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 2.406ns (44.313%)  route 3.024ns (55.687%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.639     5.160    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 f  cook_timer_instance/cnt_sysclk_reg[0]/Q
                         net (fo=3, routed)           0.981     6.597    cook_timer_instance/cnt_sysclk_reg[0]
    SLICE_X2Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  cook_timer_instance/sec[6]_i_9/O
                         net (fo=1, routed)           0.418     7.139    cook_timer_instance/sec[6]_i_9_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.816     8.079    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     8.203 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          0.809     9.012    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.136    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.686 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    cook_timer_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.800    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.914    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.142    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.256    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.590 r  cook_timer_instance/cnt_sysclk_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.590    cook_timer_instance/cnt_sysclk_reg[24]_i_1__0_n_6
    SLICE_X3Y8           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.518    14.859    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[25]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)        0.062    15.160    cook_timer_instance/cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.311ns (43.321%)  route 3.024ns (56.679%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.639     5.160    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 f  cook_timer_instance/cnt_sysclk_reg[0]/Q
                         net (fo=3, routed)           0.981     6.597    cook_timer_instance/cnt_sysclk_reg[0]
    SLICE_X2Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  cook_timer_instance/sec[6]_i_9/O
                         net (fo=1, routed)           0.418     7.139    cook_timer_instance/sec[6]_i_9_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.816     8.079    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     8.203 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          0.809     9.012    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.136    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.686 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    cook_timer_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.800    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.914    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.142    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.256    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.495 r  cook_timer_instance/cnt_sysclk_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.495    cook_timer_instance/cnt_sysclk_reg[24]_i_1__0_n_5
    SLICE_X3Y8           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.518    14.859    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[26]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)        0.062    15.160    cook_timer_instance/cnt_sysclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 FSM_onehot_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 1.240ns (23.232%)  route 4.097ns (76.768%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X10Y6          FDCE                                         r  FSM_onehot_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.518     5.608 f  FSM_onehot_mode_reg[1]/Q
                         net (fo=37, routed)          1.784     7.393    stop_watch_instance/digit_value[0]_i_3[0]
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.124     7.517 f  stop_watch_instance/digit_value[3]_i_22/O
                         net (fo=1, routed)           0.291     7.808    watch_instance/digit_value[1]_i_2_1
    SLICE_X5Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.932 r  watch_instance/digit_value[3]_i_6/O
                         net (fo=7, routed)           0.979     8.911    watch_instance/digit_value[3]_i_6_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I0_O)        0.146     9.057 f  watch_instance/digit_value[3]_i_2/O
                         net (fo=1, routed)           1.043    10.100    watch_instance/digit_value[3]_i_2_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.328    10.428 r  watch_instance/digit_value[3]_i_1/O
                         net (fo=1, routed)           0.000    10.428    fnd/digit_value[3]
    SLICE_X10Y10         FDCE                                         r  fnd/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.449    14.790    fnd/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  fnd/digit_value_reg[3]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X10Y10         FDCE (Setup_fdce_C_D)        0.077    15.105    fnd/digit_value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 2.295ns (43.151%)  route 3.024ns (56.849%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.639     5.160    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 f  cook_timer_instance/cnt_sysclk_reg[0]/Q
                         net (fo=3, routed)           0.981     6.597    cook_timer_instance/cnt_sysclk_reg[0]
    SLICE_X2Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  cook_timer_instance/sec[6]_i_9/O
                         net (fo=1, routed)           0.418     7.139    cook_timer_instance/sec[6]_i_9_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.816     8.079    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     8.203 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          0.809     9.012    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.136    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.686 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    cook_timer_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.800    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.914    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.142    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.256 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.256    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.479 r  cook_timer_instance/cnt_sysclk_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.479    cook_timer_instance/cnt_sysclk_reg[24]_i_1__0_n_7
    SLICE_X3Y8           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.518    14.859    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[24]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)        0.062    15.160    cook_timer_instance/cnt_sysclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 2.292ns (43.119%)  route 3.024ns (56.881%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.639     5.160    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 f  cook_timer_instance/cnt_sysclk_reg[0]/Q
                         net (fo=3, routed)           0.981     6.597    cook_timer_instance/cnt_sysclk_reg[0]
    SLICE_X2Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  cook_timer_instance/sec[6]_i_9/O
                         net (fo=1, routed)           0.418     7.139    cook_timer_instance/sec[6]_i_9_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.816     8.079    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     8.203 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          0.809     9.012    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.136    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.686 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    cook_timer_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.800    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.914    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.142    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.476 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.476    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_6
    SLICE_X3Y7           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.518    14.859    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[21]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    cook_timer_instance/cnt_sysclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 2.271ns (42.893%)  route 3.024ns (57.107%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.639     5.160    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 f  cook_timer_instance/cnt_sysclk_reg[0]/Q
                         net (fo=3, routed)           0.981     6.597    cook_timer_instance/cnt_sysclk_reg[0]
    SLICE_X2Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  cook_timer_instance/sec[6]_i_9/O
                         net (fo=1, routed)           0.418     7.139    cook_timer_instance/sec[6]_i_9_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.816     8.079    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     8.203 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          0.809     9.012    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.136    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.686 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    cook_timer_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.800    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.914    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.142    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.455 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.455    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_4
    SLICE_X3Y7           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.518    14.859    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[23]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    cook_timer_instance/cnt_sysclk_reg[23]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 watch_instance/cnt_sysclk_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.406ns (45.755%)  route 2.852ns (54.245%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.635     5.156    watch_instance/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  watch_instance/cnt_sysclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 f  watch_instance/cnt_sysclk_reg[10]/Q
                         net (fo=2, routed)           0.856     6.469    watch_instance/cnt_sysclk_reg[10]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.593 f  watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.647     7.240    watch_instance/sec[5]_i_7_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.124     7.364 f  watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.569     7.933    watch_instance/sec[5]_i_5_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I3_O)        0.124     8.057 f  watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.779     8.837    watch_instance/sec[5]_i_3_n_0
    SLICE_X1Y9           LUT2 (Prop_lut2_I1_O)        0.124     8.961 r  watch_instance/cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     8.961    watch_instance/cnt_sysclk[0]_i_6_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.511 r  watch_instance/cnt_sysclk_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.511    watch_instance/cnt_sysclk_reg[0]_i_2_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.625    watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.739 r  watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.967    watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.415 r  watch_instance/cnt_sysclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.415    watch_instance/cnt_sysclk_reg[24]_i_1_n_6
    SLICE_X1Y15          FDCE                                         r  watch_instance/cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.513    14.854    watch_instance/clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  watch_instance/cnt_sysclk_reg[25]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    watch_instance/cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 FSM_onehot_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 1.014ns (19.279%)  route 4.246ns (80.721%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X10Y6          FDCE                                         r  FSM_onehot_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  FSM_onehot_mode_reg[1]/Q
                         net (fo=37, routed)          1.956     7.564    stop_watch_instance/digit_value[0]_i_3[0]
    SLICE_X5Y7           LUT6 (Prop_lut6_I1_O)        0.124     7.688 r  stop_watch_instance/digit_value[3]_i_25/O
                         net (fo=1, routed)           0.462     8.150    watch_instance/digit_value[1]_i_2_0
    SLICE_X5Y8           LUT5 (Prop_lut5_I4_O)        0.124     8.274 r  watch_instance/digit_value[3]_i_10/O
                         net (fo=7, routed)           0.987     9.262    watch_instance/digit_value[3]_i_10_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I1_O)        0.124     9.386 r  watch_instance/digit_value[1]_i_2/O
                         net (fo=1, routed)           0.840    10.226    watch_instance/digit_value[1]_i_2_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    10.350 r  watch_instance/digit_value[1]_i_1/O
                         net (fo=1, routed)           0.000    10.350    fnd/digit_value[1]
    SLICE_X8Y10          FDCE                                         r  fnd/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.448    14.789    fnd/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  fnd/digit_value_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y10          FDCE (Setup_fdce_C_D)        0.081    15.095    fnd/digit_value_reg[1]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 2.197ns (42.084%)  route 3.024ns (57.916%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.639     5.160    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 f  cook_timer_instance/cnt_sysclk_reg[0]/Q
                         net (fo=3, routed)           0.981     6.597    cook_timer_instance/cnt_sysclk_reg[0]
    SLICE_X2Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  cook_timer_instance/sec[6]_i_9/O
                         net (fo=1, routed)           0.418     7.139    cook_timer_instance/sec[6]_i_9_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.816     8.079    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     8.203 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          0.809     9.012    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.124     9.136 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.136    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.686 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    cook_timer_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.800 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.800    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.914    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.028    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.142    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.381 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.381    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_5
    SLICE_X3Y7           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.518    14.859    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[22]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.062    15.160    cook_timer_instance/cnt_sysclk_reg[22]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  4.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cook_timer_instance/set_sec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/sec_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.593     1.476    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  cook_timer_instance/set_sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cook_timer_instance/set_sec_reg[1]/Q
                         net (fo=1, routed)           0.056     1.673    cook_timer_instance/set_sec[1]
    SLICE_X6Y4           LUT6 (Prop_lut6_I1_O)        0.045     1.718 r  cook_timer_instance/sec[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.718    cook_timer_instance/p_1_in[1]
    SLICE_X6Y4           FDCE                                         r  cook_timer_instance/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.864     1.991    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  cook_timer_instance/sec_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y4           FDCE (Hold_fdce_C_D)         0.120     1.609    cook_timer_instance/sec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mode_btn/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.566     1.449    mode_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  mode_btn/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  mode_btn/btn_ed/ff_cur_reg/Q
                         net (fo=4, routed)           0.099     1.689    mode_btn/btn_ed/p_0_in[1]
    SLICE_X10Y6          LUT4 (Prop_lut4_I2_O)        0.045     1.734 r  mode_btn/btn_ed/FSM_onehot_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.734    mode_btn_n_2
    SLICE_X10Y6          FDCE                                         r  FSM_onehot_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X10Y6          FDCE                                         r  FSM_onehot_mode_reg[1]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y6          FDCE (Hold_fdce_C_D)         0.120     1.582    FSM_onehot_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.564     1.447    fnd/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fnd/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.122     1.711    watch_instance/clk_div_reg[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.045     1.756 r  watch_instance/digit_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.756    fnd/digit_value[0]
    SLICE_X8Y10          FDCE                                         r  fnd/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.834     1.961    fnd/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  fnd/digit_value_reg[0]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y10          FDCE (Hold_fdce_C_D)         0.120     1.580    fnd/digit_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 watch_instance/min_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/min_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.592     1.475    watch_instance/clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  watch_instance/min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  watch_instance/min_reg[0]/Q
                         net (fo=7, routed)           0.123     1.739    watch_instance/min_reg_n_0_[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.784 r  watch_instance/min[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.784    watch_instance/min[2]_i_1__0_n_0
    SLICE_X6Y8           FDCE                                         r  watch_instance/min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.990    watch_instance/clk_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  watch_instance/min_reg[2]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y8           FDCE (Hold_fdce_C_D)         0.120     1.608    watch_instance/min_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/digit_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.564     1.447    fnd/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fnd/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.126     1.715    watch_instance/clk_div_reg[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.045     1.760 r  watch_instance/digit_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    fnd/digit_value[1]
    SLICE_X8Y10          FDCE                                         r  fnd/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.834     1.961    fnd/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  fnd/digit_value_reg[1]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y10          FDCE (Hold_fdce_C_D)         0.121     1.581    fnd/digit_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 watch_instance/sec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/sec_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.421%)  route 0.103ns (35.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.592     1.475    watch_instance/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  watch_instance/sec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 f  watch_instance/sec_reg[5]/Q
                         net (fo=8, routed)           0.103     1.719    watch_instance/sec_reg[5]_0[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.045     1.764 r  watch_instance/sec[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    watch_instance/sec[1]_i_1_n_0
    SLICE_X4Y9           FDCE                                         r  watch_instance/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.990    watch_instance/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  watch_instance/sec_reg[1]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.092     1.580    watch_instance/sec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 watch_instance/sec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/sec_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.199%)  route 0.104ns (35.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.592     1.475    watch_instance/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  watch_instance/sec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 f  watch_instance/sec_reg[5]/Q
                         net (fo=8, routed)           0.104     1.720    watch_instance/sec_reg[5]_0[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  watch_instance/sec[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.765    watch_instance/sec[4]_i_1__1_n_0
    SLICE_X4Y9           FDCE                                         r  watch_instance/sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.990    watch_instance/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  watch_instance/sec_reg[4]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.091     1.579    watch_instance/sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 watch_instance/sec_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/sec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.646%)  route 0.106ns (36.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.592     1.475    watch_instance/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  watch_instance/sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  watch_instance/sec_reg[1]/Q
                         net (fo=7, routed)           0.106     1.722    watch_instance/sec_reg_n_0_[1]
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.045     1.767 r  watch_instance/sec[5]_i_2__1/O
                         net (fo=1, routed)           0.000     1.767    watch_instance/sec[5]_i_2__1_n_0
    SLICE_X5Y9           FDCE                                         r  watch_instance/sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.990    watch_instance/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  watch_instance/sec_reg[5]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X5Y9           FDCE (Hold_fdce_C_D)         0.092     1.580    watch_instance/sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mode_btn1/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_btn1/btn_ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.593     1.476    mode_btn1/btn_ed/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  mode_btn1/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  mode_btn1/btn_ed/ff_cur_reg/Q
                         net (fo=4, routed)           0.128     1.745    mode_btn1/btn_ed/p_0_in[1]
    SLICE_X2Y9           FDCE                                         r  mode_btn1/btn_ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.865     1.992    mode_btn1/btn_ed/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  mode_btn1/btn_ed/ff_old_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.060     1.553    mode_btn1/btn_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mode_btn2/btn_0/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_btn2/btn_0/btn_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.124%)  route 0.122ns (48.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.591     1.474    mode_btn2/btn_0/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  mode_btn2/btn_0/btn_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  mode_btn2/btn_0/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.122     1.725    mode_btn2/btn_0/btn_sync_0_reg_n_0
    SLICE_X4Y13          FDRE                                         r  mode_btn2/btn_0/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.859     1.986    mode_btn2/btn_0/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  mode_btn2/btn_0/btn_sync_1_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.021     1.529    mode_btn2/btn_0/btn_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X10Y6    FSM_onehot_mode_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y6    FSM_onehot_mode_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y6    FSM_onehot_mode_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     cook_timer_instance/alarm_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y2     cook_timer_instance/cnt_sysclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     cook_timer_instance/cnt_sysclk_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     cook_timer_instance/cnt_sysclk_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     cook_timer_instance/cnt_sysclk_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     cook_timer_instance/cnt_sysclk_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    FSM_onehot_mode_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    FSM_onehot_mode_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    FSM_onehot_mode_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    FSM_onehot_mode_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    FSM_onehot_mode_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    FSM_onehot_mode_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     cook_timer_instance/alarm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     cook_timer_instance/alarm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cook_timer_instance/cnt_sysclk_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cook_timer_instance/cnt_sysclk_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    FSM_onehot_mode_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    FSM_onehot_mode_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    FSM_onehot_mode_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    FSM_onehot_mode_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    FSM_onehot_mode_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    FSM_onehot_mode_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     cook_timer_instance/alarm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     cook_timer_instance/alarm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cook_timer_instance/cnt_sysclk_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cook_timer_instance/cnt_sysclk_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop_watch_instance/lap_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.158ns  (logic 4.099ns (44.761%)  route 5.059ns (55.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.634     5.155    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  stop_watch_instance/lap_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  stop_watch_instance/lap_reg/Q
                         net (fo=16, routed)          5.059    10.633    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.680    14.313 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.313    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.154ns  (logic 4.311ns (47.095%)  route 4.843ns (52.905%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.567     5.088    fnd/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     5.544 r  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           1.047     6.591    fnd/clk_div_reg[0]
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.148     6.739 r  fnd/com_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.796    10.535    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    14.242 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.242    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cook_timer_instance/alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 4.023ns (44.946%)  route 4.928ns (55.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.635     5.156    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  cook_timer_instance/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  cook_timer_instance/alarm_reg/Q
                         net (fo=4, routed)           4.928    10.602    led_OBUF[15]
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.107 r  alarm_OBUF_inst/O
                         net (fo=0)                   0.000    14.107    alarm
    J1                                                                r  alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.879ns  (logic 4.382ns (49.355%)  route 4.497ns (50.645%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.567     5.088    fnd/clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  fnd/digit_value_reg[2]/Q
                         net (fo=7, routed)           1.133     6.739    fnd/dec/digit_value__0[2]
    SLICE_X14Y10         LUT4 (Prop_lut4_I1_O)        0.153     6.892 r  fnd/dec/seg_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.364    10.256    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    13.968 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.968    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.840ns  (logic 4.430ns (50.106%)  route 4.411ns (49.894%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.567     5.088    fnd/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  fnd/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.986     6.592    fnd/dec/digit_value__0[1]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.152     6.744 r  fnd/dec/seg_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.425    10.169    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.929 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.929    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.827ns  (logic 4.379ns (49.608%)  route 4.448ns (50.392%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.567     5.088    fnd/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  fnd/digit_value_reg[1]/Q
                         net (fo=7, routed)           0.994     6.600    fnd/dec/digit_value__0[1]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.146     6.746 r  fnd/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.454    10.200    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    13.915 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.915    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.737ns  (logic 4.103ns (46.960%)  route 4.634ns (53.040%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.567     5.088    fnd/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  fnd/clk_div_reg[16]/Q
                         net (fo=9, routed)           1.179     6.723    fnd/clk_div_reg[1]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.847 r  fnd/com_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.455    10.303    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.826 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.826    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 4.342ns (49.931%)  route 4.354ns (50.069%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.567     5.088    fnd/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  fnd/clk_div_reg[16]/Q
                         net (fo=9, routed)           1.179     6.723    fnd/clk_div_reg[1]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.152     6.875 r  fnd/com_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.175    10.051    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.785 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.785    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 4.162ns (48.118%)  route 4.488ns (51.882%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.567     5.088    fnd/clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  fnd/digit_value_reg[2]/Q
                         net (fo=7, routed)           1.133     6.739    fnd/dec/digit_value__0[2]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.863 r  fnd/dec/seg_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.355    10.218    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.738 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.738    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.628ns  (logic 4.079ns (47.275%)  route 4.549ns (52.725%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.567     5.088    fnd/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456     5.544 f  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           1.047     6.591    fnd/clk_div_reg[0]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.715 r  fnd/com_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.502    10.218    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.717 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.717    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode_btn3/btn_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_btn_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.186ns (40.328%)  route 0.275ns (59.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.592     1.475    mode_btn3/btn_ed/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  mode_btn3/btn_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 f  mode_btn3/btn_ed/ff_old_reg/Q
                         net (fo=3, routed)           0.147     1.763    mode_btn3/btn_ed/p_0_in[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.808 r  mode_btn3/btn_ed/stop_btn_reg[2]_i_1/O
                         net (fo=1, routed)           0.128     1.936    stop_btn__0[2]
    SLICE_X6Y9           LDCE                                         r  stop_btn_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_btn2/btn_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_btn_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.209ns (44.660%)  route 0.259ns (55.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.594     1.477    mode_btn2/btn_ed/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  mode_btn2/btn_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 f  mode_btn2/btn_ed/ff_old_reg/Q
                         net (fo=3, routed)           0.146     1.787    mode_btn2/btn_ed/p_0_in[0]
    SLICE_X3Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  mode_btn2/btn_ed/cook_btn_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     1.945    cook_btn__0[1]
    SLICE_X4Y8           LDCE                                         r  cook_btn_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_btn2/btn_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_btn_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.209ns (44.024%)  route 0.266ns (55.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.594     1.477    mode_btn2/btn_ed/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  mode_btn2/btn_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 f  mode_btn2/btn_ed/ff_old_reg/Q
                         net (fo=3, routed)           0.146     1.787    mode_btn2/btn_ed/p_0_in[0]
    SLICE_X3Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  mode_btn2/btn_ed/watch_btn_reg[1]_i_1/O
                         net (fo=1, routed)           0.120     1.952    mode_btn2_n_0
    SLICE_X3Y9           LDCE                                         r  watch_btn_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_btn1/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_btn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.186ns (36.507%)  route 0.323ns (63.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.593     1.476    mode_btn1/btn_ed/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  mode_btn1/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  mode_btn1/btn_ed/ff_cur_reg/Q
                         net (fo=4, routed)           0.154     1.771    mode_btn1/btn_ed/p_0_in[1]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.045     1.816 r  mode_btn1/btn_ed/watch_btn_reg[0]_i_1/O
                         net (fo=1, routed)           0.169     1.986    mode_btn1_n_0
    SLICE_X3Y9           LDCE                                         r  watch_btn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_btn1/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_btn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.189ns (35.876%)  route 0.338ns (64.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.593     1.476    mode_btn1/btn_ed/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  mode_btn1/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  mode_btn1/btn_ed/ff_cur_reg/Q
                         net (fo=4, routed)           0.154     1.771    mode_btn1/btn_ed/p_0_in[1]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.048     1.819 r  mode_btn1/btn_ed/cook_btn_reg[0]_i_1/O
                         net (fo=1, routed)           0.184     2.003    cook_btn__0[0]
    SLICE_X4Y8           LDCE                                         r  cook_btn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_btn3/btn_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_btn_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.183ns (34.309%)  route 0.350ns (65.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.592     1.475    mode_btn3/btn_ed/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  mode_btn3/btn_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 f  mode_btn3/btn_ed/ff_old_reg/Q
                         net (fo=3, routed)           0.168     1.784    mode_btn3/btn_ed/p_0_in[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.042     1.826 r  mode_btn3/btn_ed/watch_btn_reg[2]_i_1/O
                         net (fo=1, routed)           0.182     2.009    mode_btn3_n_0
    SLICE_X3Y9           LDCE                                         r  watch_btn_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_btn3/btn_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_btn_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.186ns (33.147%)  route 0.375ns (66.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.592     1.475    mode_btn3/btn_ed/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  mode_btn3/btn_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 f  mode_btn3/btn_ed/ff_old_reg/Q
                         net (fo=3, routed)           0.168     1.784    mode_btn3/btn_ed/p_0_in[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.829 r  mode_btn3/btn_ed/cook_btn_reg[2]_i_1/O
                         net (fo=1, routed)           0.207     2.036    cook_btn__0[2]
    SLICE_X4Y8           LDCE                                         r  cook_btn_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_btn1/btn_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_btn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.246ns (42.047%)  route 0.339ns (57.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.594     1.477    mode_btn1/btn_ed/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  mode_btn1/btn_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.148     1.625 f  mode_btn1/btn_ed/ff_old_reg/Q
                         net (fo=3, routed)           0.166     1.791    mode_btn1/btn_ed/p_0_in[0]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.098     1.889 r  mode_btn1/btn_ed/stop_btn_reg[0]_i_1/O
                         net (fo=1, routed)           0.173     2.062    stop_btn__0[0]
    SLICE_X2Y8           LDCE                                         r  stop_btn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_btn2/btn_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_btn_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.208ns (35.292%)  route 0.381ns (64.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.594     1.477    mode_btn2/btn_ed/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  mode_btn2/btn_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 f  mode_btn2/btn_ed/ff_old_reg/Q
                         net (fo=3, routed)           0.232     1.873    mode_btn2/btn_ed/p_0_in[0]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.044     1.917 r  mode_btn2/btn_ed/stop_btn_reg[1]_i_1/O
                         net (fo=1, routed)           0.149     2.066    stop_btn__0[1]
    SLICE_X3Y9           LDCE                                         r  stop_btn_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop_watch_instance/start_stop_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.369ns (75.002%)  route 0.456ns (24.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.595     1.478    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  stop_watch_instance/start_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  stop_watch_instance/start_stop_reg/Q
                         net (fo=5, routed)           0.456     2.098    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.304 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.304    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           298 Endpoints
Min Delay           298 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alarm_off
                            (input port)
  Destination:            cook_timer_instance/alarm_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.082ns  (logic 1.196ns (19.664%)  route 4.886ns (80.336%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  alarm_off (IN)
                         net (fo=0)                   0.000     0.000    alarm_off
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  alarm_off_IBUF_inst/O
                         net (fo=1, routed)           3.926     4.874    cook_timer_instance/alarm_off_IBUF
    SLICE_X4Y8           LUT5 (Prop_lut5_I2_O)        0.124     4.998 f  cook_timer_instance/alarm_i_2/O
                         net (fo=2, routed)           0.960     5.958    cook_timer_instance/alarm0
    SLICE_X6Y6           LUT5 (Prop_lut5_I0_O)        0.124     6.082 r  cook_timer_instance/alarm_i_1/O
                         net (fo=1, routed)           0.000     6.082    cook_timer_instance/alarm_i_1_n_0
    SLICE_X6Y6           FDCE                                         r  cook_timer_instance/alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.517     4.858    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  cook_timer_instance/alarm_reg/C

Slack:                    inf
  Source:                 alarm_off
                            (input port)
  Destination:            cook_timer_instance/set_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.993ns  (logic 1.196ns (19.955%)  route 4.797ns (80.045%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  alarm_off (IN)
                         net (fo=0)                   0.000     0.000    alarm_off
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  alarm_off_IBUF_inst/O
                         net (fo=1, routed)           3.926     4.874    cook_timer_instance/alarm_off_IBUF
    SLICE_X4Y8           LUT5 (Prop_lut5_I2_O)        0.124     4.998 r  cook_timer_instance/alarm_i_2/O
                         net (fo=2, routed)           0.871     5.869    cook_timer_instance/alarm0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     5.993 r  cook_timer_instance/set_flag_i_1/O
                         net (fo=1, routed)           0.000     5.993    cook_timer_instance/set_flag_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  cook_timer_instance/set_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.517     4.858    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  cook_timer_instance/set_flag_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.109ns  (logic 1.565ns (30.639%)  route 3.544ns (69.361%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=151, routed)         2.798     4.240    cook_timer_instance/reset_p_IBUF
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.124     4.364 r  cook_timer_instance/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.745     5.109    cook_timer_instance/set_sec_0
    SLICE_X8Y2           FDRE                                         r  cook_timer_instance/set_min_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.451     4.792    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  cook_timer_instance/set_min_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.109ns  (logic 1.565ns (30.639%)  route 3.544ns (69.361%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=151, routed)         2.798     4.240    cook_timer_instance/reset_p_IBUF
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.124     4.364 r  cook_timer_instance/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.745     5.109    cook_timer_instance/set_sec_0
    SLICE_X8Y2           FDRE                                         r  cook_timer_instance/set_min_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.451     4.792    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  cook_timer_instance/set_min_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            fnd/digit_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.010ns  (logic 1.441ns (28.771%)  route 3.568ns (71.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=151, routed)         3.568     5.010    fnd/reset_p_IBUF
    SLICE_X10Y10         FDCE                                         f  fnd/digit_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.449     4.790    fnd/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  fnd/digit_value_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/lap_sec_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 1.441ns (28.817%)  route 3.560ns (71.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=151, routed)         3.560     5.002    stop_watch_instance/reset_p_IBUF
    SLICE_X8Y9           FDCE                                         f  stop_watch_instance/lap_sec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.448     4.789    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  stop_watch_instance/lap_sec_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/lap_sec_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 1.441ns (28.817%)  route 3.560ns (71.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=151, routed)         3.560     5.002    stop_watch_instance/reset_p_IBUF
    SLICE_X8Y9           FDCE                                         f  stop_watch_instance/lap_sec_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.448     4.789    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  stop_watch_instance/lap_sec_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.966ns  (logic 1.565ns (31.521%)  route 3.401ns (68.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=151, routed)         2.798     4.240    cook_timer_instance/reset_p_IBUF
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.124     4.364 r  cook_timer_instance/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.602     4.966    cook_timer_instance/set_sec_0
    SLICE_X9Y4           FDRE                                         r  cook_timer_instance/set_min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.450     4.791    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  cook_timer_instance/set_min_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.966ns  (logic 1.565ns (31.521%)  route 3.401ns (68.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=151, routed)         2.798     4.240    cook_timer_instance/reset_p_IBUF
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.124     4.364 r  cook_timer_instance/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.602     4.966    cook_timer_instance/set_sec_0
    SLICE_X9Y4           FDRE                                         r  cook_timer_instance/set_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.450     4.791    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  cook_timer_instance/set_min_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.966ns  (logic 1.565ns (31.521%)  route 3.401ns (68.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=151, routed)         2.798     4.240    cook_timer_instance/reset_p_IBUF
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.124     4.364 r  cook_timer_instance/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.602     4.966    cook_timer_instance/set_sec_0
    SLICE_X9Y4           FDRE                                         r  cook_timer_instance/set_min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.450     4.791    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  cook_timer_instance/set_min_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 watch_btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            watch_instance/set_watch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.203ns (59.166%)  route 0.140ns (40.834%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           LDCE                         0.000     0.000 r  watch_btn_reg[0]/G
    SLICE_X3Y9           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  watch_btn_reg[0]/Q
                         net (fo=1, routed)           0.140     0.298    watch_instance/Q[0]
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.343 r  watch_instance/set_watch_i_1/O
                         net (fo=1, routed)           0.000     0.343    watch_instance/set_watch_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  watch_instance/set_watch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.865     1.992    watch_instance/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  watch_instance/set_watch_reg/C

Slack:                    inf
  Source:                 cook_btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cook_timer_instance/alarm_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.203ns (42.824%)  route 0.271ns (57.176%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           LDCE                         0.000     0.000 r  cook_btn_reg[0]/G
    SLICE_X4Y8           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cook_btn_reg[0]/Q
                         net (fo=5, routed)           0.271     0.429    cook_timer_instance/min_reg[7]_0[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.045     0.474 r  cook_timer_instance/alarm_i_1/O
                         net (fo=1, routed)           0.000     0.474    cook_timer_instance/alarm_i_1_n_0
    SLICE_X6Y6           FDCE                                         r  cook_timer_instance/alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.864     1.991    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  cook_timer_instance/alarm_reg/C

Slack:                    inf
  Source:                 cook_btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cook_timer_instance/start_set_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.204ns (42.945%)  route 0.271ns (57.055%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           LDCE                         0.000     0.000 r  cook_btn_reg[0]/G
    SLICE_X4Y8           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cook_btn_reg[0]/Q
                         net (fo=5, routed)           0.271     0.429    cook_timer_instance/min_reg[7]_0[0]
    SLICE_X6Y6           LUT3 (Prop_lut3_I0_O)        0.046     0.475 r  cook_timer_instance/start_set_i_1/O
                         net (fo=1, routed)           0.000     0.475    cook_timer_instance/start_set_i_1_n_0
    SLICE_X6Y6           FDCE                                         r  cook_timer_instance/start_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.864     1.991    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  cook_timer_instance/start_set_reg/C

Slack:                    inf
  Source:                 cook_btn_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cook_timer_instance/set_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.203ns (38.816%)  route 0.320ns (61.184%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           LDCE                         0.000     0.000 r  cook_btn_reg[0]/G
    SLICE_X4Y8           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cook_btn_reg[0]/Q
                         net (fo=5, routed)           0.320     0.478    cook_timer_instance/min_reg[7]_0[0]
    SLICE_X5Y5           LUT6 (Prop_lut6_I1_O)        0.045     0.523 r  cook_timer_instance/set_flag_i_1/O
                         net (fo=1, routed)           0.000     0.523    cook_timer_instance/set_flag_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  cook_timer_instance/set_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.864     1.991    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  cook_timer_instance/set_flag_reg/C

Slack:                    inf
  Source:                 watch_btn_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            watch_instance/min_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.203ns (37.719%)  route 0.335ns (62.281%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           LDCE                         0.000     0.000 r  watch_btn_reg[2]/G
    SLICE_X3Y9           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  watch_btn_reg[2]/Q
                         net (fo=1, routed)           0.158     0.316    watch_instance/Q[2]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.045     0.361 r  watch_instance/min[5]_i_1/O
                         net (fo=6, routed)           0.177     0.538    watch_instance/min[5]_i_1_n_0
    SLICE_X6Y8           FDCE                                         r  watch_instance/min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.990    watch_instance/clk_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  watch_instance/min_reg[2]/C

Slack:                    inf
  Source:                 watch_btn_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            watch_instance/sec_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.203ns (37.206%)  route 0.343ns (62.794%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           LDCE                         0.000     0.000 r  watch_btn_reg[1]/G
    SLICE_X3Y9           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  watch_btn_reg[1]/Q
                         net (fo=1, routed)           0.220     0.378    watch_instance/Q[1]
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.423 r  watch_instance/sec[5]_i_1/O
                         net (fo=6, routed)           0.123     0.546    watch_instance/sec[5]_i_1_n_0
    SLICE_X5Y9           FDCE                                         r  watch_instance/sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.990    watch_instance/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  watch_instance/sec_reg[0]/C

Slack:                    inf
  Source:                 watch_btn_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            watch_instance/sec_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.203ns (37.206%)  route 0.343ns (62.794%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           LDCE                         0.000     0.000 r  watch_btn_reg[1]/G
    SLICE_X3Y9           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  watch_btn_reg[1]/Q
                         net (fo=1, routed)           0.220     0.378    watch_instance/Q[1]
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.423 r  watch_instance/sec[5]_i_1/O
                         net (fo=6, routed)           0.123     0.546    watch_instance/sec[5]_i_1_n_0
    SLICE_X5Y9           FDCE                                         r  watch_instance/sec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.990    watch_instance/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  watch_instance/sec_reg[2]/C

Slack:                    inf
  Source:                 watch_btn_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            watch_instance/sec_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.203ns (37.206%)  route 0.343ns (62.794%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           LDCE                         0.000     0.000 r  watch_btn_reg[1]/G
    SLICE_X3Y9           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  watch_btn_reg[1]/Q
                         net (fo=1, routed)           0.220     0.378    watch_instance/Q[1]
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.423 r  watch_instance/sec[5]_i_1/O
                         net (fo=6, routed)           0.123     0.546    watch_instance/sec[5]_i_1_n_0
    SLICE_X5Y9           FDCE                                         r  watch_instance/sec_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.990    watch_instance/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  watch_instance/sec_reg[3]/C

Slack:                    inf
  Source:                 watch_btn_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            watch_instance/sec_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.203ns (37.206%)  route 0.343ns (62.794%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           LDCE                         0.000     0.000 r  watch_btn_reg[1]/G
    SLICE_X3Y9           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  watch_btn_reg[1]/Q
                         net (fo=1, routed)           0.220     0.378    watch_instance/Q[1]
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.423 r  watch_instance/sec[5]_i_1/O
                         net (fo=6, routed)           0.123     0.546    watch_instance/sec[5]_i_1_n_0
    SLICE_X5Y9           FDCE                                         r  watch_instance/sec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.990    watch_instance/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  watch_instance/sec_reg[5]/C

Slack:                    inf
  Source:                 stop_btn_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            stop_watch_instance/lap_csec_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.202ns (35.906%)  route 0.361ns (64.094%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           LDCE                         0.000     0.000 r  stop_btn_reg[1]/G
    SLICE_X3Y9           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  stop_btn_reg[1]/Q
                         net (fo=16, routed)          0.361     0.519    stop_watch_instance/Q[1]
    SLICE_X5Y7           LUT2 (Prop_lut2_I0_O)        0.044     0.563 r  stop_watch_instance/lap_csec[4]_i_1/O
                         net (fo=1, routed)           0.000     0.563    stop_watch_instance/lap_csec[4]_i_1_n_0
    SLICE_X5Y7           FDCE                                         r  stop_watch_instance/lap_csec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.990    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  stop_watch_instance/lap_csec_reg[4]/C





