Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 26 10:36:01 2019
| Host         : JULIAN-SURFACE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toppo_timing_summary_routed.rpt -pb toppo_timing_summary_routed.pb -rpx toppo_timing_summary_routed.rpx -warn_on_violation
| Design       : toppo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.322        0.000                      0                  630        0.117        0.000                      0                  630        3.000        0.000                       0                   367  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       26.322        0.000                      0                  630        0.117        0.000                      0                  630       19.500        0.000                       0                   363  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.322ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.125ns  (logic 2.983ns (22.728%)  route 10.142ns (77.272%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.563    -0.949    funStates/clk_out
    SLICE_X36Y9          FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  funStates/s0/Q
                         net (fo=700, routed)         3.403     2.910    catcher/Vertical/count0to2/led_OBUF[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.034 r  catcher/Vertical/count0to2/bluezone0_carry_i_22/O
                         net (fo=1, routed)           0.000     3.034    catcher/Vertical/count0to2/bluezone0_carry_i_22_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.612 r  catcher/Vertical/count0to2/bluezone0_carry_i_10/O[2]
                         net (fo=2, routed)           1.122     4.735    stuffISee/Vert/count3to7/bluezone0_carry_0[1]
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.301     5.036 r  stuffISee/Vert/count3to7/bluezone0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.036    catcher/position/bluezone0_carry__0_1[1]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.586 r  catcher/position/bluezone0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.586    catcher/position/bluezone0_carry_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.743 r  catcher/position/bluezone0_carry__0/CO[1]
                         net (fo=2, routed)           1.384     7.127    catcher/position/winner/notag_i_2_1[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.329     7.456 r  catcher/position/winner/notag_i_4/O
                         net (fo=1, routed)           0.433     7.889    catcher/position/winner/notag_i_4_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  catcher/position/winner/notag_i_2/O
                         net (fo=23, routed)          1.605     9.618    bird7/position/netblue
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  bird7/position/flip4_i_5__15/O
                         net (fo=1, routed)           0.855    10.596    bird7/position/bird7tag
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  bird7/position/flip4_i_3__21/O
                         net (fo=6, routed)           1.000    11.720    bird7/position/compressTag
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.116    11.836 r  bird7/position/flip4_i_1__21/O
                         net (fo=5, routed)           0.340    12.177    birdCounter/ce
    SLICE_X36Y28         FDRE                                         r  birdCounter/flip1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.433    38.438    birdCounter/clk_out
    SLICE_X36Y28         FDRE                                         r  birdCounter/flip1/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X36Y28         FDRE (Setup_fdre_C_CE)      -0.409    38.498    birdCounter/flip1
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 26.322    

Slack (MET) :             26.322ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.125ns  (logic 2.983ns (22.728%)  route 10.142ns (77.272%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.563    -0.949    funStates/clk_out
    SLICE_X36Y9          FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  funStates/s0/Q
                         net (fo=700, routed)         3.403     2.910    catcher/Vertical/count0to2/led_OBUF[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.034 r  catcher/Vertical/count0to2/bluezone0_carry_i_22/O
                         net (fo=1, routed)           0.000     3.034    catcher/Vertical/count0to2/bluezone0_carry_i_22_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.612 r  catcher/Vertical/count0to2/bluezone0_carry_i_10/O[2]
                         net (fo=2, routed)           1.122     4.735    stuffISee/Vert/count3to7/bluezone0_carry_0[1]
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.301     5.036 r  stuffISee/Vert/count3to7/bluezone0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.036    catcher/position/bluezone0_carry__0_1[1]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.586 r  catcher/position/bluezone0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.586    catcher/position/bluezone0_carry_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.743 r  catcher/position/bluezone0_carry__0/CO[1]
                         net (fo=2, routed)           1.384     7.127    catcher/position/winner/notag_i_2_1[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.329     7.456 r  catcher/position/winner/notag_i_4/O
                         net (fo=1, routed)           0.433     7.889    catcher/position/winner/notag_i_4_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  catcher/position/winner/notag_i_2/O
                         net (fo=23, routed)          1.605     9.618    bird7/position/netblue
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  bird7/position/flip4_i_5__15/O
                         net (fo=1, routed)           0.855    10.596    bird7/position/bird7tag
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  bird7/position/flip4_i_3__21/O
                         net (fo=6, routed)           1.000    11.720    bird7/position/compressTag
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.116    11.836 r  bird7/position/flip4_i_1__21/O
                         net (fo=5, routed)           0.340    12.177    birdCounter/ce
    SLICE_X36Y28         FDRE                                         r  birdCounter/flip2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.433    38.438    birdCounter/clk_out
    SLICE_X36Y28         FDRE                                         r  birdCounter/flip2/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X36Y28         FDRE (Setup_fdre_C_CE)      -0.409    38.498    birdCounter/flip2
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 26.322    

Slack (MET) :             26.322ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.125ns  (logic 2.983ns (22.728%)  route 10.142ns (77.272%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.563    -0.949    funStates/clk_out
    SLICE_X36Y9          FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  funStates/s0/Q
                         net (fo=700, routed)         3.403     2.910    catcher/Vertical/count0to2/led_OBUF[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.034 r  catcher/Vertical/count0to2/bluezone0_carry_i_22/O
                         net (fo=1, routed)           0.000     3.034    catcher/Vertical/count0to2/bluezone0_carry_i_22_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.612 r  catcher/Vertical/count0to2/bluezone0_carry_i_10/O[2]
                         net (fo=2, routed)           1.122     4.735    stuffISee/Vert/count3to7/bluezone0_carry_0[1]
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.301     5.036 r  stuffISee/Vert/count3to7/bluezone0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.036    catcher/position/bluezone0_carry__0_1[1]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.586 r  catcher/position/bluezone0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.586    catcher/position/bluezone0_carry_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.743 r  catcher/position/bluezone0_carry__0/CO[1]
                         net (fo=2, routed)           1.384     7.127    catcher/position/winner/notag_i_2_1[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.329     7.456 r  catcher/position/winner/notag_i_4/O
                         net (fo=1, routed)           0.433     7.889    catcher/position/winner/notag_i_4_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  catcher/position/winner/notag_i_2/O
                         net (fo=23, routed)          1.605     9.618    bird7/position/netblue
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  bird7/position/flip4_i_5__15/O
                         net (fo=1, routed)           0.855    10.596    bird7/position/bird7tag
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  bird7/position/flip4_i_3__21/O
                         net (fo=6, routed)           1.000    11.720    bird7/position/compressTag
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.116    11.836 r  bird7/position/flip4_i_1__21/O
                         net (fo=5, routed)           0.340    12.177    birdCounter/ce
    SLICE_X36Y28         FDRE                                         r  birdCounter/flip3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.433    38.438    birdCounter/clk_out
    SLICE_X36Y28         FDRE                                         r  birdCounter/flip3/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X36Y28         FDRE (Setup_fdre_C_CE)      -0.409    38.498    birdCounter/flip3
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 26.322    

Slack (MET) :             26.489ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.993ns  (logic 2.983ns (22.958%)  route 10.010ns (77.042%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.563    -0.949    funStates/clk_out
    SLICE_X36Y9          FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  funStates/s0/Q
                         net (fo=700, routed)         3.403     2.910    catcher/Vertical/count0to2/led_OBUF[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.034 r  catcher/Vertical/count0to2/bluezone0_carry_i_22/O
                         net (fo=1, routed)           0.000     3.034    catcher/Vertical/count0to2/bluezone0_carry_i_22_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.612 r  catcher/Vertical/count0to2/bluezone0_carry_i_10/O[2]
                         net (fo=2, routed)           1.122     4.735    stuffISee/Vert/count3to7/bluezone0_carry_0[1]
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.301     5.036 r  stuffISee/Vert/count3to7/bluezone0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.036    catcher/position/bluezone0_carry__0_1[1]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.586 r  catcher/position/bluezone0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.586    catcher/position/bluezone0_carry_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.743 r  catcher/position/bluezone0_carry__0/CO[1]
                         net (fo=2, routed)           1.384     7.127    catcher/position/winner/notag_i_2_1[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.329     7.456 r  catcher/position/winner/notag_i_4/O
                         net (fo=1, routed)           0.433     7.889    catcher/position/winner/notag_i_4_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  catcher/position/winner/notag_i_2/O
                         net (fo=23, routed)          1.605     9.618    bird7/position/netblue
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  bird7/position/flip4_i_5__15/O
                         net (fo=1, routed)           0.855    10.596    bird7/position/bird7tag
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  bird7/position/flip4_i_3__21/O
                         net (fo=6, routed)           1.000    11.720    bird7/position/compressTag
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.116    11.836 r  bird7/position/flip4_i_1__21/O
                         net (fo=5, routed)           0.209    12.045    birdCounter/ce
    SLICE_X38Y28         FDRE                                         r  birdCounter/flip0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.433    38.438    birdCounter/clk_out
    SLICE_X38Y28         FDRE                                         r  birdCounter/flip0/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X38Y28         FDRE (Setup_fdre_C_CE)      -0.373    38.534    birdCounter/flip0
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                 26.489    

Slack (MET) :             26.489ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.993ns  (logic 2.983ns (22.958%)  route 10.010ns (77.042%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.563    -0.949    funStates/clk_out
    SLICE_X36Y9          FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  funStates/s0/Q
                         net (fo=700, routed)         3.403     2.910    catcher/Vertical/count0to2/led_OBUF[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.034 r  catcher/Vertical/count0to2/bluezone0_carry_i_22/O
                         net (fo=1, routed)           0.000     3.034    catcher/Vertical/count0to2/bluezone0_carry_i_22_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.612 r  catcher/Vertical/count0to2/bluezone0_carry_i_10/O[2]
                         net (fo=2, routed)           1.122     4.735    stuffISee/Vert/count3to7/bluezone0_carry_0[1]
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.301     5.036 r  stuffISee/Vert/count3to7/bluezone0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.036    catcher/position/bluezone0_carry__0_1[1]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.586 r  catcher/position/bluezone0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.586    catcher/position/bluezone0_carry_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.743 r  catcher/position/bluezone0_carry__0/CO[1]
                         net (fo=2, routed)           1.384     7.127    catcher/position/winner/notag_i_2_1[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.329     7.456 r  catcher/position/winner/notag_i_4/O
                         net (fo=1, routed)           0.433     7.889    catcher/position/winner/notag_i_4_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  catcher/position/winner/notag_i_2/O
                         net (fo=23, routed)          1.605     9.618    bird7/position/netblue
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  bird7/position/flip4_i_5__15/O
                         net (fo=1, routed)           0.855    10.596    bird7/position/bird7tag
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  bird7/position/flip4_i_3__21/O
                         net (fo=6, routed)           1.000    11.720    bird7/position/compressTag
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.116    11.836 r  bird7/position/flip4_i_1__21/O
                         net (fo=5, routed)           0.209    12.045    birdCounter/ce
    SLICE_X38Y28         FDRE                                         r  birdCounter/flip4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.433    38.438    birdCounter/clk_out
    SLICE_X38Y28         FDRE                                         r  birdCounter/flip4/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X38Y28         FDRE (Setup_fdre_C_CE)      -0.373    38.534    birdCounter/flip4
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                 26.489    

Slack (MET) :             26.568ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.318ns  (logic 2.991ns (22.458%)  route 10.327ns (77.542%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.563    -0.949    funStates/clk_out
    SLICE_X36Y9          FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  funStates/s0/Q
                         net (fo=700, routed)         3.403     2.910    catcher/Vertical/count0to2/led_OBUF[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.034 r  catcher/Vertical/count0to2/bluezone0_carry_i_22/O
                         net (fo=1, routed)           0.000     3.034    catcher/Vertical/count0to2/bluezone0_carry_i_22_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.612 r  catcher/Vertical/count0to2/bluezone0_carry_i_10/O[2]
                         net (fo=2, routed)           1.122     4.735    stuffISee/Vert/count3to7/bluezone0_carry_0[1]
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.301     5.036 r  stuffISee/Vert/count3to7/bluezone0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.036    catcher/position/bluezone0_carry__0_1[1]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.586 r  catcher/position/bluezone0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.586    catcher/position/bluezone0_carry_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.743 r  catcher/position/bluezone0_carry__0/CO[1]
                         net (fo=2, routed)           1.384     7.127    catcher/position/winner/notag_i_2_1[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.329     7.456 r  catcher/position/winner/notag_i_4/O
                         net (fo=1, routed)           0.433     7.889    catcher/position/winner/notag_i_4_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  catcher/position/winner/notag_i_2/O
                         net (fo=23, routed)          1.605     9.618    bird7/position/netblue
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  bird7/position/flip4_i_5__15/O
                         net (fo=1, routed)           0.855    10.596    bird7/position/bird7tag
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  bird7/position/flip4_i_3__21/O
                         net (fo=6, routed)           1.526    12.246    birdCounter/compressTag
    SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.370 r  birdCounter/flip3_i_1__19/O
                         net (fo=1, routed)           0.000    12.370    birdCounter/flip3_i_1__19_n_0
    SLICE_X36Y28         FDRE                                         r  birdCounter/flip3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.433    38.438    birdCounter/clk_out
    SLICE_X36Y28         FDRE                                         r  birdCounter/flip3/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.031    38.938    birdCounter/flip3
  -------------------------------------------------------------------
                         required time                         38.938    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                 26.568    

Slack (MET) :             26.781ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.104ns  (logic 2.991ns (22.825%)  route 10.113ns (77.174%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.563    -0.949    funStates/clk_out
    SLICE_X36Y9          FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  funStates/s0/Q
                         net (fo=700, routed)         3.403     2.910    catcher/Vertical/count0to2/led_OBUF[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.034 r  catcher/Vertical/count0to2/bluezone0_carry_i_22/O
                         net (fo=1, routed)           0.000     3.034    catcher/Vertical/count0to2/bluezone0_carry_i_22_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.612 r  catcher/Vertical/count0to2/bluezone0_carry_i_10/O[2]
                         net (fo=2, routed)           1.122     4.735    stuffISee/Vert/count3to7/bluezone0_carry_0[1]
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.301     5.036 r  stuffISee/Vert/count3to7/bluezone0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.036    catcher/position/bluezone0_carry__0_1[1]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.586 r  catcher/position/bluezone0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.586    catcher/position/bluezone0_carry_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.743 r  catcher/position/bluezone0_carry__0/CO[1]
                         net (fo=2, routed)           1.384     7.127    catcher/position/winner/notag_i_2_1[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.329     7.456 r  catcher/position/winner/notag_i_4/O
                         net (fo=1, routed)           0.433     7.889    catcher/position/winner/notag_i_4_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  catcher/position/winner/notag_i_2/O
                         net (fo=23, routed)          1.605     9.618    bird7/position/netblue
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  bird7/position/flip4_i_5__15/O
                         net (fo=1, routed)           0.855    10.596    bird7/position/bird7tag
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  bird7/position/flip4_i_3__21/O
                         net (fo=6, routed)           1.311    12.031    birdCounter/compressTag
    SLICE_X36Y28         LUT4 (Prop_lut4_I0_O)        0.124    12.155 r  birdCounter/flip1_i_1__28/O
                         net (fo=1, routed)           0.000    12.155    birdCounter/flip1_i_1__28_n_0
    SLICE_X36Y28         FDRE                                         r  birdCounter/flip1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.433    38.438    birdCounter/clk_out
    SLICE_X36Y28         FDRE                                         r  birdCounter/flip1/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.029    38.936    birdCounter/flip1
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                 26.781    

Slack (MET) :             26.801ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.130ns  (logic 3.017ns (22.978%)  route 10.113ns (77.022%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.563    -0.949    funStates/clk_out
    SLICE_X36Y9          FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  funStates/s0/Q
                         net (fo=700, routed)         3.403     2.910    catcher/Vertical/count0to2/led_OBUF[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.034 r  catcher/Vertical/count0to2/bluezone0_carry_i_22/O
                         net (fo=1, routed)           0.000     3.034    catcher/Vertical/count0to2/bluezone0_carry_i_22_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.612 r  catcher/Vertical/count0to2/bluezone0_carry_i_10/O[2]
                         net (fo=2, routed)           1.122     4.735    stuffISee/Vert/count3to7/bluezone0_carry_0[1]
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.301     5.036 r  stuffISee/Vert/count3to7/bluezone0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.036    catcher/position/bluezone0_carry__0_1[1]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.586 r  catcher/position/bluezone0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.586    catcher/position/bluezone0_carry_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.743 r  catcher/position/bluezone0_carry__0/CO[1]
                         net (fo=2, routed)           1.384     7.127    catcher/position/winner/notag_i_2_1[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.329     7.456 r  catcher/position/winner/notag_i_4/O
                         net (fo=1, routed)           0.433     7.889    catcher/position/winner/notag_i_4_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  catcher/position/winner/notag_i_2/O
                         net (fo=23, routed)          1.605     9.618    bird7/position/netblue
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  bird7/position/flip4_i_5__15/O
                         net (fo=1, routed)           0.855    10.596    bird7/position/bird7tag
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  bird7/position/flip4_i_3__21/O
                         net (fo=6, routed)           1.311    12.031    birdCounter/compressTag
    SLICE_X36Y28         LUT5 (Prop_lut5_I1_O)        0.150    12.181 r  birdCounter/flip2_i_1__50/O
                         net (fo=1, routed)           0.000    12.181    birdCounter/flip2_i_1__50_n_0
    SLICE_X36Y28         FDRE                                         r  birdCounter/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.433    38.438    birdCounter/clk_out
    SLICE_X36Y28         FDRE                                         r  birdCounter/flip2/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.075    38.982    birdCounter/flip2
  -------------------------------------------------------------------
                         required time                         38.982    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                 26.801    

Slack (MET) :             26.900ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.037ns  (logic 2.991ns (22.943%)  route 10.046ns (77.057%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.563    -0.949    funStates/clk_out
    SLICE_X36Y9          FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  funStates/s0/Q
                         net (fo=700, routed)         3.403     2.910    catcher/Vertical/count0to2/led_OBUF[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.034 r  catcher/Vertical/count0to2/bluezone0_carry_i_22/O
                         net (fo=1, routed)           0.000     3.034    catcher/Vertical/count0to2/bluezone0_carry_i_22_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.612 r  catcher/Vertical/count0to2/bluezone0_carry_i_10/O[2]
                         net (fo=2, routed)           1.122     4.735    stuffISee/Vert/count3to7/bluezone0_carry_0[1]
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.301     5.036 r  stuffISee/Vert/count3to7/bluezone0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.036    catcher/position/bluezone0_carry__0_1[1]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.586 r  catcher/position/bluezone0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.586    catcher/position/bluezone0_carry_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.743 r  catcher/position/bluezone0_carry__0/CO[1]
                         net (fo=2, routed)           1.384     7.127    catcher/position/winner/notag_i_2_1[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.329     7.456 r  catcher/position/winner/notag_i_4/O
                         net (fo=1, routed)           0.433     7.889    catcher/position/winner/notag_i_4_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  catcher/position/winner/notag_i_2/O
                         net (fo=23, routed)          1.605     9.618    bird7/position/netblue
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  bird7/position/flip4_i_5__15/O
                         net (fo=1, routed)           0.855    10.596    bird7/position/bird7tag
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  bird7/position/flip4_i_3__21/O
                         net (fo=6, routed)           1.244    11.964    birdCounter/compressTag
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.088 r  birdCounter/flip4_i_2__16/O
                         net (fo=1, routed)           0.000    12.088    birdCounter/flip4_i_2__16_n_0
    SLICE_X38Y28         FDRE                                         r  birdCounter/flip4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.433    38.438    birdCounter/clk_out
    SLICE_X38Y28         FDRE                                         r  birdCounter/flip4/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)        0.081    38.988    birdCounter/flip4
  -------------------------------------------------------------------
                         required time                         38.988    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                 26.900    

Slack (MET) :             27.140ns  (required time - arrival time)
  Source:                 funStates/s0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            birdCounter/flip0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 2.991ns (23.381%)  route 9.802ns (76.619%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.563    -0.949    funStates/clk_out
    SLICE_X36Y9          FDRE                                         r  funStates/s0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  funStates/s0/Q
                         net (fo=700, routed)         3.403     2.910    catcher/Vertical/count0to2/led_OBUF[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.034 r  catcher/Vertical/count0to2/bluezone0_carry_i_22/O
                         net (fo=1, routed)           0.000     3.034    catcher/Vertical/count0to2/bluezone0_carry_i_22_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.612 r  catcher/Vertical/count0to2/bluezone0_carry_i_10/O[2]
                         net (fo=2, routed)           1.122     4.735    stuffISee/Vert/count3to7/bluezone0_carry_0[1]
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.301     5.036 r  stuffISee/Vert/count3to7/bluezone0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.036    catcher/position/bluezone0_carry__0_1[1]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.586 r  catcher/position/bluezone0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.586    catcher/position/bluezone0_carry_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.743 r  catcher/position/bluezone0_carry__0/CO[1]
                         net (fo=2, routed)           1.384     7.127    catcher/position/winner/notag_i_2_1[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.329     7.456 r  catcher/position/winner/notag_i_4/O
                         net (fo=1, routed)           0.433     7.889    catcher/position/winner/notag_i_4_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  catcher/position/winner/notag_i_2/O
                         net (fo=23, routed)          1.605     9.618    bird7/position/netblue
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  bird7/position/flip4_i_5__15/O
                         net (fo=1, routed)           0.855    10.596    bird7/position/bird7tag
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.720 r  bird7/position/flip4_i_3__21/O
                         net (fo=6, routed)           1.000    11.720    bird7/position/compressTag
    SLICE_X38Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.844 r  bird7/position/flip0_i_1__62/O
                         net (fo=1, routed)           0.000    11.844    birdCounter/out_0
    SLICE_X38Y28         FDRE                                         r  birdCounter/flip0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         1.433    38.438    birdCounter/clk_out
    SLICE_X38Y28         FDRE                                         r  birdCounter/flip0/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)        0.077    38.984    birdCounter/flip0
  -------------------------------------------------------------------
                         required time                         38.984    
                         arrival time                         -11.844    
  -------------------------------------------------------------------
                         slack                                 27.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bird6/s1to4[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird6/Horizontal/count0to2/flip0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.748%)  route 0.282ns (60.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.558    -0.623    bird6/clk_out
    SLICE_X36Y16         FDRE                                         r  bird6/s1to4[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  bird6/s1to4[1]/Q
                         net (fo=14, routed)          0.282    -0.200    bird6/Horizontal/count0to2/Q[0]
    SLICE_X35Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.155 r  bird6/Horizontal/count0to2/flip0_i_1__38/O
                         net (fo=1, routed)           0.000    -0.155    bird6/Horizontal/count0to2/out_0
    SLICE_X35Y17         FDRE                                         r  bird6/Horizontal/count0to2/flip0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.823    -0.867    bird6/Horizontal/count0to2/clk_out
    SLICE_X35Y17         FDRE                                         r  bird6/Horizontal/count0to2/flip0/C
                         clock pessimism              0.503    -0.363    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.091    -0.272    bird6/Horizontal/count0to2/flip0
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bird6/s1to4[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird6/Vertical/count0to2/flip0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.233%)  route 0.300ns (61.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.557    -0.624    bird6/clk_out
    SLICE_X36Y17         FDRE                                         r  bird6/s1to4[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  bird6/s1to4[2]/Q
                         net (fo=13, routed)          0.300    -0.183    bird6/Vertical/count0to2/Q[1]
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.138 r  bird6/Vertical/count0to2/flip0_i_1__43/O
                         net (fo=1, routed)           0.000    -0.138    bird6/Vertical/count0to2/out_0_0
    SLICE_X32Y16         FDRE                                         r  bird6/Vertical/count0to2/flip0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.825    -0.865    bird6/Vertical/count0to2/clk_out
    SLICE_X32Y16         FDRE                                         r  bird6/Vertical/count0to2/flip0/C
                         clock pessimism              0.503    -0.361    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.091    -0.270    bird6/Vertical/count0to2/flip0
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bird8/s1to4[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird8/Horizontal/count0to2/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.562%)  route 0.276ns (54.438%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.561    -0.620    bird8/clk_out
    SLICE_X37Y10         FDRE                                         r  bird8/s1to4[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bird8/s1to4[1]/Q
                         net (fo=14, routed)          0.120    -0.359    bird8/Horizontal/count0to2/Q[0]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.045    -0.314 r  bird8/Horizontal/count0to2/flip2_i_4__22/O
                         net (fo=2, routed)           0.156    -0.158    bird8/Horizontal/count0to2/Dw0
    SLICE_X35Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.113 r  bird8/Horizontal/count0to2/flip2_i_2__34/O
                         net (fo=1, routed)           0.000    -0.113    bird8/Horizontal/count0to2/flip2_i_2__34_n_0
    SLICE_X35Y10         FDRE                                         r  bird8/Horizontal/count0to2/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.829    -0.861    bird8/Horizontal/count0to2/clk_out
    SLICE_X35Y10         FDRE                                         r  bird8/Horizontal/count0to2/flip2/C
                         clock pessimism              0.503    -0.357    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.092    -0.265    bird8/Horizontal/count0to2/flip2
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bird7/Vertical/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird7/Vertical/count3to7/flip1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.507%)  route 0.277ns (54.493%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.563    -0.618    bird7/Vertical/count0to2/clk_out
    SLICE_X36Y6          FDRE                                         r  bird7/Vertical/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  bird7/Vertical/count0to2/flip2/Q
                         net (fo=11, routed)          0.102    -0.376    bird7/Vertical/count0to2/flip2_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.045    -0.331 r  bird7/Vertical/count0to2/flip4_i_4__17/O
                         net (fo=8, routed)           0.175    -0.156    bird7/Vertical/count3to7/Dw03_out
    SLICE_X35Y6          LUT5 (Prop_lut5_I1_O)        0.045    -0.111 r  bird7/Vertical/count3to7/flip1_i_1__57/O
                         net (fo=1, routed)           0.000    -0.111    bird7/Vertical/count3to7/flip1_i_1__57_n_0
    SLICE_X35Y6          FDRE                                         r  bird7/Vertical/count3to7/flip1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.831    -0.859    bird7/Vertical/count3to7/clk_out
    SLICE_X35Y6          FDRE                                         r  bird7/Vertical/count3to7/flip1/C
                         clock pessimism              0.503    -0.355    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.092    -0.263    bird7/Vertical/count3to7/flip1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bird7/Vertical/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird7/Vertical/count3to7/flip0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.597%)  route 0.276ns (54.403%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.563    -0.618    bird7/Vertical/count0to2/clk_out
    SLICE_X36Y6          FDRE                                         r  bird7/Vertical/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  bird7/Vertical/count0to2/flip2/Q
                         net (fo=11, routed)          0.102    -0.376    bird7/Vertical/count0to2/flip2_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.045    -0.331 r  bird7/Vertical/count0to2/flip4_i_4__17/O
                         net (fo=8, routed)           0.174    -0.157    bird7/Vertical/count0to2/Dw03_out
    SLICE_X35Y6          LUT4 (Prop_lut4_I2_O)        0.045    -0.112 r  bird7/Vertical/count0to2/flip0_i_1__48/O
                         net (fo=1, routed)           0.000    -0.112    bird7/Vertical/count3to7/out_0_1
    SLICE_X35Y6          FDRE                                         r  bird7/Vertical/count3to7/flip0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.831    -0.859    bird7/Vertical/count3to7/clk_out
    SLICE_X35Y6          FDRE                                         r  bird7/Vertical/count3to7/flip0/C
                         clock pessimism              0.503    -0.355    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.091    -0.264    bird7/Vertical/count3to7/flip0
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 bird8/Horizontal/count3to7/flip1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird8/Horizontal/count3to7/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.560    -0.621    bird8/Horizontal/count3to7/clk_out
    SLICE_X35Y11         FDRE                                         r  bird8/Horizontal/count3to7/flip1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  bird8/Horizontal/count3to7/flip1/Q
                         net (fo=16, routed)          0.121    -0.359    bird8/Horizontal/count3to7/flip1_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.045    -0.314 r  bird8/Horizontal/count3to7/flip2_i_1__41/O
                         net (fo=1, routed)           0.000    -0.314    bird8/Horizontal/count3to7/out_2
    SLICE_X34Y11         FDRE                                         r  bird8/Horizontal/count3to7/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.829    -0.861    bird8/Horizontal/count3to7/clk_out
    SLICE_X34Y11         FDRE                                         r  bird8/Horizontal/count3to7/flip2/C
                         clock pessimism              0.252    -0.608    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.120    -0.488    bird8/Horizontal/count3to7/flip2
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 seconds/count3to7/flip0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seconds/count0to2/flip0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.553    -0.628    seconds/count3to7/clk
    SLICE_X35Y29         FDRE                                         r  seconds/count3to7/flip0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  seconds/count3to7/flip0/Q
                         net (fo=10, routed)          0.124    -0.364    seconds/count3to7/flip0_0[0]
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.319 r  seconds/count3to7/flip0_i_1__56/O
                         net (fo=1, routed)           0.000    -0.319    seconds/count0to2/out_0_0
    SLICE_X34Y29         FDRE                                         r  seconds/count0to2/flip0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.820    -0.870    seconds/count0to2/clk
    SLICE_X34Y29         FDRE                                         r  seconds/count0to2/flip0/C
                         clock pessimism              0.254    -0.615    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.120    -0.495    seconds/count0to2/flip0
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bird4/Horizontal/count8to12/flip1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird4/Horizontal/count8to12/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.052%)  route 0.129ns (40.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.565    -0.616    bird4/Horizontal/count8to12/clk_out
    SLICE_X51Y9          FDRE                                         r  bird4/Horizontal/count8to12/flip1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bird4/Horizontal/count8to12/flip1/Q
                         net (fo=10, routed)          0.129    -0.346    bird4/Horizontal/count8to12/flip1_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.301 r  bird4/Horizontal/count8to12/flip2_i_2__22/O
                         net (fo=1, routed)           0.000    -0.301    bird4/Horizontal/count8to12/flip2_i_2__22_n_0
    SLICE_X50Y9          FDRE                                         r  bird4/Horizontal/count8to12/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.836    -0.854    bird4/Horizontal/count8to12/clk_out
    SLICE_X50Y9          FDRE                                         r  bird4/Horizontal/count8to12/flip2/C
                         clock pessimism              0.250    -0.603    
    SLICE_X50Y9          FDRE (Hold_fdre_C_D)         0.121    -0.482    bird4/Horizontal/count8to12/flip2
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 bird6/s1to4[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird6/Horizontal/count0to2/flip0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.988%)  route 0.218ns (54.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.557    -0.624    bird6/clk_out
    SLICE_X36Y17         FDRE                                         r  bird6/s1to4[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  bird6/s1to4[2]/Q
                         net (fo=13, routed)          0.163    -0.321    bird6/Horizontal/count0to2/Q[1]
    SLICE_X34Y17         LUT6 (Prop_lut6_I4_O)        0.045    -0.276 r  bird6/Horizontal/count0to2/flip2_i_1__32/O
                         net (fo=3, routed)           0.056    -0.220    bird6/Horizontal/count0to2/ce_0
    SLICE_X35Y17         FDRE                                         r  bird6/Horizontal/count0to2/flip0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.823    -0.867    bird6/Horizontal/count0to2/clk_out
    SLICE_X35Y17         FDRE                                         r  bird6/Horizontal/count0to2/flip0/C
                         clock pessimism              0.503    -0.363    
    SLICE_X35Y17         FDRE (Hold_fdre_C_CE)       -0.039    -0.402    bird6/Horizontal/count0to2/flip0
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 bird6/s1to4[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird6/Horizontal/count0to2/flip1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.988%)  route 0.218ns (54.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.557    -0.624    bird6/clk_out
    SLICE_X36Y17         FDRE                                         r  bird6/s1to4[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  bird6/s1to4[2]/Q
                         net (fo=13, routed)          0.163    -0.321    bird6/Horizontal/count0to2/Q[1]
    SLICE_X34Y17         LUT6 (Prop_lut6_I4_O)        0.045    -0.276 r  bird6/Horizontal/count0to2/flip2_i_1__32/O
                         net (fo=3, routed)           0.056    -0.220    bird6/Horizontal/count0to2/ce_0
    SLICE_X35Y17         FDRE                                         r  bird6/Horizontal/count0to2/flip1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=361, routed)         0.823    -0.867    bird6/Horizontal/count0to2/clk_out
    SLICE_X35Y17         FDRE                                         r  bird6/Horizontal/count0to2/flip1/C
                         clock pessimism              0.503    -0.363    
    SLICE_X35Y17         FDRE (Hold_fdre_C_CE)       -0.039    -0.402    bird6/Horizontal/count0to2/flip1
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y16     bird1/Horizontal/count0to2/flip0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y16     bird1/Horizontal/count0to2/flip1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y16     bird1/Horizontal/count0to2/flip2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y26     bird3/Horizontal/count3to7/flip0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y26     bird3/Horizontal/count3to7/flip1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y8      bird4/Horizontal/count3to7/flip0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y8      bird4/Horizontal/count3to7/flip1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y7      bird4/Horizontal/count3to7/flip2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y19     bird2/Horizontal/count3to7/flip1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y28     bird3/Horizontal/count8to12/flip1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y28     bird3/Horizontal/count8to12/flip2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y28     timer/count3to7/flip3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y28     birdCounter/flip0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y28     birdCounter/flip1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y28     birdCounter/flip2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y28     birdCounter/flip3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y28     birdCounter/flip4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y16     bird1/Horizontal/count0to2/flip0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y16     bird1/Horizontal/count0to2/flip0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y16     bird1/Horizontal/count0to2/flip1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y16     bird1/Horizontal/count0to2/flip2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26     bird3/Horizontal/count3to7/flip0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26     bird3/Horizontal/count3to7/flip0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26     bird3/Horizontal/count3to7/flip1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y26     bird3/Horizontal/count3to7/flip1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y8      bird4/Horizontal/count3to7/flip0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y8      bird4/Horizontal/count3to7/flip1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y7      bird4/Horizontal/count3to7/flip2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



