#
#
# Linked PDK packages in /home/ics15/ICS_ADC_PROJECT_26/SAR_XFAB_TEMPLATE/.xkit/20260128_104609
#
# This file can be used to recreate the PDK setup with the defined package versions,
# using the following command:
#
# xkit --setversion /home/ics15/ICS_ADC_PROJECT_26/SAR_XFAB_TEMPLATE/.xkit/20260128_104609.setup
#
# The PDK packages are installed at the following X_DIR location ($X_DIR):
# /usr/local/XFAB
#
$X_DIR/xx018/cadence/v3_0/pvs/v3_0_1
$X_DIR/xh018/analoglibs/A_CELLS_1V8/v2_3/data_book/v2_3_0
$X_DIR/xh018/analoglibs/A_CELLS_3V3/v2_2/data_book/v2_2_0
$X_DIR/xh018/analoglibs/A_CELLS_VLP/v1_2/data_book/v1_2_0
$X_DIR/xh018/analoglibs/GATES_PCELL/v2_2/cadence_IC61/v2_2_1
$X_DIR/xh018/analoglibs/HallKit/v2_0/cadence_IC61/v2_0_1
$X_DIR/xh018/cadence/PDK_addon/IC61/ChipPeriphery/v2_5_1
$X_DIR/xh018/cadence/v10_1/PDK/IC61/v10_1_1
$X_DIR/xh018/cadence/v10_1/QRC_assura/v10_1_1
$X_DIR/xh018/cadence/v10_1/QRC_pvs/v10_1_1
$X_DIR/xh018/cadence/v10_1/assura/v10_1_1
$X_DIR/xh018/cadence/v10_1/pvs/v10_1_1
$X_DIR/xh018/cadence/v10_1/spectre/v10_1_1
$X_DIR/xh018/cadence/v8_0/capTbl/v8_0_1
$X_DIR/xh018/cadence/v8_0/techLEF/v8_0_1_1
$X_DIR/xh018/cadence/v9_0/power_grid_voltus/v9_0_1
$X_DIR/xh018/diglibs/D_CELLS_3V/v2_1/LEF/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_3V/v2_1/cadence_IC61/v2_1_1_1
$X_DIR/xh018/diglibs/D_CELLS_3V/v2_1/data_book/v2_1_2
$X_DIR/xh018/diglibs/D_CELLS_3V/v2_1/data_sheet/v2_1_2
$X_DIR/xh018/diglibs/D_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_3V/v2_1/power_grid_voltus/v2_1_1
$X_DIR/xh018/diglibs/D_CELLS_3V/v2_1/verilog/v2_1_0
$X_DIR/xh018/diglibs/D_CELLS_HD/v5_0/LEF/v5_0_0
$X_DIR/xh018/diglibs/D_CELLS_HD/v5_0/cadence_IC61/v5_0_0
$X_DIR/xh018/diglibs/D_CELLS_HD/v5_0/data_book/v5_0_0
$X_DIR/xh018/diglibs/D_CELLS_HD/v5_0/data_sheet/v5_0_0
$X_DIR/xh018/diglibs/D_CELLS_HD/v5_0/liberty_LPMOS/v5_0_0
$X_DIR/xh018/diglibs/D_CELLS_HD/v5_0/power_grid_voltus/v5_0_0
$X_DIR/xh018/diglibs/D_CELLS_HD/v5_0/verilog/v5_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLL/v3_0/LEF/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLL/v3_0/cadence_IC61/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLL/v3_0/data_book/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLL/v3_0/data_sheet/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLL/v3_0/liberty_LPMOS/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLL/v3_0/power_grid_voltus/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLL/v3_0/verilog/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLVT/v1_0/LEF/v1_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLVT/v1_0/cadence_IC61/v1_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLVT/v1_0/data_book/v1_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLVT/v1_0/data_sheet/v1_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLVT/v1_0/liberty_LVT/v1_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLVT/v1_0/power_grid_voltus/v1_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDLVT/v1_0/verilog/v1_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDMV/v2_2/LEF/v2_2_0
$X_DIR/xh018/diglibs/D_CELLS_HDMV/v2_2/cadence_IC61/v2_2_0
$X_DIR/xh018/diglibs/D_CELLS_HDMV/v2_2/data_book/v2_2_0
$X_DIR/xh018/diglibs/D_CELLS_HDMV/v2_2/data_sheet/v2_2_0
$X_DIR/xh018/diglibs/D_CELLS_HDMV/v2_2/liberty_LPMOS/v2_2_0
$X_DIR/xh018/diglibs/D_CELLS_HDMV/v2_2/verilog/v2_2_0
$X_DIR/xh018/diglibs/D_CELLS_HDSVT/v3_0/LEF/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDSVT/v3_0/cadence_IC61/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDSVT/v3_0/data_book/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDSVT/v3_0/data_sheet/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDSVT/v3_0/liberty_SVT/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDSVT/v3_0/power_grid_voltus/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_HDSVT/v3_0/verilog/v3_0_0
$X_DIR/xh018/diglibs/D_CELLS_M3V/v2_0/LEF/v2_0_1
$X_DIR/xh018/diglibs/D_CELLS_M3V/v2_0/cadence_IC61/v2_0_2
$X_DIR/xh018/diglibs/D_CELLS_M3V/v2_0/dc_shell_symb/v2_0_1
$X_DIR/xh018/diglibs/D_CELLS_M3V/v2_0/gds_cdl/v2_0_1
$X_DIR/xh018/diglibs/D_CELLS_M3V/v2_0/liberty_LPMOS/v2_0_0
$X_DIR/xh018/diglibs/D_CELLS_M3V/v2_0/verilog/v2_0_0
$X_DIR/xh018/diglibs/GATES/v1_1/cadence_IC61/v1_1_1
$X_DIR/xh018/diglibs/GATES_3V/v2_1/cadence_IC61/v2_1_1
$X_DIR/xh018/diglibs/GATES_HD/v1_1/cadence_IC61/v1_1_1
$X_DIR/xh018/diglibs/GATES_LVT/v1_0/cadence_IC61/v1_0_0
$X_DIR/xh018/diglibs/GATES_SVT/v2_0/cadence_IC61/v2_0_1
$X_DIR/xh018/diglibs/IO_CELLS_3V/v2_2/LEF/v2_2_0
$X_DIR/xh018/diglibs/IO_CELLS_3V/v2_2/cadence_IC61/v2_2_0
$X_DIR/xh018/diglibs/IO_CELLS_3V/v2_2/data_book/v2_2_0
$X_DIR/xh018/diglibs/IO_CELLS_3V/v2_2/dc_shell_symb/v2_2_0
$X_DIR/xh018/diglibs/IO_CELLS_3V/v2_2/gds_cdl/v2_2_0
$X_DIR/xh018/diglibs/IO_CELLS_3V/v2_2/liberty_LPMOS/v2_2_0
$X_DIR/xh018/diglibs/IO_CELLS_3V/v2_2/verilog/v2_2_0
$X_DIR/xh018/diglibs/IO_CELLS_C1V8/v1_1/LEF/v1_1_2
$X_DIR/xh018/diglibs/IO_CELLS_C1V8/v1_1/cadence_IC61/v1_1_2
$X_DIR/xh018/diglibs/IO_CELLS_C1V8/v1_1/data_book/v1_1_0
$X_DIR/xh018/diglibs/IO_CELLS_C1V8/v1_1/liberty_LPMOS/v1_1_0
$X_DIR/xh018/diglibs/IO_CELLS_C1V8/v1_1/verilog/v1_1_0_1
$X_DIR/xh018/diglibs/IO_CELLS_C3V/v1_2/LEF/v1_2_2
$X_DIR/xh018/diglibs/IO_CELLS_C3V/v1_2/cadence_IC61/v1_2_2
$X_DIR/xh018/diglibs/IO_CELLS_C3V/v1_2/data_book/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_C3V/v1_2/dc_shell_symb/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_C3V/v1_2/gds_cdl/v1_2_2
$X_DIR/xh018/diglibs/IO_CELLS_C3V/v1_2/liberty_CPF_LPMOS/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_C3V/v1_2/liberty_LPMOS/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_C3V/v1_2/liberty_UPF_LPMOS/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_C3V/v1_2/verilog/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_F3V/v2_2/LEF/v2_2_1
$X_DIR/xh018/diglibs/IO_CELLS_F3V/v2_2/cadence_IC61/v2_2_1
$X_DIR/xh018/diglibs/IO_CELLS_F3V/v2_2/data_book/v2_2_0
$X_DIR/xh018/diglibs/IO_CELLS_F3V/v2_2/liberty_LPMOS/v2_2_0
$X_DIR/xh018/diglibs/IO_CELLS_F3V/v2_2/verilog/v2_2_0
$X_DIR/xh018/diglibs/IO_CELLS_FC1V8/v1_1/LEF/v1_1_1
$X_DIR/xh018/diglibs/IO_CELLS_FC1V8/v1_1/cadence_IC61/v1_1_2
$X_DIR/xh018/diglibs/IO_CELLS_FC1V8/v1_1/data_book/v1_1_0
$X_DIR/xh018/diglibs/IO_CELLS_FC1V8/v1_1/liberty_LPMOS/v1_1_0
$X_DIR/xh018/diglibs/IO_CELLS_FC1V8/v1_1/verilog/v1_1_0_1
$X_DIR/xh018/diglibs/IO_CELLS_FC3V/v1_2/LEF/v1_2_1
$X_DIR/xh018/diglibs/IO_CELLS_FC3V/v1_2/cadence_IC61/v1_2_2
$X_DIR/xh018/diglibs/IO_CELLS_FC3V/v1_2/data_book/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_FC3V/v1_2/dc_shell_symb/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_FC3V/v1_2/gds_cdl/v1_2_2
$X_DIR/xh018/diglibs/IO_CELLS_FC3V/v1_2/liberty_CPF_LPMOS/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_FC3V/v1_2/liberty_LPMOS/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_FC3V/v1_2/liberty_UPF_LPMOS/v1_2_0
$X_DIR/xh018/diglibs/IO_CELLS_FC3V/v1_2/verilog/v1_2_0
$X_DIR/xh018/documents/DataSheets/v10_1/PrimitiveDevices/v10_1_1
$X_DIR/xh018/documents/DeviceCharacteristics/v10_0/PrimitiveDevices/v10_0_1
$X_DIR/xh018/esdlibs/HV_CELLS/v4_3/cadence_IC61/v4_3_0
$X_DIR/xh018/synopsys/v8_0/hspice/v8_0_1
$X_DIR/x_all/cadence/PDK_addon/IC61/DFMIMD/v1_1_3
$X_DIR/x_all/cadence/PDK_addon/IC61/TOOLBOX/v1_0_1
$X_DIR/x_all/cadence/xenv/v1_4_1
$X_DIR/x_all/diglibs/Implementation_Guidelines/v1_2/Multibit_Registers/v1_2_2
$X_DIR/x_all/diglibs/VLG_PRIMITIVES/v1_2/cadence_IC61/v1_2_0
$X_DIR/x_all/diglibs/xfab_connectLib/v1_0/cadence_IC61/v1_0_1
$X_DIR/x_all/utilities/XESDC/v2_4/bin/linux_x86_64/v2_4_2
$X_DIR/x_all/utilities/XLIBD/v2_0/bin/linux_x86_64/v2_0_6
