CORE
../../verilog/SVA/followed-by4.sv
--buechi --bdd
^\[main\.p1\] always \(main\.x == 0 #-# 1\): REFUTED$
^\[main\.p2\] \(1 or \(##2 1\)\) #-# main\.x == 2: PROVED$
^\[main\.p3\] \(1 or \(##2 1\)\) #-# main\.x == 0: PROVED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
