
---------- Begin Simulation Statistics ----------
final_tick                                25477548125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    552                       # Simulator instruction rate (inst/s)
host_mem_usage                               10251848                       # Number of bytes of host memory used
host_op_rate                                      564                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29191.15                       # Real time elapsed on the host
host_tick_rate                                 611566                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16101251                       # Number of instructions simulated
sim_ops                                      16476114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017852                       # Number of seconds simulated
sim_ticks                                 17852310625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.931076                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  701370                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               723576                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                976                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8978                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            737155                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10290                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11771                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1481                       # Number of indirect misses.
system.cpu.branchPred.lookups                  814522                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29671                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1186                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4986607                       # Number of instructions committed
system.cpu.committedOps                       5063824                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.071697                       # CPI: cycles per instruction
system.cpu.discardedOps                         22817                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2820893                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            180021                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1314624                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4673250                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325553                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      858                       # number of quiesce instructions executed
system.cpu.numCycles                         15317347                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       858                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3520372     69.52%     69.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2942      0.06%     69.58% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::MemRead                 192082      3.79%     73.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1348428     26.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5063824                       # Class of committed instruction
system.cpu.quiesceCycles                     13246350                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10644097                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1379                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1233922                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              401546                       # Transaction distribution
system.membus.trans_dist::ReadResp             409488                       # Transaction distribution
system.membus.trans_dist::WriteReq             216065                       # Transaction distribution
system.membus.trans_dist::WriteResp            216065                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          603                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7474                       # Transaction distribution
system.membus.trans_dist::ReadExReq               322                       # Transaction distribution
system.membus.trans_dist::ReadExResp              322                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7260                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           683                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       608786                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        608786                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        21591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        21591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1220521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1238239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1217572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1217572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2477402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       464576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       464576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        19541                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       129685                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     38962044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     38962044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39556305                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1843769                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027516                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1842372     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1397      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1843769                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3064995150                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            17856250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20633640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3452375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15451740                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2419650545                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           37325500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3671009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       917752                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4588762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       917752                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3671009                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4588762                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4588762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4588762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9177523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       423936                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       423936                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       816043                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       816043                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14098                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2396162                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2396162                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2479958                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        12892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        19541                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     38338564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     38338564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     39473105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4216193125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3396173065                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2088619000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3671009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2753257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3671009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10095276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3671009                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2753257                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6424266                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3671009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6424266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6424266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     16519542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2753257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6424266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9177523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2753257                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       946656                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3699913                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2753257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9177523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       946656                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12877437                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       400658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       400658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       208128                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       208128                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1198082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1217572                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     38338564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     38962044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       750006                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       750006    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       750006                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1710505875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2211407000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    671158387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18355047                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    689513434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     18355047                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     18375885                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     36730932                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    689513434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     36730932                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    726244365                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     12910592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     44433412                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     25427972                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     43384836                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       403456                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8255489                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       794625                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5283841                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3671009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1758413724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    723188851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3671009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2488944593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1005856574                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1424351869                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2430208443                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3671009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2764270297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2147540719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3671009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4919153035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       464640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       466496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       464640                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       464640                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7260                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7289                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26026883                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       103964                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26130847                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26026883                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26026883                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26026883                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       103964                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26130847                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     25427972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25704316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     12910592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13358912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       397313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              401634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          605                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       201728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             208733                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11033866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1424351869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       946656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3498931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1439831322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2168907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18355047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    723188851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3671009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       917752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            748301566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2168907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29388913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2147540719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3671009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       917752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       946656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3498931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2188132888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    598948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000549781250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          267                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          267                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              723901                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             222596                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      401634                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     208733                       # Number of write requests accepted
system.mem_ctrls.readBursts                    401634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   208733                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     93                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13054                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12949034005                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2007705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23489485255                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32248.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58498.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       313                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   374513                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  194201                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                401632                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               208733                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  354745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    627                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.711185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.236618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.427885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1039      2.50%      2.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1005      2.42%      4.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          797      1.92%      6.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          502      1.21%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          614      1.48%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          572      1.38%     10.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          812      1.95%     12.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          619      1.49%     14.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35603     85.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41563                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1503.973783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1175.319369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            67     25.09%     25.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.37%     25.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           50     18.73%     44.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.37%     44.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          124     46.44%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.75%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           13      4.87%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.37%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.75%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      1.50%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           267                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     781.797753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    490.214489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    412.765736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     11.24%     11.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      1.50%     12.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      4.49%     17.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      3.75%     20.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.37%     21.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.75%     22.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.75%     22.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.12%     23.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.50%     25.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.75%     26.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.37%     26.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      4.12%     30.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          185     69.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           267                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25698624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13359360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25704316                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13358912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1439.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       748.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1439.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    748.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17852232500                       # Total gap between requests
system.mem_ctrls.avgGap                      29248.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     25422020                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     12909568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11033865.819260021672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1424018466.517131805420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 946656.169892853941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3498930.828176758718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2251361.229605537374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18355046.967484638095                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 723131490.997121334076                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3671009.393496927340                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 917752.348374231835                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       397313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          605                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       201728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    178923380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  23244498640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     24051420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42011815                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20449271505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  12007621500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 295619678875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4219047375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    418513500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58092.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58504.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90760.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43044.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33800448.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2345238.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1465437.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4120163.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1634818.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9506420455                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    965580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7381071670                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           858                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9649548.368298                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2449129.198641                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          858    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       709000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11966375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             858                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17198235625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8279312500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2431629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2431629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2431629                       # number of overall hits
system.cpu.icache.overall_hits::total         2431629                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7260                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7260                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7260                       # number of overall misses
system.cpu.icache.overall_misses::total          7260                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    316724375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    316724375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    316724375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    316724375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2438889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2438889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2438889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2438889                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002977                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002977                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002977                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002977                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43625.946970                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43625.946970                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43625.946970                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43625.946970                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7260                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7260                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7260                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7260                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    305351250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    305351250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    305351250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    305351250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002977                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002977                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002977                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002977                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42059.400826                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42059.400826                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42059.400826                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42059.400826                       # average overall mshr miss latency
system.cpu.icache.replacements                   7072                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2431629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2431629                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7260                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7260                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    316724375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    316724375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2438889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2438889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002977                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002977                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43625.946970                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43625.946970                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    305351250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    305351250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42059.400826                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42059.400826                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           469.182363                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1917979                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7072                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            271.207438                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   469.182363                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.916372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.916372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4885037                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4885037                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       314391                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           314391                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       314391                       # number of overall hits
system.cpu.dcache.overall_hits::total          314391                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1302                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1302                       # number of overall misses
system.cpu.dcache.overall_misses::total          1302                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99516125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99516125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99516125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99516125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       315693                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       315693                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       315693                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       315693                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004124                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76433.275730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76433.275730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76433.275730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76433.275730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          603                       # number of writebacks
system.cpu.dcache.writebacks::total               603                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          297                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75177500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75177500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75177500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75177500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     19256625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     19256625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003183                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003183                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74803.482587                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74803.482587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74803.482587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74803.482587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2182.053824                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2182.053824                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1005                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       192628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          192628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          734                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           734                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55385875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55385875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       193362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       193362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003796                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003796                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75457.595368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75457.595368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          888                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          888                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50874875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50874875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     19256625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     19256625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003532                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003532                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74487.371889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74487.371889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21685.388514                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21685.388514                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       121763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         121763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     44130250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     44130250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122331                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122331                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77694.102113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77694.102113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7937                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7937                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24302625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24302625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75473.990683                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75473.990683                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       608786                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       608786                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6356788625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6356788625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10441.745745                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10441.745745                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       108575                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       108575                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       500211                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       500211                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6132621275                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6132621275                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12260.068801                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12260.068801                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.759155                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               25277                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1007                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.101291                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.759155                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6134065                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6134065                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25477548125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                25478043125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    552                       # Simulator instruction rate (inst/s)
host_mem_usage                               10251848                       # Number of bytes of host memory used
host_op_rate                                      564                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29191.24                       # Real time elapsed on the host
host_tick_rate                                 611581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16101260                       # Number of instructions simulated
sim_ops                                      16476129                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017853                       # Number of seconds simulated
sim_ticks                                 17852805625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.930682                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  701372                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               723581                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                977                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8980                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            737156                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10290                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11772                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1482                       # Number of indirect misses.
system.cpu.branchPred.lookups                  814530                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29674                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1186                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4986616                       # Number of instructions committed
system.cpu.committedOps                       5063839                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.071851                       # CPI: cycles per instruction
system.cpu.discardedOps                         22824                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2820913                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            180022                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1314626                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4673976                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325537                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      858                       # number of quiesce instructions executed
system.cpu.numCycles                         15318139                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       858                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3520380     69.52%     69.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2942      0.06%     69.58% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.58% # Class of committed instruction
system.cpu.op_class_0::MemRead                 192088      3.79%     73.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1348428     26.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5063839                       # Class of committed instruction
system.cpu.quiesceCycles                     13246350                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10644163                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1379                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1233931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              401546                       # Transaction distribution
system.membus.trans_dist::ReadResp             409493                       # Transaction distribution
system.membus.trans_dist::WriteReq             216065                       # Transaction distribution
system.membus.trans_dist::WriteResp            216065                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          604                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7478                       # Transaction distribution
system.membus.trans_dist::ReadExReq               322                       # Transaction distribution
system.membus.trans_dist::ReadExResp              322                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           685                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       608786                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        608786                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        21599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        21599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1220527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1238245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1217572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1217572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2477416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       464768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       464768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        19541                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       129877                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     38962044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     38962044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39556689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1843773                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027516                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1842376     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1397      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1843773                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3065004650                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            17856250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20641390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3452375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15463115                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2419650545                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           37340500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3670908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       917727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4588635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       917727                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3670908                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4588635                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4588635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4588635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9177269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       423936                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       423936                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       816043                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       816043                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14098                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2396162                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2396162                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2479958                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        12892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        19541                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     38338564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     38338564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     39473105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4216193125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3396173065                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2088619000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3670908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2753181                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3670908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10094996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3670908                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2753181                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6424088                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3670908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6424088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6424088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     16519084                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2753181                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6424088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9177269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2753181                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       946630                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3699811                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2753181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9177269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       946630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12877080                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       400658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       400658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       208128                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       208128                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1198082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1217572                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     38338564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     38962044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       750006                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       750006    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       750006                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1710505875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2211407000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    671139778                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18354538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    689494316                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     18354538                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     18375375                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     36729913                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    689494316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     36729913                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    726224229                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     12910592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     44433412                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     25427972                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     43384836                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       403456                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8255489                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       794625                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5283841                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3670908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1758364968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    723168799                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3670908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2488875583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1005828685                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1424312376                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2430141061                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3670908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2764193653                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2147481175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3670908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4919016643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       464768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       466624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       464768                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       464768                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7262                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7291                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26033331                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       103961                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26137292                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26033331                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26033331                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26033331                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       103961                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26137292                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     25427972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25704444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     12910592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13358976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       397313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              401636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          606                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       201728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             208734                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11033560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1424312376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       946630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3506004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1439798569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2172432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18354538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    723168799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3670908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       917727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            748284403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2172432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29388098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2147481175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3670908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       917727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       946630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3506004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2188082973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    598948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000549781250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          267                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          267                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              723907                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             222596                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      401636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     208734                       # Number of write requests accepted
system.mem_ctrls.readBursts                    401636                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   208734                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     93                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13054                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12949254130                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2007715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23489757880                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32248.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58498.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       313                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   374514                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  194201                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                401634                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               208734                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  354745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    627                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.630485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.075638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.539726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1041      2.50%      2.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1006      2.42%      4.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          797      1.92%      6.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          503      1.21%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          615      1.48%      9.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          572      1.38%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          812      1.95%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          619      1.49%     14.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35603     85.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41568                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1503.973783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1175.319369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            67     25.09%     25.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.37%     25.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           50     18.73%     44.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.37%     44.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          124     46.44%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.75%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           13      4.87%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.37%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.75%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      1.50%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           267                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     781.797753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    490.214489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    412.765736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     11.24%     11.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      1.50%     12.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      4.49%     17.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      3.75%     20.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.37%     21.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.75%     22.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.75%     22.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.12%     23.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.50%     25.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.75%     26.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.37%     26.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      4.12%     30.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          185     69.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           267                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25698752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13359360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25704444                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13358976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1439.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       748.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1439.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    748.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17852893750                       # Total gap between requests
system.mem_ctrls.avgGap                      29249.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     25422020                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     12909568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11033559.886192958802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1423978983.135318994522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 946629.922208655742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3506003.555673620198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2251298.806710667908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18354538.041972324252                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 723111440.922328472137                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3670907.608394464944                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 917726.902098616236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       397313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          606                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       201728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    178923380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  23244498640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     24051420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42284440                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20449271505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  12007621500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 295619678875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4219047375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    418513500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58092.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58504.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90760.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43235.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33744672.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2345238.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1465437.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4120163.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1634818.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9506420455                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    965790000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7381356670                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           858                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9649548.368298                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2449129.198641                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          858    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       709000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11966375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             858                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17198730625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8279312500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2431642                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2431642                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2431642                       # number of overall hits
system.cpu.icache.overall_hits::total         2431642                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7262                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7262                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7262                       # number of overall misses
system.cpu.icache.overall_misses::total          7262                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    316855000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    316855000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    316855000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    316855000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2438904                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2438904                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2438904                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2438904                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002978                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002978                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002978                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002978                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43631.919581                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43631.919581                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43631.919581                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43631.919581                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7262                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7262                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7262                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7262                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    305476875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    305476875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    305476875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    305476875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002978                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002978                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002978                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002978                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42065.116359                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42065.116359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42065.116359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42065.116359                       # average overall mshr miss latency
system.cpu.icache.replacements                   7075                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2431642                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2431642                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7262                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7262                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    316855000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    316855000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2438904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2438904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002978                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002978                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43631.919581                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43631.919581                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    305476875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    305476875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002978                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002978                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42065.116359                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42065.116359                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           469.182385                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5858209                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7545                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            776.435918                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   469.182385                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.916372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.916372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4885070                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4885070                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       314395                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           314395                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       314395                       # number of overall hits
system.cpu.dcache.overall_hits::total          314395                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1304                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1304                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1304                       # number of overall misses
system.cpu.dcache.overall_misses::total          1304                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99856125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99856125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99856125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99856125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       315699                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       315699                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       315699                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       315699                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004131                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004131                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76576.782975                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76576.782975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76576.782975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76576.782975                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          604                       # number of writebacks
system.cpu.dcache.writebacks::total               604                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          297                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1007                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1007                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75514500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75514500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75514500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75514500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     19256625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     19256625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003190                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003190                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003190                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003190                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74989.572989                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74989.572989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74989.572989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74989.572989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2182.053824                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2182.053824                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1007                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       192632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          192632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55725875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55725875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       193368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       193368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003806                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003806                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75714.504076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75714.504076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          685                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          685                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          888                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          888                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51211875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51211875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     19256625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     19256625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003542                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003542                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74761.861314                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74761.861314                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21685.388514                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21685.388514                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       121763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         121763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     44130250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     44130250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122331                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122331                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77694.102113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77694.102113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7937                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7937                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24302625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24302625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75473.990683                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75473.990683                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       608786                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       608786                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6356788625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6356788625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10441.745745                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10441.745745                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       108575                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       108575                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       500211                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       500211                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6132621275                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6132621275                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12260.068801                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12260.068801                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.759106                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              318933                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1519                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            209.962475                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.759106                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999530                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6134091                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6134091                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25478043125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
