{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 11:12:28 2014 " "Info: Processing started: Tue Oct 21 11:12:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off johns -c johns --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off johns -c johns --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clkn " "Info: Assuming node \"Clkn\" is an undefined clock" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/QuartusII-9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Clkn" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clkn register register Qreg\[0\] Qreg\[1\] 420.17 MHz Internal " "Info: Clock \"Clkn\" Internal fmax is restricted to 420.17 MHz between source register \"Qreg\[0\]\" and destination register \"Qreg\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.866 ns + Longest register register " "Info: + Longest register to register delay is 0.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Qreg\[0\] 1 REG LCFF_X64_Y4_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N19; Fanout = 5; REG Node = 'Qreg\[0\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Qreg[0] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.366 ns) 0.866 ns Qreg\[1\] 2 REG LCFF_X64_Y4_N21 4 " "Info: 2: + IC(0.500 ns) + CELL(0.366 ns) = 0.866 ns; Loc. = LCFF_X64_Y4_N21; Fanout = 4; REG Node = 'Qreg\[1\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.866 ns" { Qreg[0] Qreg[1] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 42.26 % ) " "Info: Total cell delay = 0.366 ns ( 42.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 57.74 % ) " "Info: Total interconnect delay = 0.500 ns ( 57.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.866 ns" { Qreg[0] Qreg[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "0.866 ns" { Qreg[0] {} Qreg[1] {} } { 0.000ns 0.500ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn destination 2.694 ns + Shortest register " "Info: + Shortest clock path from clock \"Clkn\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clkn 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clkn~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Qreg\[1\] 3 REG LCFF_X64_Y4_N21 4 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X64_Y4_N21; Fanout = 4; REG Node = 'Qreg\[1\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.577 ns" { Clkn~clkctrl Qreg[1] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[1] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn source 2.694 ns - Longest register " "Info: - Longest clock path from clock \"Clkn\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clkn 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clkn~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Qreg\[0\] 3 REG LCFF_X64_Y4_N19 5 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X64_Y4_N19; Fanout = 5; REG Node = 'Qreg\[0\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.577 ns" { Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[0] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[1] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[0] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.866 ns" { Qreg[0] Qreg[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "0.866 ns" { Qreg[0] {} Qreg[1] {} } { 0.000ns 0.500ns } { 0.000ns 0.366ns } "" } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[1] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[0] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Qreg[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { Qreg[1] {} } {  } {  } "" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Qreg\[2\] E Clkn 1.308 ns register " "Info: tsu for register \"Qreg\[2\]\" (data pin = \"E\", clock pin = \"Clkn\") is 1.308 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.038 ns + Longest pin register " "Info: + Longest pin to register delay is 4.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns E 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'E'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.399 ns) + CELL(0.660 ns) 4.038 ns Qreg\[2\] 2 REG LCFF_X64_Y4_N25 6 " "Info: 2: + IC(2.399 ns) + CELL(0.660 ns) = 4.038 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 6; REG Node = 'Qreg\[2\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.059 ns" { E Qreg[2] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 40.59 % ) " "Info: Total cell delay = 1.639 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.399 ns ( 59.41 % ) " "Info: Total interconnect delay = 2.399 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.038 ns" { E Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "4.038 ns" { E {} E~combout {} Qreg[2] {} } { 0.000ns 0.000ns 2.399ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn destination 2.694 ns - Shortest register " "Info: - Shortest clock path from clock \"Clkn\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clkn 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clkn~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Qreg\[2\] 3 REG LCFF_X64_Y4_N25 6 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 6; REG Node = 'Qreg\[2\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.577 ns" { Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[2] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.038 ns" { E Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "4.038 ns" { E {} E~combout {} Qreg[2] {} } { 0.000ns 0.000ns 2.399ns } { 0.000ns 0.979ns 0.660ns } "" } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[2] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clkn W\[1\] Qreg\[0\] 6.837 ns register " "Info: tco from clock \"Clkn\" to destination pin \"W\[1\]\" through register \"Qreg\[0\]\" is 6.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn source 2.694 ns + Longest register " "Info: + Longest clock path from clock \"Clkn\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clkn 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clkn~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Qreg\[0\] 3 REG LCFF_X64_Y4_N19 5 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X64_Y4_N19; Fanout = 5; REG Node = 'Qreg\[0\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.577 ns" { Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[0] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.893 ns + Longest register pin " "Info: + Longest register to pin delay is 3.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Qreg\[0\] 1 REG LCFF_X64_Y4_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N19; Fanout = 5; REG Node = 'Qreg\[0\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Qreg[0] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.150 ns) 0.478 ns Mux0~0 2 COMB LCCOMB_X64_Y4_N24 1 " "Info: 2: + IC(0.328 ns) + CELL(0.150 ns) = 0.478 ns; Loc. = LCCOMB_X64_Y4_N24; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.478 ns" { Qreg[0] Mux0~0 } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(2.662 ns) 3.893 ns W\[1\] 3 PIN PIN_AD25 0 " "Info: 3: + IC(0.753 ns) + CELL(2.662 ns) = 3.893 ns; Loc. = PIN_AD25; Fanout = 0; PIN Node = 'W\[1\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.415 ns" { Mux0~0 W[1] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.812 ns ( 72.23 % ) " "Info: Total cell delay = 2.812 ns ( 72.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.081 ns ( 27.77 % ) " "Info: Total interconnect delay = 1.081 ns ( 27.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.893 ns" { Qreg[0] Mux0~0 W[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "3.893 ns" { Qreg[0] {} Mux0~0 {} W[1] {} } { 0.000ns 0.328ns 0.753ns } { 0.000ns 0.150ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[0] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[0] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.893 ns" { Qreg[0] Mux0~0 W[1] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "3.893 ns" { Qreg[0] {} Mux0~0 {} W[1] {} } { 0.000ns 0.328ns 0.753ns } { 0.000ns 0.150ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Qreg\[2\] E Clkn -1.078 ns register " "Info: th for register \"Qreg\[2\]\" (data pin = \"E\", clock pin = \"Clkn\") is -1.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clkn destination 2.694 ns + Longest register " "Info: + Longest clock path from clock \"Clkn\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clkn 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clkn'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clkn } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clkn~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clkn~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { Clkn Clkn~clkctrl } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Qreg\[2\] 3 REG LCFF_X64_Y4_N25 6 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 6; REG Node = 'Qreg\[2\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.577 ns" { Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[2] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.038 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns E 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'E'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.399 ns) + CELL(0.660 ns) 4.038 ns Qreg\[2\] 2 REG LCFF_X64_Y4_N25 6 " "Info: 2: + IC(2.399 ns) + CELL(0.660 ns) = 4.038 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 6; REG Node = 'Qreg\[2\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.059 ns" { E Qreg[2] } "NODE_NAME" } } { "johns.vhd" "" { Text "/home/student2/saali/COE328/Lab-4/johns/johns.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 40.59 % ) " "Info: Total cell delay = 1.639 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.399 ns ( 59.41 % ) " "Info: Total interconnect delay = 2.399 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.038 ns" { E Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "4.038 ns" { E {} E~combout {} Qreg[2] {} } { 0.000ns 0.000ns 2.399ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.694 ns" { Clkn Clkn~clkctrl Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "2.694 ns" { Clkn {} Clkn~combout {} Clkn~clkctrl {} Qreg[2] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.038 ns" { E Qreg[2] } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/QuartusII-9.0/quartus/linux/Technology_Viewer.qrui" "4.038 ns" { E {} E~combout {} Qreg[2] {} } { 0.000ns 0.000ns 2.399ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Peak virtual memory: 143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 11:12:28 2014 " "Info: Processing ended: Tue Oct 21 11:12:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
